
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001ea0 	.word	0x20001ea0
}
   4:	00001ec9 	.word	0x00001ec9
   8:	00008b67 	.word	0x00008b67
   c:	00001eb5 	.word	0x00001eb5
  10:	00001eb5 	.word	0x00001eb5
  14:	00001eb5 	.word	0x00001eb5
  18:	00001eb5 	.word	0x00001eb5
	...
  2c:	00001cd1 	.word	0x00001cd1
  30:	00001eb5 	.word	0x00001eb5
  34:	00000000 	.word	0x00000000
  38:	00001c7d 	.word	0x00001c7d
  3c:	00001eb5 	.word	0x00001eb5

00000040 <_irq_vector_table>:
  40:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  50:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  60:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  70:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  80:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  90:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  a0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  b0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  c0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  d0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  e0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...
  f0:	00001c35 00001c35 00001c35 00001c35     5...5...5...5...

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b96c 	b.w	3f0 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	468e      	mov	lr, r1
     13c:	2b00      	cmp	r3, #0
     13e:	f040 8082 	bne.w	246 <__data_size+0x5a>
     142:	428a      	cmp	r2, r1
     144:	4617      	mov	r7, r2
     146:	d946      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     148:	fab2 f282 	clz	r2, r2
     14c:	b14a      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14e:	f1c2 0120 	rsb	r1, r2, #32
     152:	fa05 f302 	lsl.w	r3, r5, r2
     156:	fa20 f101 	lsr.w	r1, r0, r1
     15a:	4097      	lsls	r7, r2
     15c:	ea41 0e03 	orr.w	lr, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 4817 	mov.w	r8, r7, lsr #16
     166:	0c23      	lsrs	r3, r4, #16
     168:	fbbe fcf8 	udiv	ip, lr, r8
     16c:	b2b9      	uxth	r1, r7
     16e:	fb08 ee1c 	mls	lr, r8, ip, lr
     172:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     176:	fb0c f001 	mul.w	r0, ip, r1
     17a:	4298      	cmp	r0, r3
     17c:	d90a      	bls.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     17e:	18fb      	adds	r3, r7, r3
     180:	f10c 35ff 	add.w	r5, ip, #4294967295
     184:	f080 8116 	bcs.w	3b4 <__data_size+0x1c8>
     188:	4298      	cmp	r0, r3
     18a:	f240 8113 	bls.w	3b4 <__data_size+0x1c8>
     18e:	f1ac 0c02 	sub.w	ip, ip, #2
     192:	443b      	add	r3, r7
     194:	1a1b      	subs	r3, r3, r0
     196:	b2a4      	uxth	r4, r4
     198:	fbb3 f0f8 	udiv	r0, r3, r8
     19c:	fb08 3310 	mls	r3, r8, r0, r3
     1a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a4:	fb00 f101 	mul.w	r1, r0, r1
     1a8:	42a1      	cmp	r1, r4
     1aa:	d909      	bls.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     1ac:	193c      	adds	r4, r7, r4
     1ae:	f100 33ff 	add.w	r3, r0, #4294967295
     1b2:	f080 8101 	bcs.w	3b8 <__data_size+0x1cc>
     1b6:	42a1      	cmp	r1, r4
     1b8:	f240 80fe 	bls.w	3b8 <__data_size+0x1cc>
     1bc:	3802      	subs	r0, #2
     1be:	443c      	add	r4, r7
     1c0:	1a64      	subs	r4, r4, r1
     1c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1c6:	2100      	movs	r1, #0
     1c8:	b11e      	cbz	r6, 1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     1ca:	40d4      	lsrs	r4, r2
     1cc:	2300      	movs	r3, #0
     1ce:	e9c6 4300 	strd	r4, r3, [r6]
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d14f      	bne.n	282 <__data_size+0x96>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2101      	movs	r1, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c25      	lsrs	r5, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	42ab      	cmp	r3, r5
     202:	d907      	bls.n	214 <__data_size+0x28>
     204:	197d      	adds	r5, r7, r5
     206:	f10c 30ff 	add.w	r0, ip, #4294967295
     20a:	d202      	bcs.n	212 <__data_size+0x26>
     20c:	42ab      	cmp	r3, r5
     20e:	f200 80e7 	bhi.w	3e0 <__data_size+0x1f4>
     212:	4684      	mov	ip, r0
     214:	1aed      	subs	r5, r5, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb5 f0fe 	udiv	r0, r5, lr
     21c:	fb0e 5510 	mls	r5, lr, r0, r5
     220:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <__data_size+0x50>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295
     232:	d202      	bcs.n	23a <__data_size+0x4e>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d7 	bhi.w	3e8 <__data_size+0x1fc>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7c0      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     246:	428b      	cmp	r3, r1
     248:	d908      	bls.n	25c <__data_size+0x70>
     24a:	2e00      	cmp	r6, #0
     24c:	f000 80af 	beq.w	3ae <__data_size+0x1c2>
     250:	2100      	movs	r1, #0
     252:	e9c6 0500 	strd	r0, r5, [r6]
     256:	4608      	mov	r0, r1
     258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25c:	fab3 f183 	clz	r1, r3
     260:	2900      	cmp	r1, #0
     262:	d14b      	bne.n	2fc <__data_size+0x110>
     264:	42ab      	cmp	r3, r5
     266:	d302      	bcc.n	26e <__data_size+0x82>
     268:	4282      	cmp	r2, r0
     26a:	f200 80b7 	bhi.w	3dc <__data_size+0x1f0>
     26e:	1a84      	subs	r4, r0, r2
     270:	eb65 0303 	sbc.w	r3, r5, r3
     274:	2001      	movs	r0, #1
     276:	469e      	mov	lr, r3
     278:	2e00      	cmp	r6, #0
     27a:	d0aa      	beq.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     27c:	e9c6 4e00 	strd	r4, lr, [r6]
     280:	e7a7      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     282:	f1c2 0c20 	rsb	ip, r2, #32
     286:	fa01 f302 	lsl.w	r3, r1, r2
     28a:	4097      	lsls	r7, r2
     28c:	fa20 f00c 	lsr.w	r0, r0, ip
     290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     294:	fa21 fc0c 	lsr.w	ip, r1, ip
     298:	4318      	orrs	r0, r3
     29a:	fbbc f1fe 	udiv	r1, ip, lr
     29e:	0c05      	lsrs	r5, r0, #16
     2a0:	fb0e cc11 	mls	ip, lr, r1, ip
     2a4:	fa1f f887 	uxth.w	r8, r7
     2a8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     2ac:	fb01 f308 	mul.w	r3, r1, r8
     2b0:	42ab      	cmp	r3, r5
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <__data_size+0xe0>
     2b8:	197d      	adds	r5, r7, r5
     2ba:	f101 3cff 	add.w	ip, r1, #4294967295
     2be:	f080 808b 	bcs.w	3d8 <__data_size+0x1ec>
     2c2:	42ab      	cmp	r3, r5
     2c4:	f240 8088 	bls.w	3d8 <__data_size+0x1ec>
     2c8:	3902      	subs	r1, #2
     2ca:	443d      	add	r5, r7
     2cc:	1aeb      	subs	r3, r5, r3
     2ce:	b285      	uxth	r5, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	42ab      	cmp	r3, r5
     2e2:	d907      	bls.n	2f4 <__data_size+0x108>
     2e4:	197d      	adds	r5, r7, r5
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295
     2ea:	d271      	bcs.n	3d0 <__data_size+0x1e4>
     2ec:	42ab      	cmp	r3, r5
     2ee:	d96f      	bls.n	3d0 <__data_size+0x1e4>
     2f0:	3802      	subs	r0, #2
     2f2:	443d      	add	r5, r7
     2f4:	1aeb      	subs	r3, r5, r3
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	e778      	b.n	1ee <__data_size+0x2>
     2fc:	f1c1 0c20 	rsb	ip, r1, #32
     300:	408b      	lsls	r3, r1
     302:	fa22 f70c 	lsr.w	r7, r2, ip
     306:	431f      	orrs	r7, r3
     308:	fa20 f40c 	lsr.w	r4, r0, ip
     30c:	fa05 f301 	lsl.w	r3, r5, r1
     310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     314:	fa25 f50c 	lsr.w	r5, r5, ip
     318:	431c      	orrs	r4, r3
     31a:	0c23      	lsrs	r3, r4, #16
     31c:	fbb5 f9fe 	udiv	r9, r5, lr
     320:	fa1f f887 	uxth.w	r8, r7
     324:	fb0e 5519 	mls	r5, lr, r9, r5
     328:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     32c:	fb09 fa08 	mul.w	sl, r9, r8
     330:	45aa      	cmp	sl, r5
     332:	fa02 f201 	lsl.w	r2, r2, r1
     336:	fa00 f301 	lsl.w	r3, r0, r1
     33a:	d908      	bls.n	34e <__data_size+0x162>
     33c:	197d      	adds	r5, r7, r5
     33e:	f109 30ff 	add.w	r0, r9, #4294967295
     342:	d247      	bcs.n	3d4 <__data_size+0x1e8>
     344:	45aa      	cmp	sl, r5
     346:	d945      	bls.n	3d4 <__data_size+0x1e8>
     348:	f1a9 0902 	sub.w	r9, r9, #2
     34c:	443d      	add	r5, r7
     34e:	eba5 050a 	sub.w	r5, r5, sl
     352:	b2a4      	uxth	r4, r4
     354:	fbb5 f0fe 	udiv	r0, r5, lr
     358:	fb0e 5510 	mls	r5, lr, r0, r5
     35c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     360:	fb00 f808 	mul.w	r8, r0, r8
     364:	45a0      	cmp	r8, r4
     366:	d907      	bls.n	378 <__data_size+0x18c>
     368:	193c      	adds	r4, r7, r4
     36a:	f100 35ff 	add.w	r5, r0, #4294967295
     36e:	d22d      	bcs.n	3cc <__data_size+0x1e0>
     370:	45a0      	cmp	r8, r4
     372:	d92b      	bls.n	3cc <__data_size+0x1e0>
     374:	3802      	subs	r0, #2
     376:	443c      	add	r4, r7
     378:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37c:	eba4 0408 	sub.w	r4, r4, r8
     380:	fba0 8902 	umull	r8, r9, r0, r2
     384:	454c      	cmp	r4, r9
     386:	46c6      	mov	lr, r8
     388:	464d      	mov	r5, r9
     38a:	d319      	bcc.n	3c0 <__data_size+0x1d4>
     38c:	d016      	beq.n	3bc <__data_size+0x1d0>
     38e:	b15e      	cbz	r6, 3a8 <__data_size+0x1bc>
     390:	ebb3 020e 	subs.w	r2, r3, lr
     394:	eb64 0405 	sbc.w	r4, r4, r5
     398:	fa04 fc0c 	lsl.w	ip, r4, ip
     39c:	40ca      	lsrs	r2, r1
     39e:	ea4c 0202 	orr.w	r2, ip, r2
     3a2:	40cc      	lsrs	r4, r1
     3a4:	e9c6 2400 	strd	r2, r4, [r6]
     3a8:	2100      	movs	r1, #0
     3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3ae:	4631      	mov	r1, r6
     3b0:	4630      	mov	r0, r6
     3b2:	e70e      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     3b4:	46ac      	mov	ip, r5
     3b6:	e6ed      	b.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     3b8:	4618      	mov	r0, r3
     3ba:	e701      	b.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     3bc:	4543      	cmp	r3, r8
     3be:	d2e6      	bcs.n	38e <__data_size+0x1a2>
     3c0:	ebb8 0e02 	subs.w	lr, r8, r2
     3c4:	eb69 0507 	sbc.w	r5, r9, r7
     3c8:	3801      	subs	r0, #1
     3ca:	e7e0      	b.n	38e <__data_size+0x1a2>
     3cc:	4628      	mov	r0, r5
     3ce:	e7d3      	b.n	378 <__data_size+0x18c>
     3d0:	4660      	mov	r0, ip
     3d2:	e78f      	b.n	2f4 <__data_size+0x108>
     3d4:	4681      	mov	r9, r0
     3d6:	e7ba      	b.n	34e <__data_size+0x162>
     3d8:	4661      	mov	r1, ip
     3da:	e777      	b.n	2cc <__data_size+0xe0>
     3dc:	4608      	mov	r0, r1
     3de:	e74b      	b.n	278 <__data_size+0x8c>
     3e0:	f1ac 0c02 	sub.w	ip, ip, #2
     3e4:	443d      	add	r5, r7
     3e6:	e715      	b.n	214 <__data_size+0x28>
     3e8:	3802      	subs	r0, #2
     3ea:	443c      	add	r4, r7
     3ec:	e726      	b.n	23c <__data_size+0x50>
     3ee:	bf00      	nop

000003f0 <__aeabi_idiv0>:
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop

000003f4 <thread_B_code>:
    }

}

void thread_B_code(void *argA , void *argB, void *argC)
{
     3f4:	b508      	push	{r3, lr}
    struct data_item_t *data_ab;
    struct data_item_t data_bc;
    int dados[9]={0}, sum1=0, sum2=0, cnt1=0, cnt2=0, Avg=0;
    int i=0, j=0;

    printk("Thread B init (sporadic)\n");
     3f6:	4805      	ldr	r0, [pc, #20]	; (40c <CONFIG_FLASH_SIZE+0xc>)
     3f8:	f008 fb8f 	bl	8b1a <printk>
		/* coverity[OVERRUN] */
		return (void *) arch_syscall_invoke3(*(uintptr_t *)&queue, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_QUEUE_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_queue_get(queue, timeout);
     3fc:	4804      	ldr	r0, [pc, #16]	; (410 <CONFIG_FLASH_SIZE+0x10>)
     3fe:	f04f 32ff 	mov.w	r2, #4294967295
     402:	f04f 33ff 	mov.w	r3, #4294967295
     406:	f005 faa5 	bl	5954 <z_impl_k_queue_get>
           }               
           dados[0] = x;    /* Last element of the array will be added to the start of the array*/ 
        } 

        /** Prevent the initial zeros from messing up the average*/
        while(i<=9){
     40a:	e7fe      	b.n	40a <CONFIG_FLASH_SIZE+0xa>
     40c:	00009844 	.word	0x00009844
     410:	200005bc 	.word	0x200005bc

00000414 <thread_C_code>:
        printk("Thread B set fifo bc value to: %d \n",data_bc.data);                    
    }
}

void thread_C_code(void *argA , void *argB, void *argC)
{
     414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     418:	b087      	sub	sp, #28
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     41a:	4838      	ldr	r0, [pc, #224]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
     41c:	f004 fd0e 	bl	4e3c <z_impl_device_get_binding>
    //unsigned int dcValue[]={0,33,66,100};   /* Duty-cycle in % */
    //unsigned int dcIndex=0;                 /* DC Index */

    /* Bind to GPIO 0 and PWM0 */
    gpio0_dev = device_get_binding(DT_LABEL(GPIO0_NID));
    if (gpio0_dev == NULL) {
     420:	b928      	cbnz	r0, 42e <thread_C_code+0x1a>
        printk("Error: Failed to bind to GPIO0\n\r");        
     422:	4837      	ldr	r0, [pc, #220]	; (500 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18>)
        printk("Bind to GPIO0 successfull \n\r");        
    }
    
    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    if (pwm0_dev == NULL) {
	printk("Error: Failed to bind to PWM0\n r");
     424:	f008 fb79 	bl	8b1a <printk>
            }
        /*printk("Thread C instance %5ld released at time: %lld (ms). \n",++nact, k_uptime_get());*/          
        printk("Task C read bc value: %d\n",data_bc->data);
            
  }
}
     428:	b007      	add	sp, #28
     42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        printk("Bind to GPIO0 successfull \n\r");        
     42e:	4835      	ldr	r0, [pc, #212]	; (504 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c>)
     430:	f008 fb73 	bl	8b1a <printk>
     434:	4834      	ldr	r0, [pc, #208]	; (508 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20>)
     436:	f004 fd01 	bl	4e3c <z_impl_device_get_binding>
    if (pwm0_dev == NULL) {
     43a:	4604      	mov	r4, r0
     43c:	b908      	cbnz	r0, 442 <thread_C_code+0x2e>
	printk("Error: Failed to bind to PWM0\n r");
     43e:	4833      	ldr	r0, [pc, #204]	; (50c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x24>)
     440:	e7f0      	b.n	424 <thread_C_code+0x10>
        printk("Bind to PWM0 successful\n\r");            
     442:	4833      	ldr	r0, [pc, #204]	; (510 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x28>)
     444:	f008 fb69 	bl	8b1a <printk>
    printk("Thread C init (sporadic)\n");
     448:	4832      	ldr	r0, [pc, #200]	; (514 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2c>)
     44a:	f008 fb66 	bl	8b1a <printk>
     44e:	f04f 32ff 	mov.w	r2, #4294967295
     452:	f04f 33ff 	mov.w	r3, #4294967295
     456:	4830      	ldr	r0, [pc, #192]	; (518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>)
     458:	f005 fa7c 	bl	5954 <z_impl_k_queue_get>
		      pwmPeriod_us,(unsigned int)((pwmPeriod_us*data_bc->data)/100), PWM_POLARITY_NORMAL);
     45c:	8885      	ldrh	r5, [r0, #4]
     45e:	9002      	str	r0, [sp, #8]
     460:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
     464:	437d      	muls	r5, r7
        ret = pwm_pin_set_usec(pwm0_dev, BOARDLED1,
     466:	2364      	movs	r3, #100	; 0x64
     468:	fbb5 f5f3 	udiv	r5, r5, r3
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
     46c:	68a3      	ldr	r3, [r4, #8]
     46e:	aa04      	add	r2, sp, #16
     470:	685b      	ldr	r3, [r3, #4]
     472:	210d      	movs	r1, #13
     474:	4620      	mov	r0, r4
     476:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
     478:	9003      	str	r0, [sp, #12]
     47a:	b128      	cbz	r0, 488 <thread_C_code+0x74>
		return -EIO;
     47c:	f06f 0104 	mvn.w	r1, #4
                printk("Error %d: failed to set pulse width\n", ret);
     480:	4826      	ldr	r0, [pc, #152]	; (51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>)
     482:	f008 fb4a 	bl	8b1a <printk>
		return;
     486:	e7cf      	b.n	428 <thread_C_code+0x14>
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
     488:	e9dd 6b04 	ldrd	r6, fp, [sp, #16]
     48c:	fba6 8907 	umull	r8, r9, r6, r7
     490:	fb07 990b 	mla	r9, r7, fp, r9
     494:	4a22      	ldr	r2, [pc, #136]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     496:	2300      	movs	r3, #0
     498:	4640      	mov	r0, r8
     49a:	4649      	mov	r1, r9
     49c:	f7ff fe30 	bl	100 <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
     4a0:	4b20      	ldr	r3, [pc, #128]	; (524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>)
     4a2:	f04f 32ff 	mov.w	r2, #4294967295
     4a6:	454b      	cmp	r3, r9
     4a8:	bf08      	it	eq
     4aa:	4542      	cmpeq	r2, r8
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
     4ac:	4682      	mov	sl, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
     4ae:	d202      	bcs.n	4b6 <thread_C_code+0xa2>
		return -ENOTSUP;
     4b0:	f06f 0185 	mvn.w	r1, #133	; 0x85
     4b4:	e7e4      	b.n	480 <thread_C_code+0x6c>
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
     4b6:	fba5 6706 	umull	r6, r7, r5, r6
     4ba:	fb05 770b 	mla	r7, r5, fp, r7
     4be:	4a18      	ldr	r2, [pc, #96]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
     4c0:	2300      	movs	r3, #0
     4c2:	4630      	mov	r0, r6
     4c4:	4639      	mov	r1, r7
     4c6:	f7ff fe1b 	bl	100 <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
     4ca:	4a16      	ldr	r2, [pc, #88]	; (524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>)
     4cc:	f04f 31ff 	mov.w	r1, #4294967295
     4d0:	42ba      	cmp	r2, r7
     4d2:	bf08      	it	eq
     4d4:	42b1      	cmpeq	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
     4d6:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
     4d8:	d3ea      	bcc.n	4b0 <thread_C_code+0x9c>
	return api->pin_set(dev, pwm, period, pulse, flags);
     4da:	68a2      	ldr	r2, [r4, #8]
     4dc:	9903      	ldr	r1, [sp, #12]
     4de:	9100      	str	r1, [sp, #0]
     4e0:	6815      	ldr	r5, [r2, #0]
     4e2:	210d      	movs	r1, #13
     4e4:	4652      	mov	r2, sl
     4e6:	4620      	mov	r0, r4
     4e8:	47a8      	blx	r5
            if (ret) {
     4ea:	4601      	mov	r1, r0
     4ec:	2800      	cmp	r0, #0
     4ee:	d1c7      	bne.n	480 <thread_C_code+0x6c>
        printk("Task C read bc value: %d\n",data_bc->data);
     4f0:	9b02      	ldr	r3, [sp, #8]
     4f2:	480d      	ldr	r0, [pc, #52]	; (528 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x40>)
     4f4:	8899      	ldrh	r1, [r3, #4]
     4f6:	f008 fb10 	bl	8b1a <printk>
        data_bc = k_fifo_get(&fifo_bc, K_FOREVER);
     4fa:	e7a8      	b.n	44e <thread_C_code+0x3a>
     4fc:	0000985e 	.word	0x0000985e
     500:	00009865 	.word	0x00009865
     504:	00009886 	.word	0x00009886
     508:	000098a3 	.word	0x000098a3
     50c:	000098a9 	.word	0x000098a9
     510:	000098ca 	.word	0x000098ca
     514:	000098e4 	.word	0x000098e4
     518:	200005d8 	.word	0x200005d8
     51c:	000098fe 	.word	0x000098fe
     520:	000f4240 	.word	0x000f4240
     524:	000f423f 	.word	0x000f423f
     528:	00009923 	.word	0x00009923

0000052c <thread_A_code>:
{
     52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    printk("Thread A init (periodic)\n");
     530:	4846      	ldr	r0, [pc, #280]	; (64c <thread_A_code+0x120>)
{
     532:	b088      	sub	sp, #32
    printk("Thread A init (periodic)\n");
     534:	f008 faf1 	bl	8b1a <printk>
	return z_impl_k_uptime_ticks();
     538:	f008 feab 	bl	9292 <z_impl_k_uptime_ticks>
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
     53c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     540:	460a      	mov	r2, r1
     542:	fba0 0103 	umull	r0, r1, r0, r3
     546:	fb03 1102 	mla	r1, r3, r2, r1
     54a:	0bc3      	lsrs	r3, r0, #15
     54c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
     550:	0bca      	lsrs	r2, r1, #15
    release_time = k_uptime_get() + thread_A_period;
     552:	f513 747a 	adds.w	r4, r3, #1000	; 0x3e8
     556:	f142 0500 	adc.w	r5, r2, #0
     55a:	483d      	ldr	r0, [pc, #244]	; (650 <thread_A_code+0x124>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
     55c:	4e3d      	ldr	r6, [pc, #244]	; (654 <thread_A_code+0x128>)
     55e:	f004 fc6d 	bl	4e3c <z_impl_device_get_binding>
     562:	6030      	str	r0, [r6, #0]
    if (!adc_dev) {
     564:	b910      	cbnz	r0, 56c <thread_A_code+0x40>
        printk("ADC device_get_binding() failed\n");
     566:	483c      	ldr	r0, [pc, #240]	; (658 <thread_A_code+0x12c>)
     568:	f008 fad7 	bl	8b1a <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
     56c:	6830      	ldr	r0, [r6, #0]
					   const struct adc_channel_cfg *channel_cfg)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->channel_setup(dev, channel_cfg);
     56e:	6883      	ldr	r3, [r0, #8]
     570:	493a      	ldr	r1, [pc, #232]	; (65c <thread_A_code+0x130>)
     572:	681b      	ldr	r3, [r3, #0]
     574:	4798      	blx	r3
    if (err) {
     576:	4601      	mov	r1, r0
     578:	b110      	cbz	r0, 580 <thread_A_code+0x54>
        printk("adc_channel_setup() failed with error code %d\n", err);
     57a:	4839      	ldr	r0, [pc, #228]	; (660 <thread_A_code+0x134>)
     57c:	f008 facd 	bl	8b1a <printk>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
     580:	4b38      	ldr	r3, [pc, #224]	; (664 <thread_A_code+0x138>)
	const struct adc_sequence sequence = {
     582:	4f39      	ldr	r7, [pc, #228]	; (668 <thread_A_code+0x13c>)
            printk("adc_sample() failed with error code %d\n\r",err);
     584:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 67c <thread_A_code+0x150>
                printk("adc reading out of range\n\r");
     588:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 680 <thread_A_code+0x154>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
     58c:	2201      	movs	r2, #1
     58e:	60da      	str	r2, [r3, #12]
	const struct adc_sequence sequence = {
     590:	2214      	movs	r2, #20
     592:	2100      	movs	r1, #0
     594:	a803      	add	r0, sp, #12
     596:	f008 fb17 	bl	8bc8 <memset>
     59a:	2302      	movs	r3, #2
	if (adc_dev == NULL) {
     59c:	6830      	ldr	r0, [r6, #0]
	const struct adc_sequence sequence = {
     59e:	9306      	str	r3, [sp, #24]
     5a0:	e9cd 3704 	strd	r3, r7, [sp, #16]
     5a4:	230a      	movs	r3, #10
     5a6:	f88d 301c 	strb.w	r3, [sp, #28]
	if (adc_dev == NULL) {
     5aa:	bbc8      	cbnz	r0, 620 <thread_A_code+0xf4>
            printk("adc_sample(): error, must bind to adc first \n\r");
     5ac:	482f      	ldr	r0, [pc, #188]	; (66c <thread_A_code+0x140>)
     5ae:	f008 fab4 	bl	8b1a <printk>
            return -1;
     5b2:	f04f 3aff 	mov.w	sl, #4294967295
            printk("adc_sample() failed with error code %d\n\r",err);
     5b6:	4651      	mov	r1, sl
     5b8:	4640      	mov	r0, r8
     5ba:	f008 faae 	bl	8b1a <printk>
        k_fifo_put(&fifo_ab, &data_ab);
     5be:	a901      	add	r1, sp, #4
     5c0:	482b      	ldr	r0, [pc, #172]	; (670 <thread_A_code+0x144>)
     5c2:	f008 fe1c 	bl	91fe <k_queue_append>
        printk("Thread A data in fifo_ab: %d\n",data_ab.data);  
     5c6:	f8bd 1008 	ldrh.w	r1, [sp, #8]
     5ca:	482a      	ldr	r0, [pc, #168]	; (674 <thread_A_code+0x148>)
     5cc:	f008 faa5 	bl	8b1a <printk>
     5d0:	f008 fe5f 	bl	9292 <z_impl_k_uptime_ticks>
     5d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     5d8:	460a      	mov	r2, r1
     5da:	fba0 0103 	umull	r0, r1, r0, r3
     5de:	fb03 1102 	mla	r1, r3, r2, r1
     5e2:	0bc2      	lsrs	r2, r0, #15
     5e4:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
     5e8:	0bcb      	lsrs	r3, r1, #15
        if( fin_time < release_time) {
     5ea:	42a2      	cmp	r2, r4
     5ec:	eb73 0105 	sbcs.w	r1, r3, r5
     5f0:	dace      	bge.n	590 <thread_A_code+0x64>
            k_msleep(release_time - fin_time);
     5f2:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
     5f6:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
     5fa:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
     5fe:	f240 30e7 	movw	r0, #999	; 0x3e7
     602:	2100      	movs	r1, #0
     604:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     608:	2300      	movs	r3, #0
     60a:	fbce 010c 	smlal	r0, r1, lr, ip
     60e:	f7ff fd77 	bl	100 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
     612:	f006 facd 	bl	6bb0 <z_impl_k_sleep>
            release_time += thread_A_period;
     616:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     61a:	f145 0500 	adc.w	r5, r5, #0
     61e:	e7b7      	b.n	590 <thread_A_code+0x64>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
     620:	6883      	ldr	r3, [r0, #8]
     622:	a903      	add	r1, sp, #12
     624:	685b      	ldr	r3, [r3, #4]
     626:	4798      	blx	r3
	if (ret) {
     628:	4682      	mov	sl, r0
     62a:	b138      	cbz	r0, 63c <thread_A_code+0x110>
            printk("adc_read() failed with code %d\n", ret);
     62c:	4601      	mov	r1, r0
     62e:	4812      	ldr	r0, [pc, #72]	; (678 <thread_A_code+0x14c>)
     630:	f008 fa73 	bl	8b1a <printk>
        if(err) {
     634:	e7bf      	b.n	5b6 <thread_A_code+0x8a>
                data_ab.data = adc_sample_buffer[0];
     636:	f8ad 3008 	strh.w	r3, [sp, #8]
     63a:	e7c0      	b.n	5be <thread_A_code+0x92>
            if(adc_sample_buffer[0] > 1023) {
     63c:	883b      	ldrh	r3, [r7, #0]
     63e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
     642:	d3f8      	bcc.n	636 <thread_A_code+0x10a>
                printk("adc reading out of range\n\r");
     644:	4648      	mov	r0, r9
     646:	f008 fa68 	bl	8b1a <printk>
     64a:	e7b8      	b.n	5be <thread_A_code+0x92>
     64c:	0000993d 	.word	0x0000993d
     650:	00009957 	.word	0x00009957
     654:	200005b8 	.word	0x200005b8
     658:	0000995d 	.word	0x0000995d
     65c:	0000983c 	.word	0x0000983c
     660:	0000997e 	.word	0x0000997e
     664:	40007000 	.word	0x40007000
     668:	20000c78 	.word	0x20000c78
     66c:	000099ad 	.word	0x000099ad
     670:	200005bc 	.word	0x200005bc
     674:	00009a40 	.word	0x00009a40
     678:	000099dc 	.word	0x000099dc
     67c:	000099fc 	.word	0x000099fc
     680:	00009a25 	.word	0x00009a25

00000684 <main>:
void main(void) {
     684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     printk("\n\r IPC via FIFO example \n\r");
     688:	4821      	ldr	r0, [pc, #132]	; (710 <main+0x8c>)
void main(void) {
     68a:	b088      	sub	sp, #32
     printk("\n\r IPC via FIFO example \n\r");
     68c:	f008 fa45 	bl	8b1a <printk>
	z_impl_k_queue_init(queue);
     690:	4820      	ldr	r0, [pc, #128]	; (714 <main+0x90>)
     692:	f008 fda7 	bl	91e4 <z_impl_k_queue_init>
     696:	4820      	ldr	r0, [pc, #128]	; (718 <main+0x94>)
     698:	f008 fda4 	bl	91e4 <z_impl_k_queue_init>
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
     69c:	2600      	movs	r6, #0
     69e:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     6a0:	2400      	movs	r4, #0
     6a2:	2501      	movs	r5, #1
     6a4:	e9cd 6706 	strd	r6, r7, [sp, #24]
     6a8:	e9cd 5403 	strd	r5, r4, [sp, #12]
     6ac:	e9cd 4401 	strd	r4, r4, [sp, #4]
     6b0:	4b1a      	ldr	r3, [pc, #104]	; (71c <main+0x98>)
     6b2:	491b      	ldr	r1, [pc, #108]	; (720 <main+0x9c>)
     6b4:	9400      	str	r4, [sp, #0]
     6b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
     6ba:	481a      	ldr	r0, [pc, #104]	; (724 <main+0xa0>)
     6bc:	f006 fd30 	bl	7120 <z_impl_k_thread_create>
     6c0:	4b19      	ldr	r3, [pc, #100]	; (728 <main+0xa4>)
     6c2:	6018      	str	r0, [r3, #0]
     6c4:	4b19      	ldr	r3, [pc, #100]	; (72c <main+0xa8>)
     6c6:	491a      	ldr	r1, [pc, #104]	; (730 <main+0xac>)
     6c8:	9400      	str	r4, [sp, #0]
     6ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
     6ce:	e9cd 5403 	strd	r5, r4, [sp, #12]
     6d2:	e9cd 4401 	strd	r4, r4, [sp, #4]
     6d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
     6da:	4816      	ldr	r0, [pc, #88]	; (734 <main+0xb0>)
    thread_B_tid = k_thread_create(&thread_B_data, thread_B_stack,
     6dc:	f8df 8064 	ldr.w	r8, [pc, #100]	; 744 <main+0xc0>
     6e0:	f006 fd1e 	bl	7120 <z_impl_k_thread_create>
     6e4:	f8c8 0000 	str.w	r0, [r8]
     6e8:	4b13      	ldr	r3, [pc, #76]	; (738 <main+0xb4>)
     6ea:	4914      	ldr	r1, [pc, #80]	; (73c <main+0xb8>)
     6ec:	9400      	str	r4, [sp, #0]
     6ee:	e9cd 6706 	strd	r6, r7, [sp, #24]
     6f2:	e9cd 5403 	strd	r5, r4, [sp, #12]
     6f6:	e9cd 4401 	strd	r4, r4, [sp, #4]
     6fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
     6fe:	4810      	ldr	r0, [pc, #64]	; (740 <main+0xbc>)
     700:	f006 fd0e 	bl	7120 <z_impl_k_thread_create>
    thread_B_tid = k_thread_create(&thread_C_data, thread_C_stack,
     704:	f8c8 0000 	str.w	r0, [r8]
} 
     708:	b008      	add	sp, #32
     70a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     70e:	bf00      	nop
     710:	00009a5e 	.word	0x00009a5e
     714:	200005bc 	.word	0x200005bc
     718:	200005d8 	.word	0x200005d8
     71c:	0000052d 	.word	0x0000052d
     720:	20000e40 	.word	0x20000e40
     724:	20000270 	.word	0x20000270
     728:	200005f4 	.word	0x200005f4
     72c:	000003f5 	.word	0x000003f5
     730:	20001260 	.word	0x20001260
     734:	200002f0 	.word	0x200002f0
     738:	00000415 	.word	0x00000415
     73c:	20001680 	.word	0x20001680
     740:	20000370 	.word	0x20000370
     744:	200005f8 	.word	0x200005f8

00000748 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     74c:	b091      	sub	sp, #68	; 0x44
     74e:	468b      	mov	fp, r1
     750:	9002      	str	r0, [sp, #8]
     752:	4692      	mov	sl, r2
     754:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     756:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     758:	f89a 0000 	ldrb.w	r0, [sl]
     75c:	b908      	cbnz	r0, 762 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     75e:	4628      	mov	r0, r5
     760:	e35e      	b.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
		if (*fp != '%') {
     762:	2825      	cmp	r0, #37	; 0x25
     764:	f10a 0701 	add.w	r7, sl, #1
     768:	d007      	beq.n	77a <cbvprintf+0x32>
			OUTC('%');
     76a:	9b02      	ldr	r3, [sp, #8]
     76c:	4659      	mov	r1, fp
     76e:	4798      	blx	r3
     770:	2800      	cmp	r0, #0
     772:	f2c0 8355 	blt.w	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     776:	3501      	adds	r5, #1
			break;
     778:	e210      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
		} state = {
     77a:	2218      	movs	r2, #24
     77c:	2100      	movs	r1, #0
     77e:	a80a      	add	r0, sp, #40	; 0x28
     780:	f008 fa22 	bl	8bc8 <memset>
	if (*sp == '%') {
     784:	f89a 3001 	ldrb.w	r3, [sl, #1]
     788:	2b25      	cmp	r3, #37	; 0x25
     78a:	d078      	beq.n	87e <CONFIG_ISR_STACK_SIZE+0x7e>
     78c:	2200      	movs	r2, #0
     78e:	4694      	mov	ip, r2
     790:	4616      	mov	r6, r2
     792:	4696      	mov	lr, r2
     794:	4610      	mov	r0, r2
     796:	4639      	mov	r1, r7
		switch (*sp) {
     798:	f817 3b01 	ldrb.w	r3, [r7], #1
     79c:	2b2b      	cmp	r3, #43	; 0x2b
     79e:	f000 809d 	beq.w	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
     7a2:	f200 8094 	bhi.w	8ce <CONFIG_ISR_STACK_SIZE+0xce>
     7a6:	2b20      	cmp	r3, #32
     7a8:	f000 809b 	beq.w	8e2 <CONFIG_ISR_STACK_SIZE+0xe2>
     7ac:	2b23      	cmp	r3, #35	; 0x23
     7ae:	f000 809a 	beq.w	8e6 <CONFIG_ISR_STACK_SIZE+0xe6>
     7b2:	b128      	cbz	r0, 7c0 <cbvprintf+0x78>
     7b4:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7b8:	f040 0004 	orr.w	r0, r0, #4
     7bc:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7c0:	f1be 0f00 	cmp.w	lr, #0
     7c4:	d005      	beq.n	7d2 <cbvprintf+0x8a>
     7c6:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7ca:	f040 0008 	orr.w	r0, r0, #8
     7ce:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7d2:	b12e      	cbz	r6, 7e0 <cbvprintf+0x98>
     7d4:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7d8:	f040 0010 	orr.w	r0, r0, #16
     7dc:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7e0:	f1bc 0f00 	cmp.w	ip, #0
     7e4:	d005      	beq.n	7f2 <cbvprintf+0xaa>
     7e6:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7ea:	f040 0020 	orr.w	r0, r0, #32
     7ee:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7f2:	b12a      	cbz	r2, 800 <CONFIG_ISR_STACK_SIZE>
     7f4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     7f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     7fc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     800:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     804:	f002 0044 	and.w	r0, r2, #68	; 0x44
     808:	2844      	cmp	r0, #68	; 0x44
     80a:	d103      	bne.n	814 <CONFIG_ISR_STACK_SIZE+0x14>
		conv->flag_zero = false;
     80c:	f36f 1286 	bfc	r2, #6, #1
     810:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     814:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     818:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     81a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     81e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     822:	d17b      	bne.n	91c <CONFIG_ISR_STACK_SIZE+0x11c>
		conv->width_star = true;
     824:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     828:	f042 0201 	orr.w	r2, r2, #1
     82c:	1c4b      	adds	r3, r1, #1
     82e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     832:	781a      	ldrb	r2, [r3, #0]
     834:	2a2e      	cmp	r2, #46	; 0x2e
     836:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     83a:	bf0c      	ite	eq
     83c:	2101      	moveq	r1, #1
     83e:	2100      	movne	r1, #0
     840:	f361 0241 	bfi	r2, r1, #1, #1
     844:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     848:	d174      	bne.n	934 <CONFIG_ISR_STACK_SIZE+0x134>
	if (*sp == '*') {
     84a:	785a      	ldrb	r2, [r3, #1]
     84c:	2a2a      	cmp	r2, #42	; 0x2a
     84e:	d06a      	beq.n	926 <CONFIG_ISR_STACK_SIZE+0x126>
     850:	3301      	adds	r3, #1
	size_t val = 0;
     852:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     854:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     856:	4618      	mov	r0, r3
     858:	f810 2b01 	ldrb.w	r2, [r0], #1
     85c:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     860:	2f09      	cmp	r7, #9
     862:	f240 808e 	bls.w	982 <CONFIG_ISR_STACK_SIZE+0x182>
	conv->unsupported |= ((conv->prec_value < 0)
     866:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     86a:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     86c:	f3c2 0040 	ubfx	r0, r2, #1, #1
     870:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     874:	f361 0241 	bfi	r2, r1, #1, #1
     878:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     87c:	e05a      	b.n	934 <CONFIG_ISR_STACK_SIZE+0x134>
		conv->specifier = *sp++;
     87e:	f10a 0702 	add.w	r7, sl, #2
     882:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     886:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     88a:	07d9      	lsls	r1, r3, #31
     88c:	f140 8149 	bpl.w	b22 <CONFIG_ISR_STACK_SIZE+0x322>
			width = va_arg(ap, int);
     890:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     894:	f1b9 0f00 	cmp.w	r9, #0
     898:	da07      	bge.n	8aa <CONFIG_ISR_STACK_SIZE+0xaa>
				conv->flag_dash = true;
     89a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     89e:	f042 0204 	orr.w	r2, r2, #4
     8a2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     8a6:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     8aa:	075a      	lsls	r2, r3, #29
     8ac:	f140 8142 	bpl.w	b34 <CONFIG_ISR_STACK_SIZE+0x334>
			int arg = va_arg(ap, int);
     8b0:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     8b4:	f1b8 0f00 	cmp.w	r8, #0
     8b8:	f280 8141 	bge.w	b3e <CONFIG_ISR_STACK_SIZE+0x33e>
				conv->prec_present = false;
     8bc:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8c0:	f36f 0341 	bfc	r3, #1, #1
     8c4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     8c8:	f04f 38ff 	mov.w	r8, #4294967295
     8cc:	e137      	b.n	b3e <CONFIG_ISR_STACK_SIZE+0x33e>
		switch (*sp) {
     8ce:	2b2d      	cmp	r3, #45	; 0x2d
     8d0:	d00c      	beq.n	8ec <CONFIG_ISR_STACK_SIZE+0xec>
     8d2:	2b30      	cmp	r3, #48	; 0x30
     8d4:	f47f af6d 	bne.w	7b2 <cbvprintf+0x6a>
			conv->flag_zero = true;
     8d8:	2201      	movs	r2, #1
	} while (loop);
     8da:	e75c      	b.n	796 <cbvprintf+0x4e>
			conv->flag_plus = true;
     8dc:	f04f 0e01 	mov.w	lr, #1
     8e0:	e759      	b.n	796 <cbvprintf+0x4e>
			conv->flag_space = true;
     8e2:	2601      	movs	r6, #1
     8e4:	e757      	b.n	796 <cbvprintf+0x4e>
			conv->flag_hash = true;
     8e6:	f04f 0c01 	mov.w	ip, #1
     8ea:	e754      	b.n	796 <cbvprintf+0x4e>
		switch (*sp) {
     8ec:	2001      	movs	r0, #1
     8ee:	e752      	b.n	796 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     8f0:	fb0c 0202 	mla	r2, ip, r2, r0
     8f4:	3a30      	subs	r2, #48	; 0x30
     8f6:	4633      	mov	r3, r6
     8f8:	461e      	mov	r6, r3
     8fa:	f816 0b01 	ldrb.w	r0, [r6], #1
     8fe:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     902:	2f09      	cmp	r7, #9
     904:	d9f4      	bls.n	8f0 <CONFIG_ISR_STACK_SIZE+0xf0>
	if (sp != wp) {
     906:	4299      	cmp	r1, r3
     908:	d093      	beq.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
		conv->unsupported |= ((conv->width_value < 0)
     90a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     90e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     910:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     912:	f362 0141 	bfi	r1, r2, #1, #1
     916:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     91a:	e78a      	b.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
     91c:	460b      	mov	r3, r1
	size_t val = 0;
     91e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     920:	f04f 0c0a 	mov.w	ip, #10
     924:	e7e8      	b.n	8f8 <CONFIG_ISR_STACK_SIZE+0xf8>
		conv->prec_star = true;
     926:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     92a:	f042 0204 	orr.w	r2, r2, #4
     92e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     932:	3302      	adds	r3, #2
	switch (*sp) {
     934:	461f      	mov	r7, r3
     936:	f817 2b01 	ldrb.w	r2, [r7], #1
     93a:	2a6c      	cmp	r2, #108	; 0x6c
     93c:	d041      	beq.n	9c2 <CONFIG_ISR_STACK_SIZE+0x1c2>
     93e:	d825      	bhi.n	98c <CONFIG_ISR_STACK_SIZE+0x18c>
     940:	2a68      	cmp	r2, #104	; 0x68
     942:	d02b      	beq.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
     944:	2a6a      	cmp	r2, #106	; 0x6a
     946:	d046      	beq.n	9d6 <CONFIG_ISR_STACK_SIZE+0x1d6>
     948:	2a4c      	cmp	r2, #76	; 0x4c
     94a:	d04c      	beq.n	9e6 <CONFIG_ISR_STACK_SIZE+0x1e6>
     94c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     94e:	f817 2b01 	ldrb.w	r2, [r7], #1
     952:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     956:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     95a:	2a78      	cmp	r2, #120	; 0x78
     95c:	f200 80d9 	bhi.w	b12 <CONFIG_ISR_STACK_SIZE+0x312>
     960:	2a57      	cmp	r2, #87	; 0x57
     962:	d84d      	bhi.n	a00 <CONFIG_ISR_STACK_SIZE+0x200>
     964:	2a41      	cmp	r2, #65	; 0x41
     966:	d003      	beq.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
     968:	3a45      	subs	r2, #69	; 0x45
     96a:	2a02      	cmp	r2, #2
     96c:	f200 80d1 	bhi.w	b12 <CONFIG_ISR_STACK_SIZE+0x312>
		conv->specifier_cat = SPECIFIER_FP;
     970:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     974:	2204      	movs	r2, #4
     976:	f362 0302 	bfi	r3, r2, #0, #3
     97a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     97e:	2301      	movs	r3, #1
			break;
     980:	e09e      	b.n	ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
		val = 10U * val + *sp++ - '0';
     982:	fb06 2101 	mla	r1, r6, r1, r2
     986:	3930      	subs	r1, #48	; 0x30
     988:	4603      	mov	r3, r0
     98a:	e764      	b.n	856 <CONFIG_ISR_STACK_SIZE+0x56>
	switch (*sp) {
     98c:	2a74      	cmp	r2, #116	; 0x74
     98e:	d026      	beq.n	9de <CONFIG_ISR_STACK_SIZE+0x1de>
     990:	2a7a      	cmp	r2, #122	; 0x7a
     992:	d1db      	bne.n	94c <CONFIG_ISR_STACK_SIZE+0x14c>
		conv->length_mod = LENGTH_Z;
     994:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     998:	2206      	movs	r2, #6
     99a:	e00d      	b.n	9b8 <CONFIG_ISR_STACK_SIZE+0x1b8>
		if (*++sp == 'h') {
     99c:	785a      	ldrb	r2, [r3, #1]
     99e:	2a68      	cmp	r2, #104	; 0x68
     9a0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     9a4:	d106      	bne.n	9b4 <CONFIG_ISR_STACK_SIZE+0x1b4>
			conv->length_mod = LENGTH_HH;
     9a6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     9a8:	f361 02c6 	bfi	r2, r1, #3, #4
     9ac:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     9b0:	1c9f      	adds	r7, r3, #2
     9b2:	e7cc      	b.n	94e <CONFIG_ISR_STACK_SIZE+0x14e>
			conv->length_mod = LENGTH_H;
     9b4:	4613      	mov	r3, r2
     9b6:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     9b8:	f362 03c6 	bfi	r3, r2, #3, #4
     9bc:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     9c0:	e7c5      	b.n	94e <CONFIG_ISR_STACK_SIZE+0x14e>
		if (*++sp == 'l') {
     9c2:	785a      	ldrb	r2, [r3, #1]
     9c4:	2a6c      	cmp	r2, #108	; 0x6c
     9c6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     9ca:	d101      	bne.n	9d0 <CONFIG_ISR_STACK_SIZE+0x1d0>
			conv->length_mod = LENGTH_LL;
     9cc:	2104      	movs	r1, #4
     9ce:	e7eb      	b.n	9a8 <CONFIG_ISR_STACK_SIZE+0x1a8>
			conv->length_mod = LENGTH_L;
     9d0:	4613      	mov	r3, r2
     9d2:	2203      	movs	r2, #3
     9d4:	e7f0      	b.n	9b8 <CONFIG_ISR_STACK_SIZE+0x1b8>
		conv->length_mod = LENGTH_J;
     9d6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     9da:	2205      	movs	r2, #5
     9dc:	e7ec      	b.n	9b8 <CONFIG_ISR_STACK_SIZE+0x1b8>
		conv->length_mod = LENGTH_T;
     9de:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     9e2:	2207      	movs	r2, #7
     9e4:	e7e8      	b.n	9b8 <CONFIG_ISR_STACK_SIZE+0x1b8>
		conv->unsupported = true;
     9e6:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     9ea:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     9ee:	f023 0302 	bic.w	r3, r3, #2
     9f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     9f6:	f043 0302 	orr.w	r3, r3, #2
     9fa:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     9fe:	e7a6      	b.n	94e <CONFIG_ISR_STACK_SIZE+0x14e>
     a00:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     a04:	2920      	cmp	r1, #32
     a06:	f200 8084 	bhi.w	b12 <CONFIG_ISR_STACK_SIZE+0x312>
     a0a:	a001      	add	r0, pc, #4	; (adr r0, a10 <CONFIG_ISR_STACK_SIZE+0x210>)
     a0c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     a10:	00000ad5 	.word	0x00000ad5
     a14:	00000b13 	.word	0x00000b13
     a18:	00000b13 	.word	0x00000b13
     a1c:	00000b13 	.word	0x00000b13
     a20:	00000b13 	.word	0x00000b13
     a24:	00000b13 	.word	0x00000b13
     a28:	00000b13 	.word	0x00000b13
     a2c:	00000b13 	.word	0x00000b13
     a30:	00000b13 	.word	0x00000b13
     a34:	00000971 	.word	0x00000971
     a38:	00000b13 	.word	0x00000b13
     a3c:	00000ad5 	.word	0x00000ad5
     a40:	00000a95 	.word	0x00000a95
     a44:	00000971 	.word	0x00000971
     a48:	00000971 	.word	0x00000971
     a4c:	00000971 	.word	0x00000971
     a50:	00000b13 	.word	0x00000b13
     a54:	00000a95 	.word	0x00000a95
     a58:	00000b13 	.word	0x00000b13
     a5c:	00000b13 	.word	0x00000b13
     a60:	00000b13 	.word	0x00000b13
     a64:	00000b13 	.word	0x00000b13
     a68:	00000add 	.word	0x00000add
     a6c:	00000ad5 	.word	0x00000ad5
     a70:	00000af9 	.word	0x00000af9
     a74:	00000b13 	.word	0x00000b13
     a78:	00000b13 	.word	0x00000b13
     a7c:	00000af9 	.word	0x00000af9
     a80:	00000b13 	.word	0x00000b13
     a84:	00000ad5 	.word	0x00000ad5
     a88:	00000b13 	.word	0x00000b13
     a8c:	00000b13 	.word	0x00000b13
     a90:	00000ad5 	.word	0x00000ad5
		conv->specifier_cat = SPECIFIER_SINT;
     a94:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     a98:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     a9a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     a9e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     aa2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     aa4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     aa8:	bf02      	ittt	eq
     aaa:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     aae:	f041 0101 	orreq.w	r1, r1, #1
     ab2:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     ab6:	2a63      	cmp	r2, #99	; 0x63
     ab8:	d131      	bne.n	b1e <CONFIG_ISR_STACK_SIZE+0x31e>
			unsupported = (conv->length_mod != LENGTH_NONE);
     aba:	3b00      	subs	r3, #0
     abc:	bf18      	it	ne
     abe:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     ac0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     ac4:	f3c2 0140 	ubfx	r1, r2, #1, #1
     ac8:	430b      	orrs	r3, r1
     aca:	f363 0241 	bfi	r2, r3, #1, #1
     ace:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     ad2:	e6d8      	b.n	886 <CONFIG_ISR_STACK_SIZE+0x86>
		conv->specifier_cat = SPECIFIER_UINT;
     ad4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     ad8:	2002      	movs	r0, #2
     ada:	e7de      	b.n	a9a <CONFIG_ISR_STACK_SIZE+0x29a>
		conv->specifier_cat = SPECIFIER_PTR;
     adc:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     ae0:	f003 0378 	and.w	r3, r3, #120	; 0x78
     ae4:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     ae8:	2103      	movs	r1, #3
     aea:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     aee:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     af0:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     af4:	4143      	adcs	r3, r0
     af6:	e7e3      	b.n	ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
		conv->specifier_cat = SPECIFIER_PTR;
     af8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     afc:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     afe:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     b02:	f361 0202 	bfi	r2, r1, #0, #3
     b06:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     b0a:	bf14      	ite	ne
     b0c:	2301      	movne	r3, #1
     b0e:	2300      	moveq	r3, #0
     b10:	e7d6      	b.n	ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
		conv->invalid = true;
     b12:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     b16:	f043 0301 	orr.w	r3, r3, #1
     b1a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     b1e:	2300      	movs	r3, #0
     b20:	e7ce      	b.n	ac0 <CONFIG_ISR_STACK_SIZE+0x2c0>
		} else if (conv->width_present) {
     b22:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     b26:	2a00      	cmp	r2, #0
			width = conv->width_value;
     b28:	bfb4      	ite	lt
     b2a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     b2e:	f04f 39ff 	movge.w	r9, #4294967295
     b32:	e6ba      	b.n	8aa <CONFIG_ISR_STACK_SIZE+0xaa>
		} else if (conv->prec_present) {
     b34:	079b      	lsls	r3, r3, #30
     b36:	f57f aec7 	bpl.w	8c8 <CONFIG_ISR_STACK_SIZE+0xc8>
			precision = conv->prec_value;
     b3a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     b3e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     b42:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     b44:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     b48:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     b4c:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     b50:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     b52:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     b56:	d136      	bne.n	bc6 <CONFIG_ISR_STACK_SIZE+0x3c6>
			switch (length_mod) {
     b58:	1ed3      	subs	r3, r2, #3
     b5a:	2b04      	cmp	r3, #4
     b5c:	d820      	bhi.n	ba0 <CONFIG_ISR_STACK_SIZE+0x3a0>
     b5e:	e8df f003 	tbb	[pc, r3]
     b62:	0703      	.short	0x0703
     b64:	1f07      	.short	0x1f07
     b66:	1f          	.byte	0x1f
     b67:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     b68:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     b6c:	17c1      	asrs	r1, r0, #31
     b6e:	e004      	b.n	b7a <CONFIG_ISR_STACK_SIZE+0x37a>
					(sint_value_type)va_arg(ap, intmax_t);
     b70:	3407      	adds	r4, #7
     b72:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     b76:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     b7a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     b7e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     b82:	f013 0603 	ands.w	r6, r3, #3
     b86:	d054      	beq.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
			OUTS(sp, fp);
     b88:	9802      	ldr	r0, [sp, #8]
     b8a:	463b      	mov	r3, r7
     b8c:	4652      	mov	r2, sl
     b8e:	4659      	mov	r1, fp
     b90:	f007 fe26 	bl	87e0 <outs>
     b94:	2800      	cmp	r0, #0
     b96:	f2c0 8143 	blt.w	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     b9a:	4405      	add	r5, r0
			continue;
     b9c:	46ba      	mov	sl, r7
     b9e:	e5db      	b.n	758 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     ba0:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     ba4:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     ba6:	ea4f 71e0 	mov.w	r1, r0, asr #31
     baa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     bae:	d105      	bne.n	bbc <CONFIG_ISR_STACK_SIZE+0x3bc>
				value->uint = (unsigned char)value->uint;
     bb0:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     bb4:	930a      	str	r3, [sp, #40]	; 0x28
     bb6:	2300      	movs	r3, #0
     bb8:	930b      	str	r3, [sp, #44]	; 0x2c
     bba:	e7e0      	b.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
			} else if (length_mod == LENGTH_H) {
     bbc:	2a02      	cmp	r2, #2
     bbe:	d1de      	bne.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
				value->sint = (short)value->sint;
     bc0:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     bc4:	e7d2      	b.n	b6c <CONFIG_ISR_STACK_SIZE+0x36c>
		} else if (specifier_cat == SPECIFIER_UINT) {
     bc6:	2b02      	cmp	r3, #2
     bc8:	d123      	bne.n	c12 <CONFIG_ISR_STACK_SIZE+0x412>
			switch (length_mod) {
     bca:	1ed3      	subs	r3, r2, #3
     bcc:	2b04      	cmp	r3, #4
     bce:	d813      	bhi.n	bf8 <CONFIG_ISR_STACK_SIZE+0x3f8>
     bd0:	e8df f003 	tbb	[pc, r3]
     bd4:	120a0a03 	.word	0x120a0a03
     bd8:	12          	.byte	0x12
     bd9:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     bda:	6820      	ldr	r0, [r4, #0]
     bdc:	900a      	str	r0, [sp, #40]	; 0x28
     bde:	2100      	movs	r1, #0
     be0:	1d23      	adds	r3, r4, #4
     be2:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     be4:	461c      	mov	r4, r3
     be6:	e7ca      	b.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
					(uint_value_type)va_arg(ap,
     be8:	3407      	adds	r4, #7
     bea:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     bee:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     bf2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     bf6:	e7f5      	b.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
					(uint_value_type)va_arg(ap, size_t);
     bf8:	f854 3b04 	ldr.w	r3, [r4], #4
     bfc:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     bfe:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     c00:	f04f 0300 	mov.w	r3, #0
     c04:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     c06:	d0d3      	beq.n	bb0 <CONFIG_ISR_STACK_SIZE+0x3b0>
			} else if (length_mod == LENGTH_H) {
     c08:	2a02      	cmp	r2, #2
     c0a:	d1b8      	bne.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
				value->uint = (unsigned short)value->uint;
     c0c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     c10:	e7d0      	b.n	bb4 <CONFIG_ISR_STACK_SIZE+0x3b4>
		} else if (specifier_cat == SPECIFIER_FP) {
     c12:	2b04      	cmp	r3, #4
     c14:	d107      	bne.n	c26 <CONFIG_ISR_STACK_SIZE+0x426>
			if (length_mod == LENGTH_UPPER_L) {
     c16:	3407      	adds	r4, #7
     c18:	f024 0407 	bic.w	r4, r4, #7
     c1c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     c20:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     c24:	e7ab      	b.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
		} else if (specifier_cat == SPECIFIER_PTR) {
     c26:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     c28:	bf04      	itt	eq
     c2a:	f854 3b04 	ldreq.w	r3, [r4], #4
     c2e:	930a      	streq	r3, [sp, #40]	; 0x28
     c30:	e7a5      	b.n	b7e <CONFIG_ISR_STACK_SIZE+0x37e>
		switch (conv->specifier) {
     c32:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     c36:	2878      	cmp	r0, #120	; 0x78
     c38:	d8b0      	bhi.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
     c3a:	2862      	cmp	r0, #98	; 0x62
     c3c:	d822      	bhi.n	c84 <CONFIG_ISR_STACK_SIZE+0x484>
     c3e:	2825      	cmp	r0, #37	; 0x25
     c40:	f43f ad93 	beq.w	76a <cbvprintf+0x22>
     c44:	2858      	cmp	r0, #88	; 0x58
     c46:	d1a9      	bne.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
			bps = encode_uint(value->uint, conv, buf, bpe);
     c48:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c4c:	9300      	str	r3, [sp, #0]
     c4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     c52:	ab04      	add	r3, sp, #16
     c54:	aa0c      	add	r2, sp, #48	; 0x30
     c56:	f007 fd78 	bl	874a <encode_uint>
     c5a:	4682      	mov	sl, r0
			if (precision >= 0) {
     c5c:	f1b8 0f00 	cmp.w	r8, #0
     c60:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     c64:	db0c      	blt.n	c80 <CONFIG_ISR_STACK_SIZE+0x480>
				conv->flag_zero = false;
     c66:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     c6a:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     c6e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     c72:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     c74:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     c78:	d902      	bls.n	c80 <CONFIG_ISR_STACK_SIZE+0x480>
					conv->pad0_value = precision - (int)len;
     c7a:	eba8 0303 	sub.w	r3, r8, r3
     c7e:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     c80:	4680      	mov	r8, r0
     c82:	e03d      	b.n	d00 <CONFIG_ISR_STACK_SIZE+0x500>
     c84:	3863      	subs	r0, #99	; 0x63
     c86:	2815      	cmp	r0, #21
     c88:	d888      	bhi.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
     c8a:	a101      	add	r1, pc, #4	; (adr r1, c90 <CONFIG_ISR_STACK_SIZE+0x490>)
     c8c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     c90:	00000d11 	.word	0x00000d11
     c94:	00000d75 	.word	0x00000d75
     c98:	00000b9d 	.word	0x00000b9d
     c9c:	00000b9d 	.word	0x00000b9d
     ca0:	00000b9d 	.word	0x00000b9d
     ca4:	00000b9d 	.word	0x00000b9d
     ca8:	00000d75 	.word	0x00000d75
     cac:	00000b9d 	.word	0x00000b9d
     cb0:	00000b9d 	.word	0x00000b9d
     cb4:	00000b9d 	.word	0x00000b9d
     cb8:	00000b9d 	.word	0x00000b9d
     cbc:	00000dd3 	.word	0x00000dd3
     cc0:	00000da1 	.word	0x00000da1
     cc4:	00000da5 	.word	0x00000da5
     cc8:	00000b9d 	.word	0x00000b9d
     ccc:	00000b9d 	.word	0x00000b9d
     cd0:	00000ce9 	.word	0x00000ce9
     cd4:	00000b9d 	.word	0x00000b9d
     cd8:	00000da1 	.word	0x00000da1
     cdc:	00000b9d 	.word	0x00000b9d
     ce0:	00000b9d 	.word	0x00000b9d
     ce4:	00000da1 	.word	0x00000da1
			if (precision >= 0) {
     ce8:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     cec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     cf0:	db0a      	blt.n	d08 <CONFIG_ISR_STACK_SIZE+0x508>
				len = strnlen(bps, precision);
     cf2:	4641      	mov	r1, r8
     cf4:	4650      	mov	r0, sl
     cf6:	f007 ff47 	bl	8b88 <strnlen>
			bpe = bps + len;
     cfa:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     cfe:	2600      	movs	r6, #0
		if (bps == NULL) {
     d00:	f1ba 0f00 	cmp.w	sl, #0
     d04:	d10c      	bne.n	d20 <CONFIG_ISR_STACK_SIZE+0x520>
     d06:	e749      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
				len = strlen(bps);
     d08:	4650      	mov	r0, sl
     d0a:	f007 ff36 	bl	8b7a <strlen>
     d0e:	e7f4      	b.n	cfa <CONFIG_ISR_STACK_SIZE+0x4fa>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     d12:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     d16:	2600      	movs	r6, #0
			bpe = buf + 1;
     d18:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
     d1c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     d20:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     d24:	b106      	cbz	r6, d28 <CONFIG_ISR_STACK_SIZE+0x528>
			nj_len += 1U;
     d26:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     d28:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     d2c:	06d0      	lsls	r0, r2, #27
     d2e:	d56b      	bpl.n	e08 <CONFIG_ISR_STACK_SIZE+0x608>
			nj_len += 2U;
     d30:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     d32:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     d34:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     d36:	bf48      	it	mi
     d38:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     d3a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     d3c:	bf48      	it	mi
     d3e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     d40:	f1b9 0f00 	cmp.w	r9, #0
     d44:	dd79      	ble.n	e3a <CONFIG_ISR_STACK_SIZE+0x63a>
			if (!conv->flag_dash) {
     d46:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     d4a:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     d4e:	f3c2 0380 	ubfx	r3, r2, #2, #1
     d52:	9303      	str	r3, [sp, #12]
     d54:	0753      	lsls	r3, r2, #29
     d56:	d470      	bmi.n	e3a <CONFIG_ISR_STACK_SIZE+0x63a>
				if (conv->flag_zero) {
     d58:	0650      	lsls	r0, r2, #25
     d5a:	d564      	bpl.n	e26 <CONFIG_ISR_STACK_SIZE+0x626>
					if (sign != 0) {
     d5c:	b146      	cbz	r6, d70 <CONFIG_ISR_STACK_SIZE+0x570>
						OUTC(sign);
     d5e:	9b02      	ldr	r3, [sp, #8]
     d60:	4659      	mov	r1, fp
     d62:	4630      	mov	r0, r6
     d64:	4798      	blx	r3
     d66:	2800      	cmp	r0, #0
     d68:	db5a      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
						sign = 0;
     d6a:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     d6c:	3501      	adds	r5, #1
						sign = 0;
     d6e:	461e      	mov	r6, r3
					pad = '0';
     d70:	2330      	movs	r3, #48	; 0x30
     d72:	e059      	b.n	e28 <CONFIG_ISR_STACK_SIZE+0x628>
			if (conv->flag_plus) {
     d74:	071e      	lsls	r6, r3, #28
     d76:	d411      	bmi.n	d9c <CONFIG_ISR_STACK_SIZE+0x59c>
				sign = ' ';
     d78:	f013 0610 	ands.w	r6, r3, #16
     d7c:	bf18      	it	ne
     d7e:	2620      	movne	r6, #32
			sint = value->sint;
     d80:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     d84:	2a00      	cmp	r2, #0
     d86:	f173 0100 	sbcs.w	r1, r3, #0
     d8a:	f6bf af5d 	bge.w	c48 <CONFIG_ISR_STACK_SIZE+0x448>
				value->uint = (uint_value_type)-sint;
     d8e:	4252      	negs	r2, r2
     d90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     d94:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     d98:	262d      	movs	r6, #45	; 0x2d
     d9a:	e755      	b.n	c48 <CONFIG_ISR_STACK_SIZE+0x448>
				sign = '+';
     d9c:	262b      	movs	r6, #43	; 0x2b
     d9e:	e7ef      	b.n	d80 <CONFIG_ISR_STACK_SIZE+0x580>
		switch (conv->specifier) {
     da0:	2600      	movs	r6, #0
     da2:	e751      	b.n	c48 <CONFIG_ISR_STACK_SIZE+0x448>
			if (value->ptr != NULL) {
     da4:	980a      	ldr	r0, [sp, #40]	; 0x28
     da6:	b348      	cbz	r0, dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     da8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     dac:	9300      	str	r3, [sp, #0]
     dae:	aa0c      	add	r2, sp, #48	; 0x30
     db0:	ab04      	add	r3, sp, #16
     db2:	2100      	movs	r1, #0
     db4:	f007 fcc9 	bl	874a <encode_uint>
				conv->altform_0c = true;
     db8:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     dbc:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     dc0:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     dc4:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     dc8:	4682      	mov	sl, r0
				conv->altform_0c = true;
     dca:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     dce:	2600      	movs	r6, #0
				goto prec_int_pad0;
     dd0:	e744      	b.n	c5c <CONFIG_ISR_STACK_SIZE+0x45c>
				store_count(conv, value->ptr, count);
     dd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     dd4:	2a07      	cmp	r2, #7
     dd6:	f63f aee1 	bhi.w	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
     dda:	e8df f002 	tbb	[pc, r2]
     dde:	040d      	.short	0x040d
     de0:	08080d06 	.word	0x08080d06
     de4:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     de6:	701d      	strb	r5, [r3, #0]
		break;
     de8:	e6d8      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
		*(short *)dp = (short)count;
     dea:	801d      	strh	r5, [r3, #0]
		break;
     dec:	e6d6      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
		*(intmax_t *)dp = (intmax_t)count;
     dee:	4628      	mov	r0, r5
     df0:	17e9      	asrs	r1, r5, #31
     df2:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     df6:	e6d1      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     df8:	601d      	str	r5, [r3, #0]
		break;
     dfa:	e6cf      	b.n	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
			bpe = bps + 5;
     dfc:	f8df 80c4 	ldr.w	r8, [pc, #196]	; ec4 <CONFIG_ISR_STACK_SIZE+0x6c4>
     e00:	4606      	mov	r6, r0
			bps = "(nil)";
     e02:	f1a8 0a05 	sub.w	sl, r8, #5
     e06:	e78b      	b.n	d20 <CONFIG_ISR_STACK_SIZE+0x520>
		} else if (conv->altform_0) {
     e08:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     e0a:	bf48      	it	mi
     e0c:	3301      	addmi	r3, #1
     e0e:	e790      	b.n	d32 <CONFIG_ISR_STACK_SIZE+0x532>
					OUTC(pad);
     e10:	4618      	mov	r0, r3
     e12:	9303      	str	r3, [sp, #12]
     e14:	4659      	mov	r1, fp
     e16:	9b02      	ldr	r3, [sp, #8]
     e18:	4798      	blx	r3
     e1a:	2800      	cmp	r0, #0
     e1c:	9b03      	ldr	r3, [sp, #12]
     e1e:	da04      	bge.n	e2a <CONFIG_ISR_STACK_SIZE+0x62a>
#undef OUTS
#undef OUTC
}
     e20:	b011      	add	sp, #68	; 0x44
     e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     e26:	2320      	movs	r3, #32
     e28:	444d      	add	r5, r9
     e2a:	464a      	mov	r2, r9
				while (width-- > 0) {
     e2c:	2a00      	cmp	r2, #0
     e2e:	eba5 0109 	sub.w	r1, r5, r9
     e32:	f109 39ff 	add.w	r9, r9, #4294967295
     e36:	dceb      	bgt.n	e10 <CONFIG_ISR_STACK_SIZE+0x610>
     e38:	460d      	mov	r5, r1
		if (sign != 0) {
     e3a:	b136      	cbz	r6, e4a <CONFIG_ISR_STACK_SIZE+0x64a>
			OUTC(sign);
     e3c:	9b02      	ldr	r3, [sp, #8]
     e3e:	4659      	mov	r1, fp
     e40:	4630      	mov	r0, r6
     e42:	4798      	blx	r3
     e44:	2800      	cmp	r0, #0
     e46:	dbeb      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     e48:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     e4a:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     e4e:	06d9      	lsls	r1, r3, #27
     e50:	d401      	bmi.n	e56 <CONFIG_ISR_STACK_SIZE+0x656>
     e52:	071a      	lsls	r2, r3, #28
     e54:	d506      	bpl.n	e64 <CONFIG_ISR_STACK_SIZE+0x664>
				OUTC('0');
     e56:	9b02      	ldr	r3, [sp, #8]
     e58:	4659      	mov	r1, fp
     e5a:	2030      	movs	r0, #48	; 0x30
     e5c:	4798      	blx	r3
     e5e:	2800      	cmp	r0, #0
     e60:	dbde      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     e62:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     e64:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     e68:	06db      	lsls	r3, r3, #27
     e6a:	d507      	bpl.n	e7c <CONFIG_ISR_STACK_SIZE+0x67c>
				OUTC(conv->specifier);
     e6c:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     e70:	9b02      	ldr	r3, [sp, #8]
     e72:	4659      	mov	r1, fp
     e74:	4798      	blx	r3
     e76:	2800      	cmp	r0, #0
     e78:	dbd2      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     e7a:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     e7c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     e7e:	442e      	add	r6, r5
     e80:	1b73      	subs	r3, r6, r5
     e82:	2b00      	cmp	r3, #0
     e84:	dc16      	bgt.n	eb4 <CONFIG_ISR_STACK_SIZE+0x6b4>
			OUTS(bps, bpe);
     e86:	9802      	ldr	r0, [sp, #8]
     e88:	4643      	mov	r3, r8
     e8a:	4652      	mov	r2, sl
     e8c:	4659      	mov	r1, fp
     e8e:	f007 fca7 	bl	87e0 <outs>
     e92:	2800      	cmp	r0, #0
     e94:	dbc4      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     e96:	4405      	add	r5, r0
		while (width > 0) {
     e98:	44a9      	add	r9, r5
     e9a:	eba9 0305 	sub.w	r3, r9, r5
     e9e:	2b00      	cmp	r3, #0
     ea0:	f77f ae7c 	ble.w	b9c <CONFIG_ISR_STACK_SIZE+0x39c>
			OUTC(' ');
     ea4:	9b02      	ldr	r3, [sp, #8]
     ea6:	4659      	mov	r1, fp
     ea8:	2020      	movs	r0, #32
     eaa:	4798      	blx	r3
     eac:	2800      	cmp	r0, #0
     eae:	dbb7      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     eb0:	3501      	adds	r5, #1
			--width;
     eb2:	e7f2      	b.n	e9a <CONFIG_ISR_STACK_SIZE+0x69a>
				OUTC('0');
     eb4:	9b02      	ldr	r3, [sp, #8]
     eb6:	4659      	mov	r1, fp
     eb8:	2030      	movs	r0, #48	; 0x30
     eba:	4798      	blx	r3
     ebc:	2800      	cmp	r0, #0
     ebe:	dbaf      	blt.n	e20 <CONFIG_ISR_STACK_SIZE+0x620>
     ec0:	3501      	adds	r5, #1
     ec2:	e7dd      	b.n	e80 <CONFIG_ISR_STACK_SIZE+0x680>
     ec4:	00009a7e 	.word	0x00009a7e

00000ec8 <sys_heap_free>:
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
}

void sys_heap_free(struct sys_heap *heap, void *mem)
{
     ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (mem == NULL) {
     eca:	460d      	mov	r5, r1
     ecc:	2900      	cmp	r1, #0
     ece:	d039      	beq.n	f44 <sys_heap_free+0x7c>
		return; /* ISO C free() semantics */
	}
	struct z_heap *h = heap->heap;
     ed0:	6806      	ldr	r6, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
     ed2:	1f0c      	subs	r4, r1, #4
     ed4:	1ba4      	subs	r4, r4, r6
     ed6:	08e7      	lsrs	r7, r4, #3

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
     ed8:	f024 0407 	bic.w	r4, r4, #7

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
     edc:	4434      	add	r4, r6
	}
}

static inline bool chunk_used(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
     ede:	78a3      	ldrb	r3, [r4, #2]

	/*
	 * This should catch many double-free cases.
	 * This is cheap enough so let's do it all the time.
	 */
	__ASSERT(chunk_used(h, c),
     ee0:	07db      	lsls	r3, r3, #31
     ee2:	d40d      	bmi.n	f00 <sys_heap_free+0x38>
     ee4:	4a18      	ldr	r2, [pc, #96]	; (f48 <sys_heap_free+0x80>)
     ee6:	4919      	ldr	r1, [pc, #100]	; (f4c <sys_heap_free+0x84>)
     ee8:	4819      	ldr	r0, [pc, #100]	; (f50 <sys_heap_free+0x88>)
     eea:	23a3      	movs	r3, #163	; 0xa3
     eec:	f007 fe15 	bl	8b1a <printk>
     ef0:	4818      	ldr	r0, [pc, #96]	; (f54 <sys_heap_free+0x8c>)
     ef2:	4629      	mov	r1, r5
     ef4:	f007 fe11 	bl	8b1a <printk>
     ef8:	4813      	ldr	r0, [pc, #76]	; (f48 <sys_heap_free+0x80>)
     efa:	21a3      	movs	r1, #163	; 0xa3
     efc:	f007 fc1e 	bl	873c <assert_post_action>
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
     f00:	4639      	mov	r1, r7
     f02:	4630      	mov	r0, r6
     f04:	f007 fc83 	bl	880e <chunk_size>
     f08:	4438      	add	r0, r7
		return ((uint16_t *)cmem)[f];
     f0a:	f836 3030 	ldrh.w	r3, [r6, r0, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
     f0e:	1ac0      	subs	r0, r0, r3
	/*
	 * It is easy to catch many common memory overflow cases with
	 * a quick check on this and next chunk header fields that are
	 * immediately before and after the freed memory.
	 */
	__ASSERT(left_chunk(h, right_chunk(h, c)) == c,
     f10:	4287      	cmp	r7, r0
     f12:	d00d      	beq.n	f30 <sys_heap_free+0x68>
     f14:	4a0c      	ldr	r2, [pc, #48]	; (f48 <sys_heap_free+0x80>)
     f16:	4910      	ldr	r1, [pc, #64]	; (f58 <sys_heap_free+0x90>)
     f18:	480d      	ldr	r0, [pc, #52]	; (f50 <sys_heap_free+0x88>)
     f1a:	23ab      	movs	r3, #171	; 0xab
     f1c:	f007 fdfd 	bl	8b1a <printk>
     f20:	480e      	ldr	r0, [pc, #56]	; (f5c <sys_heap_free+0x94>)
     f22:	4629      	mov	r1, r5
     f24:	f007 fdf9 	bl	8b1a <printk>
     f28:	4807      	ldr	r0, [pc, #28]	; (f48 <sys_heap_free+0x80>)
     f2a:	21ab      	movs	r1, #171	; 0xab
     f2c:	f007 fc06 	bl	873c <assert_post_action>
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
     f30:	8863      	ldrh	r3, [r4, #2]
     f32:	f023 0301 	bic.w	r3, r3, #1
     f36:	8063      	strh	r3, [r4, #2]

	set_chunk_used(h, c, false);
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->allocated_bytes -= chunksz_to_bytes(h, chunk_size(h, c));
#endif
	free_chunk(h, c);
     f38:	4639      	mov	r1, r7
     f3a:	4630      	mov	r0, r6
}
     f3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_chunk(h, c);
     f40:	f007 bd22 	b.w	8988 <free_chunk>
}
     f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f46:	bf00      	nop
     f48:	00009a7f 	.word	0x00009a7f
     f4c:	00009aa0 	.word	0x00009aa0
     f50:	00009ab1 	.word	0x00009ab1
     f54:	00009ace 	.word	0x00009ace
     f58:	00009b06 	.word	0x00009b06
     f5c:	00009b2c 	.word	0x00009b2c

00000f60 <sys_heap_aligned_alloc>:
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
     f60:	424b      	negs	r3, r1
{
     f62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	rew = align & -align;
     f66:	ea03 0701 	and.w	r7, r3, r1
	if (align != rew) {
     f6a:	ea31 0303 	bics.w	r3, r1, r3
	struct z_heap *h = heap->heap;
     f6e:	6806      	ldr	r6, [r0, #0]
{
     f70:	4614      	mov	r4, r2
	if (align != rew) {
     f72:	d01f      	beq.n	fb4 <sys_heap_aligned_alloc+0x54>
		return false;
     f74:	2f04      	cmp	r7, #4
     f76:	463d      	mov	r5, r7
     f78:	46b9      	mov	r9, r7
     f7a:	bf28      	it	cs
     f7c:	2504      	movcs	r5, #4
		align -= rew;
     f7e:	1bcf      	subs	r7, r1, r7
			return sys_heap_alloc(heap, bytes);
		}
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
     f80:	f107 3aff 	add.w	sl, r7, #4294967295
     f84:	ea1a 0f07 	tst.w	sl, r7
     f88:	d00e      	beq.n	fa8 <sys_heap_aligned_alloc+0x48>
     f8a:	4933      	ldr	r1, [pc, #204]	; (1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>)
     f8c:	4a33      	ldr	r2, [pc, #204]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
     f8e:	4834      	ldr	r0, [pc, #208]	; (1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>)
     f90:	f240 1327 	movw	r3, #295	; 0x127
     f94:	f007 fdc1 	bl	8b1a <printk>
     f98:	4832      	ldr	r0, [pc, #200]	; (1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>)
     f9a:	f007 fdbe 	bl	8b1a <printk>
     f9e:	482f      	ldr	r0, [pc, #188]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
     fa0:	f240 1127 	movw	r1, #295	; 0x127
     fa4:	f007 fbca 	bl	873c <assert_post_action>

	if (bytes == 0 || size_too_big(h, bytes)) {
     fa8:	b97c      	cbnz	r4, fca <sys_heap_aligned_alloc+0x6a>
		return NULL;
     faa:	f04f 0900 	mov.w	r9, #0
	set_chunk_used(h, c, true);
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->allocated_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
	return mem;
}
     fae:	4648      	mov	r0, r9
     fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (align <= chunk_header_bytes(h)) {
     fb4:	2904      	cmp	r1, #4
     fb6:	d804      	bhi.n	fc2 <sys_heap_aligned_alloc+0x62>
}
     fb8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return sys_heap_alloc(heap, bytes);
     fbc:	4611      	mov	r1, r2
     fbe:	f007 bd14 	b.w	89ea <sys_heap_alloc>
		rew = 0;
     fc2:	f04f 0900 	mov.w	r9, #0
		gap = chunk_header_bytes(h);
     fc6:	2504      	movs	r5, #4
     fc8:	e7da      	b.n	f80 <sys_heap_aligned_alloc+0x20>
	if (bytes == 0 || size_too_big(h, bytes)) {
     fca:	68b3      	ldr	r3, [r6, #8]
     fcc:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
     fd0:	d9eb      	bls.n	faa <sys_heap_aligned_alloc+0x4a>
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
     fd2:	f104 010b 	add.w	r1, r4, #11
     fd6:	4439      	add	r1, r7
     fd8:	1b49      	subs	r1, r1, r5
	chunkid_t c0 = alloc_chunk(h, padded_sz);
     fda:	08c9      	lsrs	r1, r1, #3
     fdc:	4630      	mov	r0, r6
     fde:	f007 fc6c 	bl	88ba <alloc_chunk>
	if (c0 == 0) {
     fe2:	4680      	mov	r8, r0
     fe4:	2800      	cmp	r0, #0
     fe6:	d0e0      	beq.n	faa <sys_heap_aligned_alloc+0x4a>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
     fe8:	f109 0504 	add.w	r5, r9, #4
     fec:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
     ff0:	4435      	add	r5, r6
     ff2:	4455      	add	r5, sl
     ff4:	427f      	negs	r7, r7
     ff6:	402f      	ands	r7, r5
     ff8:	eba7 0909 	sub.w	r9, r7, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
     ffc:	444c      	add	r4, r9
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
     ffe:	f1a9 0304 	sub.w	r3, r9, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    1002:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1004:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    1006:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    100a:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    100c:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1010:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    1014:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    1018:	d208      	bcs.n	102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
		split_chunks(h, c0, c);
    101a:	4601      	mov	r1, r0
    101c:	463a      	mov	r2, r7
    101e:	4630      	mov	r0, r6
    1020:	f007 fc98 	bl	8954 <split_chunks>
		free_list_add(h, c0);
    1024:	4641      	mov	r1, r8
    1026:	4630      	mov	r0, r6
    1028:	f007 fbf6 	bl	8818 <free_list_add>
	return c + chunk_size(h, c);
    102c:	4639      	mov	r1, r7
    102e:	4630      	mov	r0, r6
    1030:	f007 fbed 	bl	880e <chunk_size>
    1034:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    1036:	4284      	cmp	r4, r0
    1038:	d207      	bcs.n	104a <CONFIG_FPROTECT_BLOCK_SIZE+0x4a>
		split_chunks(h, c, c_end);
    103a:	4630      	mov	r0, r6
    103c:	4622      	mov	r2, r4
    103e:	f007 fc89 	bl	8954 <split_chunks>
		free_list_add(h, c_end);
    1042:	4621      	mov	r1, r4
    1044:	4630      	mov	r0, r6
    1046:	f007 fbe7 	bl	8818 <free_list_add>
	void *cmem = &buf[c];
    104a:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    104e:	8873      	ldrh	r3, [r6, #2]
    1050:	f043 0301 	orr.w	r3, r3, #1
    1054:	8073      	strh	r3, [r6, #2]
    1056:	e7aa      	b.n	fae <sys_heap_aligned_alloc+0x4e>
    1058:	00009b68 	.word	0x00009b68
    105c:	00009a7f 	.word	0x00009a7f
    1060:	00009ab1 	.word	0x00009ab1
    1064:	00009b83 	.word	0x00009b83

00001068 <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1068:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    106c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1070:	4606      	mov	r6, r0
    1072:	460d      	mov	r5, r1
    1074:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1076:	d369      	bcc.n	114c <sys_heap_init+0xe4>
    1078:	493d      	ldr	r1, [pc, #244]	; (1170 <sys_heap_init+0x108>)
    107a:	4a3e      	ldr	r2, [pc, #248]	; (1174 <sys_heap_init+0x10c>)
    107c:	483e      	ldr	r0, [pc, #248]	; (1178 <sys_heap_init+0x110>)
    107e:	f240 13a5 	movw	r3, #421	; 0x1a5
    1082:	f007 fd4a 	bl	8b1a <printk>
    1086:	483d      	ldr	r0, [pc, #244]	; (117c <sys_heap_init+0x114>)
    1088:	f007 fd47 	bl	8b1a <printk>
    108c:	f240 11a5 	movw	r1, #421	; 0x1a5
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1090:	4838      	ldr	r0, [pc, #224]	; (1174 <sys_heap_init+0x10c>)
    1092:	f007 fb53 	bl	873c <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
    1096:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1098:	1dec      	adds	r4, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    109a:	443d      	add	r5, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    109c:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    10a0:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    10a4:	1b2d      	subs	r5, r5, r4

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    10a6:	2d17      	cmp	r5, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    10a8:	ea4f 07d5 	mov.w	r7, r5, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    10ac:	d80e      	bhi.n	10cc <sys_heap_init+0x64>
    10ae:	4934      	ldr	r1, [pc, #208]	; (1180 <sys_heap_init+0x118>)
    10b0:	4a30      	ldr	r2, [pc, #192]	; (1174 <sys_heap_init+0x10c>)
    10b2:	4831      	ldr	r0, [pc, #196]	; (1178 <sys_heap_init+0x110>)
    10b4:	f240 13b5 	movw	r3, #437	; 0x1b5
    10b8:	f007 fd2f 	bl	8b1a <printk>
    10bc:	4831      	ldr	r0, [pc, #196]	; (1184 <sys_heap_init+0x11c>)
    10be:	f007 fd2c 	bl	8b1a <printk>
    10c2:	482c      	ldr	r0, [pc, #176]	; (1174 <sys_heap_init+0x10c>)
    10c4:	f240 11b5 	movw	r1, #437	; 0x1b5
    10c8:	f007 fb38 	bl	873c <assert_post_action>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    10cc:	fab7 f887 	clz	r8, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    10d0:	f1c8 0824 	rsb	r8, r8, #36	; 0x24
    10d4:	ea4f 0888 	mov.w	r8, r8, lsl #2
	heap->heap = h;
    10d8:	6034      	str	r4, [r6, #0]
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    10da:	f108 0607 	add.w	r6, r8, #7
	h->avail_buckets = 0;
    10de:	2300      	movs	r3, #0
    10e0:	08f6      	lsrs	r6, r6, #3
    10e2:	60e3      	str	r3, [r4, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    10e4:	1c73      	adds	r3, r6, #1
    10e6:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
    10e8:	60a7      	str	r7, [r4, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    10ea:	d90e      	bls.n	110a <sys_heap_init+0xa2>
    10ec:	4926      	ldr	r1, [pc, #152]	; (1188 <sys_heap_init+0x120>)
    10ee:	4a21      	ldr	r2, [pc, #132]	; (1174 <sys_heap_init+0x10c>)
    10f0:	4821      	ldr	r0, [pc, #132]	; (1178 <sys_heap_init+0x110>)
    10f2:	f240 13c5 	movw	r3, #453	; 0x1c5
    10f6:	f007 fd10 	bl	8b1a <printk>
    10fa:	4822      	ldr	r0, [pc, #136]	; (1184 <sys_heap_init+0x11c>)
    10fc:	f007 fd0d 	bl	8b1a <printk>
    1100:	481c      	ldr	r0, [pc, #112]	; (1174 <sys_heap_init+0x10c>)
    1102:	f240 11c5 	movw	r1, #453	; 0x1c5
    1106:	f007 fb19 	bl	873c <assert_post_action>
    110a:	f104 0210 	add.w	r2, r4, #16
    110e:	44a0      	add	r8, r4
    1110:	2300      	movs	r3, #0

	for (int i = 0; i < nb_buckets; i++) {
    1112:	4590      	cmp	r8, r2
    1114:	d129      	bne.n	116a <sys_heap_init+0x102>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1116:	0072      	lsls	r2, r6, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1118:	f042 0201 	orr.w	r2, r2, #1
    111c:	8062      	strh	r2, [r4, #2]
		((uint16_t *)cmem)[f] = val;
    111e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    1122:	1bba      	subs	r2, r7, r6
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1124:	0050      	lsls	r0, r2, #1
		((uint16_t *)cmem)[f] = val;
    1126:	8023      	strh	r3, [r4, #0]
    1128:	8048      	strh	r0, [r1, #2]
    112a:	1961      	adds	r1, r4, r5
    112c:	f824 6036 	strh.w	r6, [r4, r6, lsl #3]
	void *cmem = &buf[c];
    1130:	eb04 07c7 	add.w	r7, r4, r7, lsl #3
		((uint16_t *)cmem)[f] = val;
    1134:	804b      	strh	r3, [r1, #2]
    1136:	5362      	strh	r2, [r4, r5]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1138:	887b      	ldrh	r3, [r7, #2]
    113a:	f043 0301 	orr.w	r3, r3, #1
    113e:	807b      	strh	r3, [r7, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    1140:	4631      	mov	r1, r6
    1142:	4620      	mov	r0, r4
}
    1144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
    1148:	f007 bb66 	b.w	8818 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    114c:	2a04      	cmp	r2, #4
    114e:	d8a2      	bhi.n	1096 <sys_heap_init+0x2e>
    1150:	490e      	ldr	r1, [pc, #56]	; (118c <sys_heap_init+0x124>)
    1152:	4a08      	ldr	r2, [pc, #32]	; (1174 <sys_heap_init+0x10c>)
    1154:	4808      	ldr	r0, [pc, #32]	; (1178 <sys_heap_init+0x110>)
    1156:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
    115a:	f007 fcde 	bl	8b1a <printk>
    115e:	4809      	ldr	r0, [pc, #36]	; (1184 <sys_heap_init+0x11c>)
    1160:	f007 fcdb 	bl	8b1a <printk>
    1164:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
    1168:	e792      	b.n	1090 <sys_heap_init+0x28>
		h->buckets[i].next = 0;
    116a:	f842 3b04 	str.w	r3, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
    116e:	e7d0      	b.n	1112 <sys_heap_init+0xaa>
    1170:	00009ba0 	.word	0x00009ba0
    1174:	00009a7f 	.word	0x00009a7f
    1178:	00009ab1 	.word	0x00009ab1
    117c:	00009bb6 	.word	0x00009bb6
    1180:	00009c07 	.word	0x00009c07
    1184:	00009bee 	.word	0x00009bee
    1188:	00009c30 	.word	0x00009c30
    118c:	00009bcd 	.word	0x00009bcd

00001190 <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1190:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1192:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    1196:	2b02      	cmp	r3, #2
{
    1198:	b570      	push	{r4, r5, r6, lr}
    119a:	4604      	mov	r4, r0
    119c:	460e      	mov	r6, r1
	notify->result = res;
    119e:	6081      	str	r1, [r0, #8]
	switch (method) {
    11a0:	d010      	beq.n	11c4 <sys_notify_finalize+0x34>
    11a2:	2b03      	cmp	r3, #3
    11a4:	d004      	beq.n	11b0 <sys_notify_finalize+0x20>
    11a6:	2b01      	cmp	r3, #1
    11a8:	d10f      	bne.n	11ca <sys_notify_finalize+0x3a>
    11aa:	2500      	movs	r5, #0
    11ac:	4628      	mov	r0, r5
    11ae:	e001      	b.n	11b4 <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    11b0:	6805      	ldr	r5, [r0, #0]
	struct k_poll_signal *sig = NULL;
    11b2:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    11b4:	2300      	movs	r3, #0
    11b6:	6063      	str	r3, [r4, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    11b8:	b110      	cbz	r0, 11c0 <sys_notify_finalize+0x30>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    11ba:	4631      	mov	r1, r6
    11bc:	f004 fad4 	bl	5768 <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    11c0:	4628      	mov	r0, r5
    11c2:	bd70      	pop	{r4, r5, r6, pc}
		sig = notify->method.signal;
    11c4:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    11c6:	2500      	movs	r5, #0
		break;
    11c8:	e7f4      	b.n	11b4 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    11ca:	4a06      	ldr	r2, [pc, #24]	; (11e4 <sys_notify_finalize+0x54>)
    11cc:	4906      	ldr	r1, [pc, #24]	; (11e8 <sys_notify_finalize+0x58>)
    11ce:	4807      	ldr	r0, [pc, #28]	; (11ec <sys_notify_finalize+0x5c>)
    11d0:	2345      	movs	r3, #69	; 0x45
    11d2:	f007 fca2 	bl	8b1a <printk>
    11d6:	4803      	ldr	r0, [pc, #12]	; (11e4 <sys_notify_finalize+0x54>)
    11d8:	2145      	movs	r1, #69	; 0x45
    11da:	f007 faaf 	bl	873c <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    11de:	2500      	movs	r5, #0
    11e0:	e7e7      	b.n	11b2 <sys_notify_finalize+0x22>
    11e2:	bf00      	nop
    11e4:	00009c5b 	.word	0x00009c5b
    11e8:	0000a440 	.word	0x0000a440
    11ec:	00009ab1 	.word	0x00009ab1

000011f0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    11f0:	4801      	ldr	r0, [pc, #4]	; (11f8 <nrf_cc3xx_platform_abort_init+0x8>)
    11f2:	f007 b911 	b.w	8418 <nrf_cc3xx_platform_set_abort>
    11f6:	bf00      	nop
    11f8:	00009638 	.word	0x00009638

000011fc <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    11fc:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    11fe:	b1d0      	cbz	r0, 1236 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1200:	6843      	ldr	r3, [r0, #4]
    1202:	2b04      	cmp	r3, #4
    1204:	d111      	bne.n	122a <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1206:	2200      	movs	r2, #0
    1208:	6803      	ldr	r3, [r0, #0]
    120a:	f3bf 8f5b 	dmb	ish
    120e:	e853 1f00 	ldrex	r1, [r3]
    1212:	2901      	cmp	r1, #1
    1214:	d103      	bne.n	121e <mutex_unlock_platform+0x22>
    1216:	e843 2000 	strex	r0, r2, [r3]
    121a:	2800      	cmp	r0, #0
    121c:	d1f7      	bne.n	120e <mutex_unlock_platform+0x12>
    121e:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1222:	4807      	ldr	r0, [pc, #28]	; (1240 <mutex_unlock_platform+0x44>)
    1224:	bf08      	it	eq
    1226:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1228:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    122a:	b13b      	cbz	r3, 123c <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    122c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    122e:	f004 f95d 	bl	54ec <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1232:	2000      	movs	r0, #0
    1234:	e7f8      	b.n	1228 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1236:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    123a:	e7f5      	b.n	1228 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    123c:	4801      	ldr	r0, [pc, #4]	; (1244 <mutex_unlock_platform+0x48>)
    123e:	e7f3      	b.n	1228 <mutex_unlock_platform+0x2c>
    1240:	ffff8fe9 	.word	0xffff8fe9
    1244:	ffff8fea 	.word	0xffff8fea

00001248 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1248:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    124a:	4604      	mov	r4, r0
    124c:	b918      	cbnz	r0, 1256 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    124e:	4b0d      	ldr	r3, [pc, #52]	; (1284 <mutex_free_platform+0x3c>)
    1250:	480d      	ldr	r0, [pc, #52]	; (1288 <mutex_free_platform+0x40>)
    1252:	685b      	ldr	r3, [r3, #4]
    1254:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1256:	6861      	ldr	r1, [r4, #4]
    1258:	2908      	cmp	r1, #8
    125a:	d00d      	beq.n	1278 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    125c:	f031 0304 	bics.w	r3, r1, #4
    1260:	d00a      	beq.n	1278 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1262:	f011 0102 	ands.w	r1, r1, #2
    1266:	d008      	beq.n	127a <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1268:	4808      	ldr	r0, [pc, #32]	; (128c <mutex_free_platform+0x44>)
    126a:	4621      	mov	r1, r4
    126c:	f003 ffda 	bl	5224 <k_mem_slab_free>
        mutex->mutex = NULL;
    1270:	2300      	movs	r3, #0
    1272:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1274:	2300      	movs	r3, #0
    1276:	6063      	str	r3, [r4, #4]
}
    1278:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    127a:	6820      	ldr	r0, [r4, #0]
    127c:	2214      	movs	r2, #20
    127e:	f007 fca3 	bl	8bc8 <memset>
    1282:	e7f7      	b.n	1274 <mutex_free_platform+0x2c>
    1284:	2000018c 	.word	0x2000018c
    1288:	00009c7e 	.word	0x00009c7e
    128c:	200005fc 	.word	0x200005fc

00001290 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1290:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1292:	4604      	mov	r4, r0
    1294:	b918      	cbnz	r0, 129e <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1296:	4b16      	ldr	r3, [pc, #88]	; (12f0 <mutex_init_platform+0x60>)
    1298:	4816      	ldr	r0, [pc, #88]	; (12f4 <mutex_init_platform+0x64>)
    129a:	685b      	ldr	r3, [r3, #4]
    129c:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    129e:	6863      	ldr	r3, [r4, #4]
    12a0:	2b04      	cmp	r3, #4
    12a2:	d023      	beq.n	12ec <mutex_init_platform+0x5c>
    12a4:	2b08      	cmp	r3, #8
    12a6:	d021      	beq.n	12ec <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    12a8:	b9cb      	cbnz	r3, 12de <mutex_init_platform+0x4e>
    12aa:	6823      	ldr	r3, [r4, #0]
    12ac:	b9bb      	cbnz	r3, 12de <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    12ae:	4812      	ldr	r0, [pc, #72]	; (12f8 <mutex_init_platform+0x68>)
    12b0:	f04f 32ff 	mov.w	r2, #4294967295
    12b4:	f04f 33ff 	mov.w	r3, #4294967295
    12b8:	4621      	mov	r1, r4
    12ba:	f003 ff47 	bl	514c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    12be:	b908      	cbnz	r0, 12c4 <mutex_init_platform+0x34>
    12c0:	6823      	ldr	r3, [r4, #0]
    12c2:	b91b      	cbnz	r3, 12cc <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    12c4:	4b0a      	ldr	r3, [pc, #40]	; (12f0 <mutex_init_platform+0x60>)
    12c6:	480d      	ldr	r0, [pc, #52]	; (12fc <mutex_init_platform+0x6c>)
    12c8:	685b      	ldr	r3, [r3, #4]
    12ca:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    12cc:	6820      	ldr	r0, [r4, #0]
    12ce:	2214      	movs	r2, #20
    12d0:	2100      	movs	r1, #0
    12d2:	f007 fc79 	bl	8bc8 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    12d6:	6863      	ldr	r3, [r4, #4]
    12d8:	f043 0302 	orr.w	r3, r3, #2
    12dc:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    12de:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    12e0:	f007 ff5f 	bl	91a2 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    12e4:	6863      	ldr	r3, [r4, #4]
    12e6:	f043 0301 	orr.w	r3, r3, #1
    12ea:	6063      	str	r3, [r4, #4]
}
    12ec:	bd10      	pop	{r4, pc}
    12ee:	bf00      	nop
    12f0:	2000018c 	.word	0x2000018c
    12f4:	00009c7e 	.word	0x00009c7e
    12f8:	200005fc 	.word	0x200005fc
    12fc:	00009ca4 	.word	0x00009ca4

00001300 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1300:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1302:	b308      	cbz	r0, 1348 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1304:	6843      	ldr	r3, [r0, #4]
    1306:	2b04      	cmp	r3, #4
    1308:	d110      	bne.n	132c <mutex_lock_platform+0x2c>
    130a:	2201      	movs	r2, #1
    130c:	6803      	ldr	r3, [r0, #0]
    130e:	f3bf 8f5b 	dmb	ish
    1312:	e853 1f00 	ldrex	r1, [r3]
    1316:	2900      	cmp	r1, #0
    1318:	d103      	bne.n	1322 <mutex_lock_platform+0x22>
    131a:	e843 2000 	strex	r0, r2, [r3]
    131e:	2800      	cmp	r0, #0
    1320:	d1f7      	bne.n	1312 <mutex_lock_platform+0x12>
    1322:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1326:	d10b      	bne.n	1340 <mutex_lock_platform+0x40>
    1328:	2000      	movs	r0, #0
}
    132a:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    132c:	b153      	cbz	r3, 1344 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    132e:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1330:	f04f 32ff 	mov.w	r2, #4294967295
    1334:	f04f 33ff 	mov.w	r3, #4294967295
    1338:	f003 ffd8 	bl	52ec <z_impl_k_mutex_lock>
        if (ret == 0) {
    133c:	2800      	cmp	r0, #0
    133e:	d0f3      	beq.n	1328 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1340:	4803      	ldr	r0, [pc, #12]	; (1350 <mutex_lock_platform+0x50>)
    1342:	e7f2      	b.n	132a <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1344:	4803      	ldr	r0, [pc, #12]	; (1354 <mutex_lock_platform+0x54>)
    1346:	e7f0      	b.n	132a <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1348:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    134c:	e7ed      	b.n	132a <mutex_lock_platform+0x2a>
    134e:	bf00      	nop
    1350:	ffff8fe9 	.word	0xffff8fe9
    1354:	ffff8fea 	.word	0xffff8fea

00001358 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1358:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    135a:	4906      	ldr	r1, [pc, #24]	; (1374 <nrf_cc3xx_platform_mutex_init+0x1c>)
    135c:	4806      	ldr	r0, [pc, #24]	; (1378 <nrf_cc3xx_platform_mutex_init+0x20>)
    135e:	2340      	movs	r3, #64	; 0x40
    1360:	2214      	movs	r2, #20
    1362:	f007 ff02 	bl	916a <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1366:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    136a:	4904      	ldr	r1, [pc, #16]	; (137c <nrf_cc3xx_platform_mutex_init+0x24>)
    136c:	4804      	ldr	r0, [pc, #16]	; (1380 <nrf_cc3xx_platform_mutex_init+0x28>)
    136e:	f007 b8b5 	b.w	84dc <nrf_cc3xx_platform_set_mutexes>
    1372:	bf00      	nop
    1374:	2000061c 	.word	0x2000061c
    1378:	200005fc 	.word	0x200005fc
    137c:	00009650 	.word	0x00009650
    1380:	00009640 	.word	0x00009640

00001384 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1388:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    138c:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    138e:	f019 0f08 	tst.w	r9, #8
{
    1392:	4604      	mov	r4, r0
    1394:	9203      	str	r2, [sp, #12]
	if (processing) {
    1396:	d022      	beq.n	13de <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    1398:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    139a:	bf0c      	ite	eq
    139c:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    13a0:	f049 0920 	orrne.w	r9, r9, #32
    13a4:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    13a8:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    13aa:	4620      	mov	r0, r4
    13ac:	f005 ffa4 	bl	72f8 <z_spin_unlock_valid>
    13b0:	b968      	cbnz	r0, 13ce <process_event+0x4a>
    13b2:	4a9f      	ldr	r2, [pc, #636]	; (1630 <process_event+0x2ac>)
    13b4:	499f      	ldr	r1, [pc, #636]	; (1634 <process_event+0x2b0>)
    13b6:	48a0      	ldr	r0, [pc, #640]	; (1638 <process_event+0x2b4>)
    13b8:	23ac      	movs	r3, #172	; 0xac
    13ba:	f007 fbae 	bl	8b1a <printk>
    13be:	489f      	ldr	r0, [pc, #636]	; (163c <process_event+0x2b8>)
    13c0:	4621      	mov	r1, r4
    13c2:	f007 fbaa 	bl	8b1a <printk>
    13c6:	489a      	ldr	r0, [pc, #616]	; (1630 <process_event+0x2ac>)
    13c8:	21ac      	movs	r1, #172	; 0xac
    13ca:	f007 f9b7 	bl	873c <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    13ce:	9b03      	ldr	r3, [sp, #12]
    13d0:	f383 8811 	msr	BASEPRI, r3
    13d4:	f3bf 8f6f 	isb	sy
}
    13d8:	b005      	add	sp, #20
    13da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    13de:	4f98      	ldr	r7, [pc, #608]	; (1640 <process_event+0x2bc>)
    13e0:	f8df 8254 	ldr.w	r8, [pc, #596]	; 1638 <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    13e4:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    13e8:	2902      	cmp	r1, #2
    13ea:	d106      	bne.n	13fa <process_event+0x76>
			evt = process_recheck(mgr);
    13ec:	4620      	mov	r0, r4
    13ee:	f007 fb3e 	bl	8a6e <process_recheck>
		if (evt == EVT_NOP) {
    13f2:	2800      	cmp	r0, #0
    13f4:	d0d8      	beq.n	13a8 <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    13f6:	2801      	cmp	r0, #1
    13f8:	d168      	bne.n	14cc <process_event+0x148>
			res = mgr->last_res;
    13fa:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    13fe:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    1400:	f1bb 0f00 	cmp.w	fp, #0
    1404:	da0a      	bge.n	141c <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    1406:	2600      	movs	r6, #0
		*clients = mgr->clients;
    1408:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    140a:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    140e:	e9c4 6600 	strd	r6, r6, [r4]
    1412:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1416:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1418:	9601      	str	r6, [sp, #4]
    141a:	e027      	b.n	146c <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    141c:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1420:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1422:	2901      	cmp	r1, #1
    1424:	d834      	bhi.n	1490 <process_event+0x10c>
	list->head = NULL;
    1426:	2100      	movs	r1, #0
    1428:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    142c:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    142e:	6825      	ldr	r5, [r4, #0]
    1430:	b29b      	uxth	r3, r3
	list->tail = NULL;
    1432:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1436:	d10c      	bne.n	1452 <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1438:	428d      	cmp	r5, r1
    143a:	462a      	mov	r2, r5
    143c:	bf38      	it	cc
    143e:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1440:	b12a      	cbz	r2, 144e <process_event+0xca>
				mgr->refs += 1U;
    1442:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1444:	6812      	ldr	r2, [r2, #0]
    1446:	3101      	adds	r1, #1
    1448:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    144a:	2a00      	cmp	r2, #0
    144c:	d1f8      	bne.n	1440 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    144e:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1452:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1454:	4620      	mov	r0, r4
    1456:	f007 fb0a 	bl	8a6e <process_recheck>
    145a:	4606      	mov	r6, r0
    145c:	2800      	cmp	r0, #0
    145e:	d0db      	beq.n	1418 <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1460:	8ba3      	ldrh	r3, [r4, #28]
    1462:	f043 0320 	orr.w	r3, r3, #32
    1466:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1468:	2300      	movs	r3, #0
    146a:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    146c:	8ba3      	ldrh	r3, [r4, #28]
    146e:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1472:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1474:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    1476:	d003      	beq.n	1480 <process_event+0xfc>
		if (do_monitors
    1478:	68a2      	ldr	r2, [r4, #8]
    147a:	2a00      	cmp	r2, #0
    147c:	f040 80f0 	bne.w	1660 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    1480:	b91d      	cbnz	r5, 148a <process_event+0x106>
		    || (transit != NULL)) {
    1482:	9a01      	ldr	r2, [sp, #4]
    1484:	2a00      	cmp	r2, #0
    1486:	f000 8136 	beq.w	16f6 <process_event+0x372>
    148a:	f04f 0900 	mov.w	r9, #0
    148e:	e0e9      	b.n	1664 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1490:	2a04      	cmp	r2, #4
    1492:	d10e      	bne.n	14b2 <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1494:	f023 0307 	bic.w	r3, r3, #7
    1498:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    149a:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    149c:	4620      	mov	r0, r4
    149e:	f007 fae6 	bl	8a6e <process_recheck>
    14a2:	4605      	mov	r5, r0
    14a4:	b118      	cbz	r0, 14ae <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    14a6:	f042 0220 	orr.w	r2, r2, #32
    14aa:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    14ac:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    14ae:	9501      	str	r5, [sp, #4]
    14b0:	e7dc      	b.n	146c <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    14b2:	4640      	mov	r0, r8
    14b4:	4963      	ldr	r1, [pc, #396]	; (1644 <process_event+0x2c0>)
    14b6:	f240 131b 	movw	r3, #283	; 0x11b
    14ba:	463a      	mov	r2, r7
    14bc:	f007 fb2d 	bl	8b1a <printk>
    14c0:	f240 111b 	movw	r1, #283	; 0x11b
    14c4:	4638      	mov	r0, r7
    14c6:	f007 f939 	bl	873c <assert_post_action>
    14ca:	e7ef      	b.n	14ac <process_event+0x128>
		} else if (evt == EVT_START) {
    14cc:	2803      	cmp	r0, #3
    14ce:	d135      	bne.n	153c <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    14d0:	f1b9 0f00 	cmp.w	r9, #0
    14d4:	d00b      	beq.n	14ee <process_event+0x16a>
    14d6:	495c      	ldr	r1, [pc, #368]	; (1648 <process_event+0x2c4>)
    14d8:	4640      	mov	r0, r8
    14da:	f44f 73ab 	mov.w	r3, #342	; 0x156
    14de:	463a      	mov	r2, r7
    14e0:	f007 fb1b 	bl	8b1a <printk>
    14e4:	f44f 71ab 	mov.w	r1, #342	; 0x156
    14e8:	4638      	mov	r0, r7
    14ea:	f007 f927 	bl	873c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    14ee:	6823      	ldr	r3, [r4, #0]
    14f0:	b95b      	cbnz	r3, 150a <process_event+0x186>
    14f2:	4956      	ldr	r1, [pc, #344]	; (164c <process_event+0x2c8>)
    14f4:	4640      	mov	r0, r8
    14f6:	f240 1357 	movw	r3, #343	; 0x157
    14fa:	463a      	mov	r2, r7
    14fc:	f007 fb0d 	bl	8b1a <printk>
    1500:	f240 1157 	movw	r1, #343	; 0x157
    1504:	4638      	mov	r0, r7
    1506:	f007 f919 	bl	873c <assert_post_action>
			transit = mgr->transitions->start;
    150a:	6923      	ldr	r3, [r4, #16]
    150c:	681b      	ldr	r3, [r3, #0]
    150e:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1510:	b95b      	cbnz	r3, 152a <process_event+0x1a6>
    1512:	494f      	ldr	r1, [pc, #316]	; (1650 <process_event+0x2cc>)
    1514:	4640      	mov	r0, r8
    1516:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    151a:	463a      	mov	r2, r7
    151c:	f007 fafd 	bl	8b1a <printk>
    1520:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1524:	4638      	mov	r0, r7
    1526:	f007 f909 	bl	873c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    152a:	8ba3      	ldrh	r3, [r4, #28]
    152c:	f023 0307 	bic.w	r3, r3, #7
    1530:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1534:	83a3      	strh	r3, [r4, #28]
}
    1536:	2500      	movs	r5, #0
		res = 0;
    1538:	46ab      	mov	fp, r5
}
    153a:	e797      	b.n	146c <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    153c:	2804      	cmp	r0, #4
    153e:	d132      	bne.n	15a6 <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1540:	f1b9 0f02 	cmp.w	r9, #2
    1544:	d00b      	beq.n	155e <process_event+0x1da>
    1546:	4943      	ldr	r1, [pc, #268]	; (1654 <process_event+0x2d0>)
    1548:	4640      	mov	r0, r8
    154a:	f240 135d 	movw	r3, #349	; 0x15d
    154e:	463a      	mov	r2, r7
    1550:	f007 fae3 	bl	8b1a <printk>
    1554:	f240 115d 	movw	r1, #349	; 0x15d
    1558:	4638      	mov	r0, r7
    155a:	f007 f8ef 	bl	873c <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    155e:	8be3      	ldrh	r3, [r4, #30]
    1560:	b15b      	cbz	r3, 157a <process_event+0x1f6>
    1562:	493d      	ldr	r1, [pc, #244]	; (1658 <process_event+0x2d4>)
    1564:	4640      	mov	r0, r8
    1566:	f44f 73af 	mov.w	r3, #350	; 0x15e
    156a:	463a      	mov	r2, r7
    156c:	f007 fad5 	bl	8b1a <printk>
    1570:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1574:	4638      	mov	r0, r7
    1576:	f007 f8e1 	bl	873c <assert_post_action>
			transit = mgr->transitions->stop;
    157a:	6923      	ldr	r3, [r4, #16]
    157c:	685b      	ldr	r3, [r3, #4]
    157e:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1580:	b95b      	cbnz	r3, 159a <process_event+0x216>
    1582:	4933      	ldr	r1, [pc, #204]	; (1650 <process_event+0x2cc>)
    1584:	4640      	mov	r0, r8
    1586:	f240 1361 	movw	r3, #353	; 0x161
    158a:	463a      	mov	r2, r7
    158c:	f007 fac5 	bl	8b1a <printk>
    1590:	f240 1161 	movw	r1, #353	; 0x161
    1594:	4638      	mov	r0, r7
    1596:	f007 f8d1 	bl	873c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    159a:	8ba3      	ldrh	r3, [r4, #28]
    159c:	f023 0307 	bic.w	r3, r3, #7
    15a0:	f043 0304 	orr.w	r3, r3, #4
    15a4:	e7c6      	b.n	1534 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    15a6:	2805      	cmp	r0, #5
    15a8:	d132      	bne.n	1610 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    15aa:	f1b9 0f01 	cmp.w	r9, #1
    15ae:	d00b      	beq.n	15c8 <process_event+0x244>
    15b0:	492a      	ldr	r1, [pc, #168]	; (165c <process_event+0x2d8>)
    15b2:	4640      	mov	r0, r8
    15b4:	f44f 73b2 	mov.w	r3, #356	; 0x164
    15b8:	463a      	mov	r2, r7
    15ba:	f007 faae 	bl	8b1a <printk>
    15be:	f44f 71b2 	mov.w	r1, #356	; 0x164
    15c2:	4638      	mov	r0, r7
    15c4:	f007 f8ba 	bl	873c <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    15c8:	6823      	ldr	r3, [r4, #0]
    15ca:	b95b      	cbnz	r3, 15e4 <process_event+0x260>
    15cc:	491f      	ldr	r1, [pc, #124]	; (164c <process_event+0x2c8>)
    15ce:	4640      	mov	r0, r8
    15d0:	f240 1365 	movw	r3, #357	; 0x165
    15d4:	463a      	mov	r2, r7
    15d6:	f007 faa0 	bl	8b1a <printk>
    15da:	f240 1165 	movw	r1, #357	; 0x165
    15de:	4638      	mov	r0, r7
    15e0:	f007 f8ac 	bl	873c <assert_post_action>
			transit = mgr->transitions->reset;
    15e4:	6923      	ldr	r3, [r4, #16]
    15e6:	689b      	ldr	r3, [r3, #8]
    15e8:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    15ea:	b95b      	cbnz	r3, 1604 <process_event+0x280>
    15ec:	4918      	ldr	r1, [pc, #96]	; (1650 <process_event+0x2cc>)
    15ee:	4640      	mov	r0, r8
    15f0:	f44f 73b4 	mov.w	r3, #360	; 0x168
    15f4:	463a      	mov	r2, r7
    15f6:	f007 fa90 	bl	8b1a <printk>
    15fa:	f44f 71b4 	mov.w	r1, #360	; 0x168
    15fe:	4638      	mov	r0, r7
    1600:	f007 f89c 	bl	873c <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1604:	8ba3      	ldrh	r3, [r4, #28]
    1606:	f023 0307 	bic.w	r3, r3, #7
    160a:	f043 0305 	orr.w	r3, r3, #5
    160e:	e791      	b.n	1534 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    1610:	490c      	ldr	r1, [pc, #48]	; (1644 <process_event+0x2c0>)
    1612:	f240 136b 	movw	r3, #363	; 0x16b
    1616:	463a      	mov	r2, r7
    1618:	4640      	mov	r0, r8
    161a:	f007 fa7e 	bl	8b1a <printk>
    161e:	2500      	movs	r5, #0
    1620:	f240 116b 	movw	r1, #363	; 0x16b
    1624:	4638      	mov	r0, r7
    1626:	f007 f889 	bl	873c <assert_post_action>
		onoff_transition_fn transit = NULL;
    162a:	9501      	str	r5, [sp, #4]
    162c:	e784      	b.n	1538 <process_event+0x1b4>
    162e:	bf00      	nop
    1630:	00009d74 	.word	0x00009d74
    1634:	00009d9a 	.word	0x00009d9a
    1638:	00009ab1 	.word	0x00009ab1
    163c:	00009db1 	.word	0x00009db1
    1640:	00009cd1 	.word	0x00009cd1
    1644:	0000a440 	.word	0x0000a440
    1648:	00009cf3 	.word	0x00009cf3
    164c:	00009cff 	.word	0x00009cff
    1650:	00009d22 	.word	0x00009d22
    1654:	00009d39 	.word	0x00009d39
    1658:	00009d4f 	.word	0x00009d4f
    165c:	00009d5e 	.word	0x00009d5e
				   && !sys_slist_is_empty(&mgr->monitors);
    1660:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1664:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    1668:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    166c:	83a3      	strh	r3, [r4, #28]
    166e:	4650      	mov	r0, sl
    1670:	f005 fe42 	bl	72f8 <z_spin_unlock_valid>
    1674:	b968      	cbnz	r0, 1692 <process_event+0x30e>
    1676:	4a3a      	ldr	r2, [pc, #232]	; (1760 <process_event+0x3dc>)
    1678:	493a      	ldr	r1, [pc, #232]	; (1764 <process_event+0x3e0>)
    167a:	23ac      	movs	r3, #172	; 0xac
    167c:	4640      	mov	r0, r8
    167e:	f007 fa4c 	bl	8b1a <printk>
    1682:	4839      	ldr	r0, [pc, #228]	; (1768 <process_event+0x3e4>)
    1684:	4651      	mov	r1, sl
    1686:	f007 fa48 	bl	8b1a <printk>
    168a:	4835      	ldr	r0, [pc, #212]	; (1760 <process_event+0x3dc>)
    168c:	21ac      	movs	r1, #172	; 0xac
    168e:	f007 f855 	bl	873c <assert_post_action>
    1692:	9b03      	ldr	r3, [sp, #12]
    1694:	f383 8811 	msr	BASEPRI, r3
    1698:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    169c:	f1b9 0f00 	cmp.w	r9, #0
    16a0:	d138      	bne.n	1714 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    16a2:	2d00      	cmp	r5, #0
    16a4:	d14b      	bne.n	173e <process_event+0x3ba>
			if (transit != NULL) {
    16a6:	9b01      	ldr	r3, [sp, #4]
    16a8:	b113      	cbz	r3, 16b0 <process_event+0x32c>
				transit(mgr, transition_complete);
    16aa:	4930      	ldr	r1, [pc, #192]	; (176c <process_event+0x3e8>)
    16ac:	4620      	mov	r0, r4
    16ae:	4798      	blx	r3
	__asm__ volatile(
    16b0:	f04f 0320 	mov.w	r3, #32
    16b4:	f3ef 8b11 	mrs	fp, BASEPRI
    16b8:	f383 8812 	msr	BASEPRI_MAX, r3
    16bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    16c0:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    16c2:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    16c6:	f005 fe09 	bl	72dc <z_spin_lock_valid>
    16ca:	b968      	cbnz	r0, 16e8 <process_event+0x364>
    16cc:	4a24      	ldr	r2, [pc, #144]	; (1760 <process_event+0x3dc>)
    16ce:	4928      	ldr	r1, [pc, #160]	; (1770 <process_event+0x3ec>)
    16d0:	2381      	movs	r3, #129	; 0x81
    16d2:	4640      	mov	r0, r8
    16d4:	f007 fa21 	bl	8b1a <printk>
    16d8:	4826      	ldr	r0, [pc, #152]	; (1774 <process_event+0x3f0>)
    16da:	4651      	mov	r1, sl
    16dc:	f007 fa1d 	bl	8b1a <printk>
    16e0:	481f      	ldr	r0, [pc, #124]	; (1760 <process_event+0x3dc>)
    16e2:	2181      	movs	r1, #129	; 0x81
    16e4:	f007 f82a 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    16e8:	4650      	mov	r0, sl
    16ea:	f005 fe15 	bl	7318 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    16ee:	8ba3      	ldrh	r3, [r4, #28]
    16f0:	f023 0308 	bic.w	r3, r3, #8
    16f4:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    16f6:	8ba3      	ldrh	r3, [r4, #28]
    16f8:	06da      	lsls	r2, r3, #27
    16fa:	d528      	bpl.n	174e <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    16fc:	f023 0310 	bic.w	r3, r3, #16
    1700:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    1702:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    1704:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    1708:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    170c:	2900      	cmp	r1, #0
    170e:	f47f ae6b 	bne.w	13e8 <process_event+0x64>
out:
    1712:	e649      	b.n	13a8 <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1714:	68a1      	ldr	r1, [r4, #8]
    1716:	2900      	cmp	r1, #0
    1718:	d0c3      	beq.n	16a2 <process_event+0x31e>
	return node->next;
    171a:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    171c:	9a02      	ldr	r2, [sp, #8]
    171e:	2b00      	cmp	r3, #0
    1720:	bf38      	it	cc
    1722:	2300      	movcc	r3, #0
    1724:	4699      	mov	r9, r3
    1726:	684b      	ldr	r3, [r1, #4]
    1728:	4620      	mov	r0, r4
    172a:	461e      	mov	r6, r3
    172c:	465b      	mov	r3, fp
    172e:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1730:	f1b9 0f00 	cmp.w	r9, #0
    1734:	d0b5      	beq.n	16a2 <process_event+0x31e>
    1736:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    173a:	4649      	mov	r1, r9
    173c:	e7ee      	b.n	171c <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    173e:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    1740:	9a02      	ldr	r2, [sp, #8]
    1742:	682d      	ldr	r5, [r5, #0]
    1744:	465b      	mov	r3, fp
    1746:	4620      	mov	r0, r4
    1748:	f007 f9ad 	bl	8aa6 <notify_one>
    174c:	e7a9      	b.n	16a2 <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    174e:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1752:	bf1e      	ittt	ne
    1754:	f023 0320 	bicne.w	r3, r3, #32
    1758:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    175a:	2102      	movne	r1, #2
    175c:	e7d2      	b.n	1704 <process_event+0x380>
    175e:	bf00      	nop
    1760:	00009d74 	.word	0x00009d74
    1764:	00009d9a 	.word	0x00009d9a
    1768:	00009db1 	.word	0x00009db1
    176c:	00001779 	.word	0x00001779
    1770:	00009dc6 	.word	0x00009dc6
    1774:	00009ddb 	.word	0x00009ddb

00001778 <transition_complete>:
{
    1778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    177a:	4604      	mov	r4, r0
    177c:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    177e:	f100 0614 	add.w	r6, r0, #20
    1782:	f04f 0320 	mov.w	r3, #32
    1786:	f3ef 8711 	mrs	r7, BASEPRI
    178a:	f383 8812 	msr	BASEPRI_MAX, r3
    178e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1792:	4630      	mov	r0, r6
    1794:	f005 fda2 	bl	72dc <z_spin_lock_valid>
    1798:	b968      	cbnz	r0, 17b6 <transition_complete+0x3e>
    179a:	4a0c      	ldr	r2, [pc, #48]	; (17cc <transition_complete+0x54>)
    179c:	490c      	ldr	r1, [pc, #48]	; (17d0 <transition_complete+0x58>)
    179e:	480d      	ldr	r0, [pc, #52]	; (17d4 <transition_complete+0x5c>)
    17a0:	2381      	movs	r3, #129	; 0x81
    17a2:	f007 f9ba 	bl	8b1a <printk>
    17a6:	480c      	ldr	r0, [pc, #48]	; (17d8 <transition_complete+0x60>)
    17a8:	4631      	mov	r1, r6
    17aa:	f007 f9b6 	bl	8b1a <printk>
    17ae:	4807      	ldr	r0, [pc, #28]	; (17cc <transition_complete+0x54>)
    17b0:	2181      	movs	r1, #129	; 0x81
    17b2:	f006 ffc3 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    17b6:	4630      	mov	r0, r6
    17b8:	f005 fdae 	bl	7318 <z_spin_lock_set_owner>
	mgr->last_res = res;
    17bc:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    17be:	463a      	mov	r2, r7
    17c0:	4620      	mov	r0, r4
    17c2:	2101      	movs	r1, #1
}
    17c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    17c8:	f7ff bddc 	b.w	1384 <process_event>
    17cc:	00009d74 	.word	0x00009d74
    17d0:	00009dc6 	.word	0x00009dc6
    17d4:	00009ab1 	.word	0x00009ab1
    17d8:	00009ddb 	.word	0x00009ddb

000017dc <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    17dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    17e0:	4604      	mov	r4, r0
    17e2:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    17e4:	f007 f975 	bl	8ad2 <validate_args>

	if (rv < 0) {
    17e8:	1e05      	subs	r5, r0, #0
    17ea:	db5e      	blt.n	18aa <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    17ec:	f104 0914 	add.w	r9, r4, #20
    17f0:	f04f 0320 	mov.w	r3, #32
    17f4:	f3ef 8a11 	mrs	sl, BASEPRI
    17f8:	f383 8812 	msr	BASEPRI_MAX, r3
    17fc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1800:	4648      	mov	r0, r9
    1802:	f005 fd6b 	bl	72dc <z_spin_lock_valid>
    1806:	b968      	cbnz	r0, 1824 <onoff_request+0x48>
    1808:	4a38      	ldr	r2, [pc, #224]	; (18ec <onoff_request+0x110>)
    180a:	4939      	ldr	r1, [pc, #228]	; (18f0 <onoff_request+0x114>)
    180c:	4839      	ldr	r0, [pc, #228]	; (18f4 <onoff_request+0x118>)
    180e:	2381      	movs	r3, #129	; 0x81
    1810:	f007 f983 	bl	8b1a <printk>
    1814:	4838      	ldr	r0, [pc, #224]	; (18f8 <onoff_request+0x11c>)
    1816:	4649      	mov	r1, r9
    1818:	f007 f97f 	bl	8b1a <printk>
    181c:	4833      	ldr	r0, [pc, #204]	; (18ec <onoff_request+0x110>)
    181e:	2181      	movs	r1, #129	; 0x81
    1820:	f006 ff8c 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    1824:	4648      	mov	r0, r9
    1826:	f005 fd77 	bl	7318 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    182a:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    182c:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    182e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1832:	428b      	cmp	r3, r1
    1834:	f002 0607 	and.w	r6, r2, #7
    1838:	d050      	beq.n	18dc <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    183a:	2e02      	cmp	r6, #2
    183c:	d124      	bne.n	1888 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    183e:	3301      	adds	r3, #1
    1840:	83e3      	strh	r3, [r4, #30]
	rv = state;
    1842:	4635      	mov	r5, r6
		notify = true;
    1844:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1848:	4648      	mov	r0, r9
    184a:	f005 fd55 	bl	72f8 <z_spin_unlock_valid>
    184e:	b968      	cbnz	r0, 186c <onoff_request+0x90>
    1850:	4a26      	ldr	r2, [pc, #152]	; (18ec <onoff_request+0x110>)
    1852:	492a      	ldr	r1, [pc, #168]	; (18fc <onoff_request+0x120>)
    1854:	4827      	ldr	r0, [pc, #156]	; (18f4 <onoff_request+0x118>)
    1856:	23ac      	movs	r3, #172	; 0xac
    1858:	f007 f95f 	bl	8b1a <printk>
    185c:	4828      	ldr	r0, [pc, #160]	; (1900 <onoff_request+0x124>)
    185e:	4649      	mov	r1, r9
    1860:	f007 f95b 	bl	8b1a <printk>
    1864:	4821      	ldr	r0, [pc, #132]	; (18ec <onoff_request+0x110>)
    1866:	21ac      	movs	r1, #172	; 0xac
    1868:	f006 ff68 	bl	873c <assert_post_action>
	__asm__ volatile(
    186c:	f38a 8811 	msr	BASEPRI, sl
    1870:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    1874:	f1b8 0f00 	cmp.w	r8, #0
    1878:	d017      	beq.n	18aa <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    187a:	2300      	movs	r3, #0
    187c:	4632      	mov	r2, r6
    187e:	4639      	mov	r1, r7
    1880:	4620      	mov	r0, r4
    1882:	f007 f910 	bl	8aa6 <notify_one>
    1886:	e010      	b.n	18aa <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    1888:	0793      	lsls	r3, r2, #30
    188a:	d001      	beq.n	1890 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    188c:	2e06      	cmp	r6, #6
    188e:	d10f      	bne.n	18b0 <onoff_request+0xd4>
	parent->next = child;
    1890:	2300      	movs	r3, #0
    1892:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    1894:	6863      	ldr	r3, [r4, #4]
    1896:	b9f3      	cbnz	r3, 18d6 <onoff_request+0xfa>
	list->head = node;
    1898:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    189c:	4635      	mov	r5, r6
    189e:	b9fe      	cbnz	r6, 18e0 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    18a0:	4652      	mov	r2, sl
    18a2:	2102      	movs	r1, #2
    18a4:	4620      	mov	r0, r4
    18a6:	f7ff fd6d 	bl	1384 <process_event>
		}
	}

	return rv;
}
    18aa:	4628      	mov	r0, r5
    18ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    18b0:	2e05      	cmp	r6, #5
    18b2:	d018      	beq.n	18e6 <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    18b4:	2e01      	cmp	r6, #1
    18b6:	d00b      	beq.n	18d0 <onoff_request+0xf4>
    18b8:	4912      	ldr	r1, [pc, #72]	; (1904 <onoff_request+0x128>)
    18ba:	480e      	ldr	r0, [pc, #56]	; (18f4 <onoff_request+0x118>)
    18bc:	4a12      	ldr	r2, [pc, #72]	; (1908 <onoff_request+0x12c>)
    18be:	f240 13c9 	movw	r3, #457	; 0x1c9
    18c2:	f007 f92a 	bl	8b1a <printk>
    18c6:	4810      	ldr	r0, [pc, #64]	; (1908 <onoff_request+0x12c>)
    18c8:	f240 11c9 	movw	r1, #457	; 0x1c9
    18cc:	f006 ff36 	bl	873c <assert_post_action>
		rv = -EIO;
    18d0:	f06f 0504 	mvn.w	r5, #4
    18d4:	e004      	b.n	18e0 <onoff_request+0x104>
	parent->next = child;
    18d6:	601f      	str	r7, [r3, #0]
	list->tail = node;
    18d8:	6067      	str	r7, [r4, #4]
}
    18da:	e7df      	b.n	189c <onoff_request+0xc0>
		rv = -EAGAIN;
    18dc:	f06f 050a 	mvn.w	r5, #10
    18e0:	f04f 0800 	mov.w	r8, #0
    18e4:	e7b0      	b.n	1848 <onoff_request+0x6c>
		rv = -ENOTSUP;
    18e6:	f06f 0585 	mvn.w	r5, #133	; 0x85
    18ea:	e7f9      	b.n	18e0 <onoff_request+0x104>
    18ec:	00009d74 	.word	0x00009d74
    18f0:	00009dc6 	.word	0x00009dc6
    18f4:	00009ab1 	.word	0x00009ab1
    18f8:	00009ddb 	.word	0x00009ddb
    18fc:	00009d9a 	.word	0x00009d9a
    1900:	00009db1 	.word	0x00009db1
    1904:	00009d5e 	.word	0x00009d5e
    1908:	00009cd1 	.word	0x00009cd1

0000190c <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    190c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1910:	4605      	mov	r5, r0
	__asm__ volatile(
    1912:	f04f 0320 	mov.w	r3, #32
    1916:	f3ef 8611 	mrs	r6, BASEPRI
    191a:	f383 8812 	msr	BASEPRI_MAX, r3
    191e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1922:	4823      	ldr	r0, [pc, #140]	; (19b0 <pm_state_notify+0xa4>)
    1924:	f005 fcda 	bl	72dc <z_spin_lock_valid>
    1928:	b968      	cbnz	r0, 1946 <pm_state_notify+0x3a>
    192a:	4a22      	ldr	r2, [pc, #136]	; (19b4 <pm_state_notify+0xa8>)
    192c:	4922      	ldr	r1, [pc, #136]	; (19b8 <pm_state_notify+0xac>)
    192e:	4823      	ldr	r0, [pc, #140]	; (19bc <pm_state_notify+0xb0>)
    1930:	2381      	movs	r3, #129	; 0x81
    1932:	f007 f8f2 	bl	8b1a <printk>
    1936:	491e      	ldr	r1, [pc, #120]	; (19b0 <pm_state_notify+0xa4>)
    1938:	4821      	ldr	r0, [pc, #132]	; (19c0 <pm_state_notify+0xb4>)
    193a:	f007 f8ee 	bl	8b1a <printk>
    193e:	481d      	ldr	r0, [pc, #116]	; (19b4 <pm_state_notify+0xa8>)
    1940:	2181      	movs	r1, #129	; 0x81
    1942:	f006 fefb 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    1946:	481a      	ldr	r0, [pc, #104]	; (19b0 <pm_state_notify+0xa4>)
    1948:	f005 fce6 	bl	7318 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    194c:	4b1d      	ldr	r3, [pc, #116]	; (19c4 <pm_state_notify+0xb8>)
    194e:	681c      	ldr	r4, [r3, #0]
    1950:	2c00      	cmp	r4, #0
    1952:	bf38      	it	cc
    1954:	2400      	movcc	r4, #0
    1956:	b19c      	cbz	r4, 1980 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    1958:	4f1b      	ldr	r7, [pc, #108]	; (19c8 <pm_state_notify+0xbc>)
    195a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 19d4 <pm_state_notify+0xc8>
    195e:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1962:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1966:	2d00      	cmp	r5, #0
    1968:	bf08      	it	eq
    196a:	4613      	moveq	r3, r2
		if (callback) {
    196c:	b12b      	cbz	r3, 197a <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    196e:	f898 2014 	ldrb.w	r2, [r8, #20]
    1972:	fb09 f202 	mul.w	r2, r9, r2
    1976:	5cb8      	ldrb	r0, [r7, r2]
    1978:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    197a:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    197c:	2c00      	cmp	r4, #0
    197e:	d1f0      	bne.n	1962 <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1980:	480b      	ldr	r0, [pc, #44]	; (19b0 <pm_state_notify+0xa4>)
    1982:	f005 fcb9 	bl	72f8 <z_spin_unlock_valid>
    1986:	b968      	cbnz	r0, 19a4 <pm_state_notify+0x98>
    1988:	4a0a      	ldr	r2, [pc, #40]	; (19b4 <pm_state_notify+0xa8>)
    198a:	4910      	ldr	r1, [pc, #64]	; (19cc <pm_state_notify+0xc0>)
    198c:	480b      	ldr	r0, [pc, #44]	; (19bc <pm_state_notify+0xb0>)
    198e:	23ac      	movs	r3, #172	; 0xac
    1990:	f007 f8c3 	bl	8b1a <printk>
    1994:	4906      	ldr	r1, [pc, #24]	; (19b0 <pm_state_notify+0xa4>)
    1996:	480e      	ldr	r0, [pc, #56]	; (19d0 <pm_state_notify+0xc4>)
    1998:	f007 f8bf 	bl	8b1a <printk>
    199c:	4805      	ldr	r0, [pc, #20]	; (19b4 <pm_state_notify+0xa8>)
    199e:	21ac      	movs	r1, #172	; 0xac
    19a0:	f006 fecc 	bl	873c <assert_post_action>
	__asm__ volatile(
    19a4:	f386 8811 	msr	BASEPRI, r6
    19a8:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    19ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    19b0:	20000b1c 	.word	0x20000b1c
    19b4:	00009d74 	.word	0x00009d74
    19b8:	00009dc6 	.word	0x00009dc6
    19bc:	00009ab1 	.word	0x00009ab1
    19c0:	00009ddb 	.word	0x00009ddb
    19c4:	20000b20 	.word	0x20000b20
    19c8:	20000b2c 	.word	0x20000b2c
    19cc:	00009d9a 	.word	0x00009d9a
    19d0:	00009db1 	.word	0x00009db1
    19d4:	20000c04 	.word	0x20000c04

000019d8 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    19d8:	f000 031f 	and.w	r3, r0, #31
    19dc:	2201      	movs	r2, #1
    19de:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    19e0:	4b0a      	ldr	r3, [pc, #40]	; (1a0c <atomic_test_and_set_bit.constprop.0+0x34>)
    19e2:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    19e6:	0940      	lsrs	r0, r0, #5
    19e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    19ec:	e850 3f00 	ldrex	r3, [r0]
    19f0:	ea43 0102 	orr.w	r1, r3, r2
    19f4:	e840 1c00 	strex	ip, r1, [r0]
    19f8:	f1bc 0f00 	cmp.w	ip, #0
    19fc:	d1f6      	bne.n	19ec <atomic_test_and_set_bit.constprop.0+0x14>
    19fe:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    1a02:	421a      	tst	r2, r3
}
    1a04:	bf14      	ite	ne
    1a06:	2001      	movne	r0, #1
    1a08:	2000      	moveq	r0, #0
    1a0a:	4770      	bx	lr
    1a0c:	20000b38 	.word	0x20000b38

00001a10 <pm_system_resume>:

void pm_system_resume(void)
{
    1a10:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    1a12:	4b1d      	ldr	r3, [pc, #116]	; (1a88 <pm_system_resume+0x78>)
    1a14:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1a16:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1a1a:	f005 031f 	and.w	r3, r5, #31
    1a1e:	2201      	movs	r2, #1
    1a20:	409a      	lsls	r2, r3
    1a22:	4b1a      	ldr	r3, [pc, #104]	; (1a8c <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1a24:	0969      	lsrs	r1, r5, #5
{
    1a26:	b085      	sub	sp, #20
    1a28:	43d0      	mvns	r0, r2
    1a2a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1a2e:	e853 1f00 	ldrex	r1, [r3]
    1a32:	ea01 0400 	and.w	r4, r1, r0
    1a36:	e843 4c00 	strex	ip, r4, [r3]
    1a3a:	f1bc 0f00 	cmp.w	ip, #0
    1a3e:	d1f6      	bne.n	1a2e <pm_system_resume+0x1e>
    1a40:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1a44:	4211      	tst	r1, r2
    1a46:	d017      	beq.n	1a78 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    1a48:	4c11      	ldr	r4, [pc, #68]	; (1a90 <pm_system_resume+0x80>)
    1a4a:	220c      	movs	r2, #12
    1a4c:	fb02 4205 	mla	r2, r2, r5, r4
    1a50:	ca07      	ldmia	r2, {r0, r1, r2}
    1a52:	ab01      	add	r3, sp, #4
    1a54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    1a58:	4a0e      	ldr	r2, [pc, #56]	; (1a94 <pm_system_resume+0x84>)
    1a5a:	b17a      	cbz	r2, 1a7c <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    1a5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1a60:	f007 f8ce 	bl	8c00 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    1a64:	2000      	movs	r0, #0
    1a66:	f7ff ff51 	bl	190c <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1a6a:	230c      	movs	r3, #12
    1a6c:	436b      	muls	r3, r5
    1a6e:	2200      	movs	r2, #0
    1a70:	18e1      	adds	r1, r4, r3
    1a72:	50e2      	str	r2, [r4, r3]
    1a74:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    1a78:	b005      	add	sp, #20
    1a7a:	bd30      	pop	{r4, r5, pc}
    1a7c:	f382 8811 	msr	BASEPRI, r2
    1a80:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1a84:	e7ee      	b.n	1a64 <pm_system_resume+0x54>
    1a86:	bf00      	nop
    1a88:	20000c04 	.word	0x20000c04
    1a8c:	20000b28 	.word	0x20000b28
    1a90:	20000b2c 	.word	0x20000b2c
    1a94:	00008c01 	.word	0x00008c01

00001a98 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1a9c:	4b37      	ldr	r3, [pc, #220]	; (1b7c <pm_system_suspend+0xe4>)
    1a9e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 1b94 <pm_system_suspend+0xfc>
    1aa2:	7d1c      	ldrb	r4, [r3, #20]
{
    1aa4:	b088      	sub	sp, #32
    1aa6:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    1aa8:	4620      	mov	r0, r4
    1aaa:	f7ff ff95 	bl	19d8 <atomic_test_and_set_bit.constprop.0>
    1aae:	b960      	cbnz	r0, 1aca <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    1ab0:	466e      	mov	r6, sp
    1ab2:	463a      	mov	r2, r7
    1ab4:	4621      	mov	r1, r4
    1ab6:	4630      	mov	r0, r6
    1ab8:	f007 f83c 	bl	8b34 <pm_policy_next_state>
    1abc:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1ac0:	250c      	movs	r5, #12
    1ac2:	fb05 8504 	mla	r5, r5, r4, r8
    1ac6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    1aca:	230c      	movs	r3, #12
    1acc:	4363      	muls	r3, r4
    1ace:	eb08 0203 	add.w	r2, r8, r3
    1ad2:	f818 0003 	ldrb.w	r0, [r8, r3]
    1ad6:	0965      	lsrs	r5, r4, #5
    1ad8:	f004 061f 	and.w	r6, r4, #31
    1adc:	b3c8      	cbz	r0, 1b52 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    1ade:	1c7b      	adds	r3, r7, #1
    1ae0:	d00f      	beq.n	1b02 <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    1ae2:	f8d2 e008 	ldr.w	lr, [r2, #8]
    1ae6:	4826      	ldr	r0, [pc, #152]	; (1b80 <pm_system_suspend+0xe8>)
    1ae8:	4a26      	ldr	r2, [pc, #152]	; (1b84 <pm_system_suspend+0xec>)
    1aea:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    1aee:	2100      	movs	r1, #0
    1af0:	2300      	movs	r3, #0
    1af2:	fbec 010e 	umlal	r0, r1, ip, lr
    1af6:	f7fe fb03 	bl	100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    1afa:	2101      	movs	r1, #1
    1afc:	1a38      	subs	r0, r7, r0
    1afe:	f005 fdcd 	bl	769c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    1b02:	f004 f89b 	bl	5c3c <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    1b06:	2001      	movs	r0, #1
    1b08:	f7ff ff00 	bl	190c <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1b0c:	f3bf 8f5b 	dmb	ish
    1b10:	4b1d      	ldr	r3, [pc, #116]	; (1b88 <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1b12:	2201      	movs	r2, #1
    1b14:	40b2      	lsls	r2, r6
    1b16:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1b1a:	e853 1f00 	ldrex	r1, [r3]
    1b1e:	4311      	orrs	r1, r2
    1b20:	e843 1000 	strex	r0, r1, [r3]
    1b24:	2800      	cmp	r0, #0
    1b26:	d1f8      	bne.n	1b1a <pm_system_suspend+0x82>
    1b28:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    1b2c:	230c      	movs	r3, #12
    1b2e:	fb03 8404 	mla	r4, r3, r4, r8
    1b32:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    1b36:	ab05      	add	r3, sp, #20
    1b38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    1b3c:	4a13      	ldr	r2, [pc, #76]	; (1b8c <pm_system_suspend+0xf4>)
    1b3e:	b11a      	cbz	r2, 1b48 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    1b40:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1b44:	f007 f849 	bl	8bda <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    1b48:	f7ff ff62 	bl	1a10 <pm_system_resume>
	k_sched_unlock();
    1b4c:	f004 fdba 	bl	66c4 <k_sched_unlock>
	bool ret = true;
    1b50:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1b52:	4a0f      	ldr	r2, [pc, #60]	; (1b90 <pm_system_suspend+0xf8>)
    1b54:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1b58:	2301      	movs	r3, #1
    1b5a:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1b5c:	43db      	mvns	r3, r3
    1b5e:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    1b62:	e855 2f00 	ldrex	r2, [r5]
    1b66:	401a      	ands	r2, r3
    1b68:	e845 2100 	strex	r1, r2, [r5]
    1b6c:	2900      	cmp	r1, #0
    1b6e:	d1f8      	bne.n	1b62 <pm_system_suspend+0xca>
    1b70:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    1b74:	b008      	add	sp, #32
    1b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1b7a:	bf00      	nop
    1b7c:	20000c04 	.word	0x20000c04
    1b80:	000f423f 	.word	0x000f423f
    1b84:	000f4240 	.word	0x000f4240
    1b88:	20000b28 	.word	0x20000b28
    1b8c:	00008bdb 	.word	0x00008bdb
    1b90:	20000b38 	.word	0x20000b38
    1b94:	20000b2c 	.word	0x20000b2c

00001b98 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    1b98:	680b      	ldr	r3, [r1, #0]
    1b9a:	3301      	adds	r3, #1
    1b9c:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    1b9e:	4b01      	ldr	r3, [pc, #4]	; (1ba4 <char_out+0xc>)
    1ba0:	681b      	ldr	r3, [r3, #0]
    1ba2:	4718      	bx	r3
    1ba4:	200000d0 	.word	0x200000d0

00001ba8 <__printk_hook_install>:
	_char_out = fn;
    1ba8:	4b01      	ldr	r3, [pc, #4]	; (1bb0 <__printk_hook_install+0x8>)
    1baa:	6018      	str	r0, [r3, #0]
}
    1bac:	4770      	bx	lr
    1bae:	bf00      	nop
    1bb0:	200000d0 	.word	0x200000d0

00001bb4 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    1bb4:	b507      	push	{r0, r1, r2, lr}
    1bb6:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    1bb8:	2100      	movs	r1, #0
{
    1bba:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    1bbc:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    1bbe:	4803      	ldr	r0, [pc, #12]	; (1bcc <vprintk+0x18>)
    1bc0:	a901      	add	r1, sp, #4
    1bc2:	f7fe fdc1 	bl	748 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    1bc6:	b003      	add	sp, #12
    1bc8:	f85d fb04 	ldr.w	pc, [sp], #4
    1bcc:	00001b99 	.word	0x00001b99

00001bd0 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1bd0:	b508      	push	{r3, lr}
	__asm__ volatile(
    1bd2:	f04f 0220 	mov.w	r2, #32
    1bd6:	f3ef 8311 	mrs	r3, BASEPRI
    1bda:	f382 8812 	msr	BASEPRI_MAX, r2
    1bde:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1be2:	f000 fca1 	bl	2528 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1be6:	4803      	ldr	r0, [pc, #12]	; (1bf4 <sys_reboot+0x24>)
    1be8:	f006 ff97 	bl	8b1a <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1bec:	f000 f80a 	bl	1c04 <arch_cpu_idle>
    1bf0:	e7fc      	b.n	1bec <sys_reboot+0x1c>
    1bf2:	bf00      	nop
    1bf4:	00009df3 	.word	0x00009df3

00001bf8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1bf8:	4901      	ldr	r1, [pc, #4]	; (1c00 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1bfa:	2210      	movs	r2, #16
	str	r2, [r1]
    1bfc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1bfe:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1c00:	e000ed10 	.word	0xe000ed10

00001c04 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1c04:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1c06:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1c08:	f380 8811 	msr	BASEPRI, r0
	isb
    1c0c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1c10:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1c14:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1c16:	b662      	cpsie	i
	isb
    1c18:	f3bf 8f6f 	isb	sy

	bx	lr
    1c1c:	4770      	bx	lr
    1c1e:	bf00      	nop

00001c20 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1c20:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1c22:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1c24:	f381 8811 	msr	BASEPRI, r1

	wfe
    1c28:	bf20      	wfe

	msr	BASEPRI, r0
    1c2a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1c2e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1c30:	4770      	bx	lr
    1c32:	bf00      	nop

00001c34 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1c34:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1c36:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1c38:	4a0b      	ldr	r2, [pc, #44]	; (1c68 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1c3a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1c3c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1c3e:	bf1e      	ittt	ne
	movne	r1, #0
    1c40:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1c42:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1c44:	f007 fa8a 	blne	915c <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1c48:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1c4a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1c4e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1c52:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1c56:	4905      	ldr	r1, [pc, #20]	; (1c6c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1c58:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1c5a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1c5c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1c5e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1c62:	4903      	ldr	r1, [pc, #12]	; (1c70 <_isr_wrapper+0x3c>)
	bx r1
    1c64:	4708      	bx	r1
    1c66:	0000      	.short	0x0000
	ldr r2, =_kernel
    1c68:	20000c04 	.word	0x20000c04
	ldr r1, =_sw_isr_table
    1c6c:	00009484 	.word	0x00009484
	ldr r1, =z_arm_int_exit
    1c70:	00001e99 	.word	0x00001e99

00001c74 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1c74:	bf30      	wfi
    b z_SysNmiOnReset
    1c76:	f7ff bffd 	b.w	1c74 <z_SysNmiOnReset>
    1c7a:	bf00      	nop

00001c7c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1c7c:	4912      	ldr	r1, [pc, #72]	; (1cc8 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1c7e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1c80:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1c84:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1c86:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1c8a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1c8e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1c90:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1c94:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1c98:	4f0c      	ldr	r7, [pc, #48]	; (1ccc <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1c9a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1c9e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1ca0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1ca2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1ca4:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    1ca6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1ca8:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1caa:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1cae:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1cb0:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1cb2:	f000 fae7 	bl	2284 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1cb6:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1cba:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1cbe:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1cc2:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1cc6:	4770      	bx	lr
    ldr r1, =_kernel
    1cc8:	20000c04 	.word	0x20000c04
    ldr v4, =_SCS_ICSR
    1ccc:	e000ed04 	.word	0xe000ed04

00001cd0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1cd0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1cd4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1cd6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1cda:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1cde:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1ce0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1ce4:	2902      	cmp	r1, #2
    beq _oops
    1ce6:	d0ff      	beq.n	1ce8 <_oops>

00001ce8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1ce8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1cea:	f006 ff34 	bl	8b56 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1cee:	bd01      	pop	{r0, pc}

00001cf0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1cf0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1cf2:	2b00      	cmp	r3, #0
    1cf4:	db08      	blt.n	1d08 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1cf6:	2201      	movs	r2, #1
    1cf8:	f000 001f 	and.w	r0, r0, #31
    1cfc:	fa02 f000 	lsl.w	r0, r2, r0
    1d00:	095b      	lsrs	r3, r3, #5
    1d02:	4a02      	ldr	r2, [pc, #8]	; (1d0c <arch_irq_enable+0x1c>)
    1d04:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1d08:	4770      	bx	lr
    1d0a:	bf00      	nop
    1d0c:	e000e100 	.word	0xe000e100

00001d10 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1d10:	4b05      	ldr	r3, [pc, #20]	; (1d28 <arch_irq_is_enabled+0x18>)
    1d12:	0942      	lsrs	r2, r0, #5
    1d14:	f000 001f 	and.w	r0, r0, #31
    1d18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1d1c:	2301      	movs	r3, #1
    1d1e:	fa03 f000 	lsl.w	r0, r3, r0
}
    1d22:	4010      	ands	r0, r2
    1d24:	4770      	bx	lr
    1d26:	bf00      	nop
    1d28:	e000e100 	.word	0xe000e100

00001d2c <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    1d2c:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1d2e:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1d30:	2c07      	cmp	r4, #7
{
    1d32:	4605      	mov	r5, r0
    1d34:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1d36:	d90f      	bls.n	1d58 <z_arm_irq_priority_set+0x2c>
    1d38:	4a11      	ldr	r2, [pc, #68]	; (1d80 <z_arm_irq_priority_set+0x54>)
    1d3a:	4912      	ldr	r1, [pc, #72]	; (1d84 <z_arm_irq_priority_set+0x58>)
    1d3c:	4812      	ldr	r0, [pc, #72]	; (1d88 <z_arm_irq_priority_set+0x5c>)
    1d3e:	2359      	movs	r3, #89	; 0x59
    1d40:	f006 feeb 	bl	8b1a <printk>
    1d44:	4811      	ldr	r0, [pc, #68]	; (1d8c <z_arm_irq_priority_set+0x60>)
    1d46:	4631      	mov	r1, r6
    1d48:	2307      	movs	r3, #7
    1d4a:	462a      	mov	r2, r5
    1d4c:	f006 fee5 	bl	8b1a <printk>
    1d50:	480b      	ldr	r0, [pc, #44]	; (1d80 <z_arm_irq_priority_set+0x54>)
    1d52:	2159      	movs	r1, #89	; 0x59
    1d54:	f006 fcf2 	bl	873c <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1d58:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1d5a:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d5c:	bfac      	ite	ge
    1d5e:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d62:	4b0b      	ldrlt	r3, [pc, #44]	; (1d90 <z_arm_irq_priority_set+0x64>)
    1d64:	ea4f 1444 	mov.w	r4, r4, lsl #5
    1d68:	bfb8      	it	lt
    1d6a:	f005 050f 	andlt.w	r5, r5, #15
    1d6e:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d70:	bfaa      	itet	ge
    1d72:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d76:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1d78:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    1d7c:	bd70      	pop	{r4, r5, r6, pc}
    1d7e:	bf00      	nop
    1d80:	00009e1c 	.word	0x00009e1c
    1d84:	00009e52 	.word	0x00009e52
    1d88:	00009ab1 	.word	0x00009ab1
    1d8c:	00009e6d 	.word	0x00009e6d
    1d90:	e000ed14 	.word	0xe000ed14

00001d94 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1d94:	4a0b      	ldr	r2, [pc, #44]	; (1dc4 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    1d96:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1d98:	4b0b      	ldr	r3, [pc, #44]	; (1dc8 <z_arm_prep_c+0x34>)
    1d9a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1d9e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1da0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1da4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1da8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1dac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1db0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1db4:	f003 f912 	bl	4fdc <z_bss_zero>
	z_data_copy();
    1db8:	f006 f93e 	bl	8038 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1dbc:	f000 f9f6 	bl	21ac <z_arm_interrupt_init>
	z_cstart();
    1dc0:	f003 f916 	bl	4ff0 <z_cstart>
    1dc4:	00000000 	.word	0x00000000
    1dc8:	e000ed00 	.word	0xe000ed00

00001dcc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1dcc:	4a09      	ldr	r2, [pc, #36]	; (1df4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    1dce:	490a      	ldr	r1, [pc, #40]	; (1df8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1dd0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1dd2:	6809      	ldr	r1, [r1, #0]
    1dd4:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1dd6:	4909      	ldr	r1, [pc, #36]	; (1dfc <arch_swap+0x30>)
	_current->arch.basepri = key;
    1dd8:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1dda:	684b      	ldr	r3, [r1, #4]
    1ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1de0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    1de2:	2300      	movs	r3, #0
    1de4:	f383 8811 	msr	BASEPRI, r3
    1de8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1dec:	6893      	ldr	r3, [r2, #8]
}
    1dee:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    1df0:	4770      	bx	lr
    1df2:	bf00      	nop
    1df4:	20000c04 	.word	0x20000c04
    1df8:	000097b0 	.word	0x000097b0
    1dfc:	e000ed00 	.word	0xe000ed00

00001e00 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1e00:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1e04:	9b00      	ldr	r3, [sp, #0]
    1e06:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    1e0a:	490a      	ldr	r1, [pc, #40]	; (1e34 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1e0c:	9b01      	ldr	r3, [sp, #4]
    1e0e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1e12:	9b02      	ldr	r3, [sp, #8]
    1e14:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    1e18:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1e1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1e20:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1e24:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1e28:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1e2a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1e2c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1e2e:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1e30:	4770      	bx	lr
    1e32:	bf00      	nop
    1e34:	00008b3f 	.word	0x00008b3f

00001e38 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1e38:	4a0b      	ldr	r2, [pc, #44]	; (1e68 <z_check_thread_stack_fail+0x30>)
{
    1e3a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1e3c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1e3e:	b190      	cbz	r0, 1e66 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1e40:	f113 0f16 	cmn.w	r3, #22
    1e44:	6e80      	ldr	r0, [r0, #104]	; 0x68
    1e46:	d005      	beq.n	1e54 <z_check_thread_stack_fail+0x1c>
    1e48:	f1a0 0220 	sub.w	r2, r0, #32
    1e4c:	429a      	cmp	r2, r3
    1e4e:	d806      	bhi.n	1e5e <z_check_thread_stack_fail+0x26>
    1e50:	4283      	cmp	r3, r0
    1e52:	d204      	bcs.n	1e5e <z_check_thread_stack_fail+0x26>
    1e54:	4281      	cmp	r1, r0
    1e56:	bf2c      	ite	cs
    1e58:	2100      	movcs	r1, #0
    1e5a:	2101      	movcc	r1, #1
    1e5c:	e000      	b.n	1e60 <z_check_thread_stack_fail+0x28>
    1e5e:	2100      	movs	r1, #0
    1e60:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1e62:	bf08      	it	eq
    1e64:	2000      	moveq	r0, #0
}
    1e66:	4770      	bx	lr
    1e68:	20000c04 	.word	0x20000c04

00001e6c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1e6c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1e6e:	4b09      	ldr	r3, [pc, #36]	; (1e94 <arch_switch_to_main_thread+0x28>)
    1e70:	6098      	str	r0, [r3, #8]
{
    1e72:	460d      	mov	r5, r1
    1e74:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1e76:	f000 fa05 	bl	2284 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1e7a:	4620      	mov	r0, r4
    1e7c:	f385 8809 	msr	PSP, r5
    1e80:	2100      	movs	r1, #0
    1e82:	b663      	cpsie	if
    1e84:	f381 8811 	msr	BASEPRI, r1
    1e88:	f3bf 8f6f 	isb	sy
    1e8c:	2200      	movs	r2, #0
    1e8e:	2300      	movs	r3, #0
    1e90:	f006 fe55 	bl	8b3e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1e94:	20000c04 	.word	0x20000c04

00001e98 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1e98:	4b04      	ldr	r3, [pc, #16]	; (1eac <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1e9a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1e9c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1e9e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1ea0:	d003      	beq.n	1eaa <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1ea2:	4903      	ldr	r1, [pc, #12]	; (1eb0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1ea4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1ea8:	600a      	str	r2, [r1, #0]

00001eaa <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1eaa:	4770      	bx	lr
	ldr r3, =_kernel
    1eac:	20000c04 	.word	0x20000c04
	ldr r1, =_SCS_ICSR
    1eb0:	e000ed04 	.word	0xe000ed04

00001eb4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1eb4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1eb8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1ebc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1ebe:	4672      	mov	r2, lr
	bl z_arm_fault
    1ec0:	f000 f8ae 	bl	2020 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1ec4:	bd01      	pop	{r0, pc}
    1ec6:	bf00      	nop

00001ec8 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1ec8:	2000      	movs	r0, #0
    msr CONTROL, r0
    1eca:	f380 8814 	msr	CONTROL, r0
    isb
    1ece:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1ed2:	f007 fa41 	bl	9358 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1ed6:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1ed8:	490d      	ldr	r1, [pc, #52]	; (1f10 <__start+0x48>)
    str r0, [r1]
    1eda:	6008      	str	r0, [r1, #0]
    dsb
    1edc:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1ee0:	480c      	ldr	r0, [pc, #48]	; (1f14 <__start+0x4c>)
    msr msp, r0
    1ee2:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1ee6:	f000 f97d 	bl	21e4 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1eea:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1eec:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1ef0:	4809      	ldr	r0, [pc, #36]	; (1f18 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1ef2:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1ef6:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1ef8:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1efc:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1f00:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1f02:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1f04:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1f08:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1f0c:	f7ff ff42 	bl	1d94 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1f10:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1f14:	20001ea0 	.word	0x20001ea0
    ldr r0, =z_interrupt_stacks
    1f18:	20002020 	.word	0x20002020

00001f1c <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1f1c:	4b23      	ldr	r3, [pc, #140]	; (1fac <mem_manage_fault+0x90>)
{
    1f1e:	b570      	push	{r4, r5, r6, lr}
    1f20:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1f22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1f26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    1f28:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1f2a:	0790      	lsls	r0, r2, #30
    1f2c:	d51a      	bpl.n	1f64 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1f2e:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1f30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1f32:	0612      	lsls	r2, r2, #24
    1f34:	d516      	bpl.n	1f64 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1f36:	b119      	cbz	r1, 1f40 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1f3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1f3e:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1f40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1f42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1f44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1f46:	06d6      	lsls	r6, r2, #27
    1f48:	d40f      	bmi.n	1f6a <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1f4c:	0799      	lsls	r1, r3, #30
    1f4e:	d40c      	bmi.n	1f6a <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1f50:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1f52:	4a16      	ldr	r2, [pc, #88]	; (1fac <mem_manage_fault+0x90>)
    1f54:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f56:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1f5a:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1f5c:	2300      	movs	r3, #0
    1f5e:	702b      	strb	r3, [r5, #0]

	return reason;
}
    1f60:	4620      	mov	r0, r4
    1f62:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1f64:	f06f 0015 	mvn.w	r0, #21
    1f68:	e7ea      	b.n	1f40 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1f6a:	4e10      	ldr	r6, [pc, #64]	; (1fac <mem_manage_fault+0x90>)
    1f6c:	6873      	ldr	r3, [r6, #4]
    1f6e:	051a      	lsls	r2, r3, #20
    1f70:	d5ee      	bpl.n	1f50 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1f72:	4621      	mov	r1, r4
    1f74:	f7ff ff60 	bl	1e38 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1f78:	4604      	mov	r4, r0
    1f7a:	b118      	cbz	r0, 1f84 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1f7c:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1f80:	2402      	movs	r4, #2
    1f82:	e7e6      	b.n	1f52 <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    1f84:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1f86:	06db      	lsls	r3, r3, #27
    1f88:	d5e2      	bpl.n	1f50 <mem_manage_fault+0x34>
    1f8a:	4a09      	ldr	r2, [pc, #36]	; (1fb0 <mem_manage_fault+0x94>)
    1f8c:	4909      	ldr	r1, [pc, #36]	; (1fb4 <mem_manage_fault+0x98>)
    1f8e:	480a      	ldr	r0, [pc, #40]	; (1fb8 <mem_manage_fault+0x9c>)
    1f90:	f240 1349 	movw	r3, #329	; 0x149
    1f94:	f006 fdc1 	bl	8b1a <printk>
    1f98:	4808      	ldr	r0, [pc, #32]	; (1fbc <mem_manage_fault+0xa0>)
    1f9a:	f006 fdbe 	bl	8b1a <printk>
    1f9e:	4804      	ldr	r0, [pc, #16]	; (1fb0 <mem_manage_fault+0x94>)
    1fa0:	f240 1149 	movw	r1, #329	; 0x149
    1fa4:	f006 fbca 	bl	873c <assert_post_action>
    1fa8:	e7d3      	b.n	1f52 <mem_manage_fault+0x36>
    1faa:	bf00      	nop
    1fac:	e000ed00 	.word	0xe000ed00
    1fb0:	00009ead 	.word	0x00009ead
    1fb4:	00009ee7 	.word	0x00009ee7
    1fb8:	00009ab1 	.word	0x00009ab1
    1fbc:	00009f31 	.word	0x00009f31

00001fc0 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1fc0:	4b0d      	ldr	r3, [pc, #52]	; (1ff8 <bus_fault.isra.0+0x38>)
    1fc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1fc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1fc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1fc8:	0592      	lsls	r2, r2, #22
    1fca:	d508      	bpl.n	1fde <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1fce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1fd0:	0412      	lsls	r2, r2, #16
    1fd2:	d504      	bpl.n	1fde <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1fd4:	b118      	cbz	r0, 1fde <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1fd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1fd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1fdc:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1fde:	4b06      	ldr	r3, [pc, #24]	; (1ff8 <bus_fault.isra.0+0x38>)
    1fe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1fe4:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1fe6:	bf58      	it	pl
    1fe8:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1fea:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1fec:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1fee:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1ff2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1ff4:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1ff6:	4770      	bx	lr
    1ff8:	e000ed00 	.word	0xe000ed00

00001ffc <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1ffc:	4b07      	ldr	r3, [pc, #28]	; (201c <usage_fault.isra.0+0x20>)
    1ffe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2000:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2002:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2004:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    2006:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2008:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    200a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    200c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2010:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2014:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    2016:	2000      	movs	r0, #0
    2018:	4770      	bx	lr
    201a:	bf00      	nop
    201c:	e000ed00 	.word	0xe000ed00

00002020 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2020:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2022:	4b54      	ldr	r3, [pc, #336]	; (2174 <z_arm_fault+0x154>)
    2024:	685c      	ldr	r4, [r3, #4]
{
    2026:	b08a      	sub	sp, #40	; 0x28
    2028:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    202a:	f3c4 0408 	ubfx	r4, r4, #0, #9
    202e:	2600      	movs	r6, #0
    2030:	f386 8811 	msr	BASEPRI, r6
    2034:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2038:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    203c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2040:	d108      	bne.n	2054 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2042:	f002 030c 	and.w	r3, r2, #12
    2046:	2b08      	cmp	r3, #8
    2048:	d004      	beq.n	2054 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    204a:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    204c:	bf5c      	itt	pl
    204e:	4605      	movpl	r5, r0
			*nested_exc = true;
    2050:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2052:	b97d      	cbnz	r5, 2074 <z_arm_fault+0x54>
    2054:	4a48      	ldr	r2, [pc, #288]	; (2178 <z_arm_fault+0x158>)
    2056:	4949      	ldr	r1, [pc, #292]	; (217c <z_arm_fault+0x15c>)
    2058:	4849      	ldr	r0, [pc, #292]	; (2180 <z_arm_fault+0x160>)
    205a:	f240 33f2 	movw	r3, #1010	; 0x3f2
    205e:	f006 fd5c 	bl	8b1a <printk>
    2062:	4848      	ldr	r0, [pc, #288]	; (2184 <z_arm_fault+0x164>)
    2064:	f006 fd59 	bl	8b1a <printk>
    2068:	4843      	ldr	r0, [pc, #268]	; (2178 <z_arm_fault+0x158>)
    206a:	f240 31f2 	movw	r1, #1010	; 0x3f2
    206e:	f006 fb65 	bl	873c <assert_post_action>
    2072:	2500      	movs	r5, #0
	*recoverable = false;
    2074:	2300      	movs	r3, #0
    2076:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    207a:	1ee3      	subs	r3, r4, #3
    207c:	2b03      	cmp	r3, #3
    207e:	d872      	bhi.n	2166 <z_arm_fault+0x146>
    2080:	e8df f003 	tbb	[pc, r3]
    2084:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2088:	4b3a      	ldr	r3, [pc, #232]	; (2174 <z_arm_fault+0x154>)
    208a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    208c:	f014 0402 	ands.w	r4, r4, #2
    2090:	d169      	bne.n	2166 <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2094:	2a00      	cmp	r2, #0
    2096:	db18      	blt.n	20ca <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    209a:	005b      	lsls	r3, r3, #1
    209c:	d54e      	bpl.n	213c <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    209e:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    20a0:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    20a4:	f64d 7302 	movw	r3, #57090	; 0xdf02
    20a8:	429a      	cmp	r2, r3
    20aa:	d00d      	beq.n	20c8 <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    20ac:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    20b0:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    20b4:	781b      	ldrb	r3, [r3, #0]
    20b6:	b30b      	cbz	r3, 20fc <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    20b8:	f10d 0207 	add.w	r2, sp, #7
    20bc:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    20be:	4628      	mov	r0, r5
    20c0:	f7ff ff2c 	bl	1f1c <mem_manage_fault>
		reason = usage_fault(esf);
    20c4:	4604      	mov	r4, r0
		break;
    20c6:	e000      	b.n	20ca <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    20c8:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    20ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
    20ce:	b99b      	cbnz	r3, 20f8 <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    20d0:	2220      	movs	r2, #32
    20d2:	4629      	mov	r1, r5
    20d4:	a802      	add	r0, sp, #8
    20d6:	f006 fd6c 	bl	8bb2 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    20da:	9b09      	ldr	r3, [sp, #36]	; 0x24
    20dc:	2e00      	cmp	r6, #0
    20de:	d044      	beq.n	216a <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    20e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    20e4:	b922      	cbnz	r2, 20f0 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    20e6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    20ea:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    20ee:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    20f0:	a902      	add	r1, sp, #8
    20f2:	4620      	mov	r0, r4
    20f4:	f006 fd2d 	bl	8b52 <z_arm_fatal_error>
}
    20f8:	b00a      	add	sp, #40	; 0x28
    20fa:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    20fc:	4b22      	ldr	r3, [pc, #136]	; (2188 <z_arm_fault+0x168>)
    20fe:	781b      	ldrb	r3, [r3, #0]
    2100:	b12b      	cbz	r3, 210e <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2102:	f10d 0107 	add.w	r1, sp, #7
    2106:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2108:	f7ff ff5a 	bl	1fc0 <bus_fault.isra.0>
    210c:	e7da      	b.n	20c4 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    210e:	4b1f      	ldr	r3, [pc, #124]	; (218c <z_arm_fault+0x16c>)
    2110:	881b      	ldrh	r3, [r3, #0]
    2112:	b29b      	uxth	r3, r3
    2114:	b113      	cbz	r3, 211c <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    2116:	f7ff ff71 	bl	1ffc <usage_fault.isra.0>
    211a:	e7d3      	b.n	20c4 <z_arm_fault+0xa4>
			__ASSERT(0,
    211c:	491c      	ldr	r1, [pc, #112]	; (2190 <z_arm_fault+0x170>)
    211e:	4a16      	ldr	r2, [pc, #88]	; (2178 <z_arm_fault+0x158>)
    2120:	4817      	ldr	r0, [pc, #92]	; (2180 <z_arm_fault+0x160>)
    2122:	f240 23c3 	movw	r3, #707	; 0x2c3
    2126:	f006 fcf8 	bl	8b1a <printk>
    212a:	481a      	ldr	r0, [pc, #104]	; (2194 <z_arm_fault+0x174>)
    212c:	f006 fcf5 	bl	8b1a <printk>
    2130:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    2134:	4810      	ldr	r0, [pc, #64]	; (2178 <z_arm_fault+0x158>)
    2136:	f006 fb01 	bl	873c <assert_post_action>
    213a:	e7c6      	b.n	20ca <z_arm_fault+0xaa>
    213c:	4914      	ldr	r1, [pc, #80]	; (2190 <z_arm_fault+0x170>)
    213e:	4a0e      	ldr	r2, [pc, #56]	; (2178 <z_arm_fault+0x158>)
    2140:	480f      	ldr	r0, [pc, #60]	; (2180 <z_arm_fault+0x160>)
    2142:	f240 23c7 	movw	r3, #711	; 0x2c7
    2146:	f006 fce8 	bl	8b1a <printk>
    214a:	4813      	ldr	r0, [pc, #76]	; (2198 <z_arm_fault+0x178>)
    214c:	f006 fce5 	bl	8b1a <printk>
    2150:	f240 21c7 	movw	r1, #711	; 0x2c7
    2154:	e7ee      	b.n	2134 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    2156:	f10d 0207 	add.w	r2, sp, #7
    215a:	2100      	movs	r1, #0
    215c:	e7af      	b.n	20be <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    215e:	f10d 0107 	add.w	r1, sp, #7
    2162:	2000      	movs	r0, #0
    2164:	e7d0      	b.n	2108 <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2166:	2400      	movs	r4, #0
    2168:	e7af      	b.n	20ca <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    216a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    216e:	f023 0301 	bic.w	r3, r3, #1
    2172:	e7bc      	b.n	20ee <z_arm_fault+0xce>
    2174:	e000ed00 	.word	0xe000ed00
    2178:	00009ead 	.word	0x00009ead
    217c:	00009f54 	.word	0x00009f54
    2180:	00009ab1 	.word	0x00009ab1
    2184:	00009f67 	.word	0x00009f67
    2188:	e000ed29 	.word	0xe000ed29
    218c:	e000ed2a 	.word	0xe000ed2a
    2190:	0000a440 	.word	0x0000a440
    2194:	00009fa5 	.word	0x00009fa5
    2198:	00009fc9 	.word	0x00009fc9

0000219c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    219c:	4a02      	ldr	r2, [pc, #8]	; (21a8 <z_arm_fault_init+0xc>)
    219e:	6953      	ldr	r3, [r2, #20]
    21a0:	f043 0310 	orr.w	r3, r3, #16
    21a4:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    21a6:	4770      	bx	lr
    21a8:	e000ed00 	.word	0xe000ed00

000021ac <z_arm_interrupt_init>:
    21ac:	4804      	ldr	r0, [pc, #16]	; (21c0 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    21ae:	2300      	movs	r3, #0
    21b0:	2120      	movs	r1, #32
    21b2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    21b4:	3301      	adds	r3, #1
    21b6:	2b30      	cmp	r3, #48	; 0x30
    21b8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    21bc:	d1f9      	bne.n	21b2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    21be:	4770      	bx	lr
    21c0:	e000e100 	.word	0xe000e100

000021c4 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    21c4:	4a06      	ldr	r2, [pc, #24]	; (21e0 <z_arm_clear_arm_mpu_config+0x1c>)
    21c6:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    21c8:	2300      	movs	r3, #0
	int num_regions =
    21ca:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    21ce:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    21d0:	428b      	cmp	r3, r1
    21d2:	d100      	bne.n	21d6 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    21d4:	4770      	bx	lr
  MPU->RNR = rnr;
    21d6:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    21d8:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    21da:	3301      	adds	r3, #1
    21dc:	e7f8      	b.n	21d0 <z_arm_clear_arm_mpu_config+0xc>
    21de:	bf00      	nop
    21e0:	e000ed90 	.word	0xe000ed90

000021e4 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    21e4:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    21e6:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    21e8:	2300      	movs	r3, #0
    21ea:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    21ee:	f7ff ffe9 	bl	21c4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    21f2:	4b14      	ldr	r3, [pc, #80]	; (2244 <z_arm_init_arch_hw_at_boot+0x60>)
    21f4:	f04f 32ff 	mov.w	r2, #4294967295
    21f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    21fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2204:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    220c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2210:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2214:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2218:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    221c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2220:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2224:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2228:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    222c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2230:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2234:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2238:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    223a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    223e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2242:	bd08      	pop	{r3, pc}
    2244:	e000e100 	.word	0xe000e100

00002248 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2248:	4b06      	ldr	r3, [pc, #24]	; (2264 <z_impl_k_thread_abort+0x1c>)
    224a:	689b      	ldr	r3, [r3, #8]
    224c:	4283      	cmp	r3, r0
    224e:	d107      	bne.n	2260 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2250:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2254:	b123      	cbz	r3, 2260 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2256:	4a04      	ldr	r2, [pc, #16]	; (2268 <z_impl_k_thread_abort+0x20>)
    2258:	6853      	ldr	r3, [r2, #4]
    225a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    225e:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2260:	f004 bcf4 	b.w	6c4c <z_thread_abort>
    2264:	20000c04 	.word	0x20000c04
    2268:	e000ed00 	.word	0xe000ed00

0000226c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    226c:	4b02      	ldr	r3, [pc, #8]	; (2278 <z_arm_configure_static_mpu_regions+0xc>)
    226e:	4a03      	ldr	r2, [pc, #12]	; (227c <z_arm_configure_static_mpu_regions+0x10>)
    2270:	4803      	ldr	r0, [pc, #12]	; (2280 <z_arm_configure_static_mpu_regions+0x14>)
    2272:	2101      	movs	r1, #1
    2274:	f000 b868 	b.w	2348 <arm_core_mpu_configure_static_mpu_regions>
    2278:	20040000 	.word	0x20040000
    227c:	20000000 	.word	0x20000000
    2280:	00009664 	.word	0x00009664

00002284 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2284:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2286:	4b05      	ldr	r3, [pc, #20]	; (229c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2288:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    228a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    228c:	4a04      	ldr	r2, [pc, #16]	; (22a0 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    228e:	2120      	movs	r1, #32
    2290:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2294:	4618      	mov	r0, r3
    2296:	2101      	movs	r1, #1
    2298:	f000 b87e 	b.w	2398 <arm_core_mpu_configure_dynamic_mpu_regions>
    229c:	20000b3c 	.word	0x20000b3c
    22a0:	150b0000 	.word	0x150b0000

000022a4 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    22a4:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    22a6:	4f1e      	ldr	r7, [pc, #120]	; (2320 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    22a8:	2600      	movs	r6, #0
    22aa:	428e      	cmp	r6, r1
    22ac:	db01      	blt.n	22b2 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    22ae:	4610      	mov	r0, r2
    22b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    22b2:	6844      	ldr	r4, [r0, #4]
    22b4:	b384      	cbz	r4, 2318 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    22b6:	b153      	cbz	r3, 22ce <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    22b8:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    22bc:	ea14 0f0c 	tst.w	r4, ip
    22c0:	d118      	bne.n	22f4 <mpu_configure_regions+0x50>
		&&
    22c2:	2c1f      	cmp	r4, #31
    22c4:	d916      	bls.n	22f4 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    22c6:	6805      	ldr	r5, [r0, #0]
		&&
    22c8:	ea1c 0f05 	tst.w	ip, r5
    22cc:	d112      	bne.n	22f4 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    22ce:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    22d0:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    22d2:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    22d6:	b2d2      	uxtb	r2, r2
    22d8:	d90f      	bls.n	22fa <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    22da:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    22de:	d80e      	bhi.n	22fe <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    22e0:	3c01      	subs	r4, #1
    22e2:	fab4 f484 	clz	r4, r4
    22e6:	f1c4 041f 	rsb	r4, r4, #31
    22ea:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    22ec:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    22ee:	ea4c 0404 	orr.w	r4, ip, r4
    22f2:	d906      	bls.n	2302 <mpu_configure_regions+0x5e>
			return -EINVAL;
    22f4:	f06f 0215 	mvn.w	r2, #21
    22f8:	e7d9      	b.n	22ae <mpu_configure_regions+0xa>
		return REGION_32B;
    22fa:	2408      	movs	r4, #8
    22fc:	e7f6      	b.n	22ec <mpu_configure_regions+0x48>
		return REGION_4G;
    22fe:	243e      	movs	r4, #62	; 0x3e
    2300:	e7f4      	b.n	22ec <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2302:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2306:	4315      	orrs	r5, r2
    2308:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    230c:	f044 0401 	orr.w	r4, r4, #1
    2310:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2312:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2314:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2316:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2318:	3601      	adds	r6, #1
    231a:	300c      	adds	r0, #12
    231c:	e7c5      	b.n	22aa <mpu_configure_regions+0x6>
    231e:	bf00      	nop
    2320:	e000ed90 	.word	0xe000ed90

00002324 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2324:	4b03      	ldr	r3, [pc, #12]	; (2334 <arm_core_mpu_enable+0x10>)
    2326:	2205      	movs	r2, #5
    2328:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    232a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    232e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2332:	4770      	bx	lr
    2334:	e000ed90 	.word	0xe000ed90

00002338 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2338:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    233c:	4b01      	ldr	r3, [pc, #4]	; (2344 <arm_core_mpu_disable+0xc>)
    233e:	2200      	movs	r2, #0
    2340:	605a      	str	r2, [r3, #4]
}
    2342:	4770      	bx	lr
    2344:	e000ed90 	.word	0xe000ed90

00002348 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2348:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    234a:	4d0e      	ldr	r5, [pc, #56]	; (2384 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    234c:	2301      	movs	r3, #1
    234e:	782a      	ldrb	r2, [r5, #0]
    2350:	460c      	mov	r4, r1
    2352:	f7ff ffa7 	bl	22a4 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2356:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    2358:	3016      	adds	r0, #22
    235a:	d111      	bne.n	2380 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    235c:	f240 1311 	movw	r3, #273	; 0x111
    2360:	4a09      	ldr	r2, [pc, #36]	; (2388 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2362:	490a      	ldr	r1, [pc, #40]	; (238c <arm_core_mpu_configure_static_mpu_regions+0x44>)
    2364:	480a      	ldr	r0, [pc, #40]	; (2390 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    2366:	f006 fbd8 	bl	8b1a <printk>
    236a:	4621      	mov	r1, r4
    236c:	4809      	ldr	r0, [pc, #36]	; (2394 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    236e:	f006 fbd4 	bl	8b1a <printk>
			regions_num);
	}
}
    2372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2376:	4804      	ldr	r0, [pc, #16]	; (2388 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2378:	f240 1111 	movw	r1, #273	; 0x111
    237c:	f006 b9de 	b.w	873c <assert_post_action>
}
    2380:	bd38      	pop	{r3, r4, r5, pc}
    2382:	bf00      	nop
    2384:	20000c7a 	.word	0x20000c7a
    2388:	00009ff9 	.word	0x00009ff9
    238c:	0000a440 	.word	0x0000a440
    2390:	00009ab1 	.word	0x00009ab1
    2394:	0000a030 	.word	0x0000a030

00002398 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2398:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    239a:	4a12      	ldr	r2, [pc, #72]	; (23e4 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    239c:	2300      	movs	r3, #0
    239e:	7812      	ldrb	r2, [r2, #0]
    23a0:	460c      	mov	r4, r1
    23a2:	f7ff ff7f 	bl	22a4 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    23a6:	f110 0f16 	cmn.w	r0, #22
    23aa:	d008      	beq.n	23be <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    23ac:	4b0e      	ldr	r3, [pc, #56]	; (23e8 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    23ae:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    23b0:	2807      	cmp	r0, #7
    23b2:	dd00      	ble.n	23b6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    23b4:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    23b6:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    23b8:	611a      	str	r2, [r3, #16]
    23ba:	3001      	adds	r0, #1
    23bc:	e7f8      	b.n	23b0 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    23be:	4a0b      	ldr	r2, [pc, #44]	; (23ec <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    23c0:	490b      	ldr	r1, [pc, #44]	; (23f0 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    23c2:	480c      	ldr	r0, [pc, #48]	; (23f4 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    23c4:	f44f 7398 	mov.w	r3, #304	; 0x130
    23c8:	f006 fba7 	bl	8b1a <printk>
    23cc:	4621      	mov	r1, r4
    23ce:	480a      	ldr	r0, [pc, #40]	; (23f8 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    23d0:	f006 fba3 	bl	8b1a <printk>
}
    23d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    23d8:	4804      	ldr	r0, [pc, #16]	; (23ec <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    23da:	f44f 7198 	mov.w	r1, #304	; 0x130
    23de:	f006 b9ad 	b.w	873c <assert_post_action>
    23e2:	bf00      	nop
    23e4:	20000c7a 	.word	0x20000c7a
    23e8:	e000ed90 	.word	0xe000ed90
    23ec:	00009ff9 	.word	0x00009ff9
    23f0:	0000a440 	.word	0x0000a440
    23f4:	00009ab1 	.word	0x00009ab1
    23f8:	0000a05c 	.word	0x0000a05c

000023fc <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    23fc:	4925      	ldr	r1, [pc, #148]	; (2494 <z_arm_mpu_init+0x98>)
{
    23fe:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2400:	680c      	ldr	r4, [r1, #0]
    2402:	2c08      	cmp	r4, #8
    2404:	d913      	bls.n	242e <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    2406:	f44f 73a4 	mov.w	r3, #328	; 0x148
    240a:	4a23      	ldr	r2, [pc, #140]	; (2498 <z_arm_mpu_init+0x9c>)
    240c:	4923      	ldr	r1, [pc, #140]	; (249c <z_arm_mpu_init+0xa0>)
    240e:	4824      	ldr	r0, [pc, #144]	; (24a0 <z_arm_mpu_init+0xa4>)
    2410:	f006 fb83 	bl	8b1a <printk>
    2414:	4823      	ldr	r0, [pc, #140]	; (24a4 <z_arm_mpu_init+0xa8>)
    2416:	2208      	movs	r2, #8
    2418:	4621      	mov	r1, r4
    241a:	f006 fb7e 	bl	8b1a <printk>
    241e:	481e      	ldr	r0, [pc, #120]	; (2498 <z_arm_mpu_init+0x9c>)
    2420:	f44f 71a4 	mov.w	r1, #328	; 0x148
    2424:	f006 f98a 	bl	873c <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    2428:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    242c:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    242e:	f7ff ff83 	bl	2338 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2432:	6848      	ldr	r0, [r1, #4]
    2434:	491c      	ldr	r1, [pc, #112]	; (24a8 <z_arm_mpu_init+0xac>)
    2436:	2200      	movs	r2, #0
    2438:	4294      	cmp	r4, r2
    243a:	f100 000c 	add.w	r0, r0, #12
    243e:	d119      	bne.n	2474 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    2440:	4b1a      	ldr	r3, [pc, #104]	; (24ac <z_arm_mpu_init+0xb0>)
    2442:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    2444:	f7ff ff6e 	bl	2324 <arm_core_mpu_enable>
	__ASSERT(
    2448:	680b      	ldr	r3, [r1, #0]
    244a:	f3c3 2307 	ubfx	r3, r3, #8, #8
    244e:	2b08      	cmp	r3, #8
    2450:	d00e      	beq.n	2470 <z_arm_mpu_init+0x74>
    2452:	4917      	ldr	r1, [pc, #92]	; (24b0 <z_arm_mpu_init+0xb4>)
    2454:	4a10      	ldr	r2, [pc, #64]	; (2498 <z_arm_mpu_init+0x9c>)
    2456:	4812      	ldr	r0, [pc, #72]	; (24a0 <z_arm_mpu_init+0xa4>)
    2458:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    245c:	f006 fb5d 	bl	8b1a <printk>
    2460:	4814      	ldr	r0, [pc, #80]	; (24b4 <z_arm_mpu_init+0xb8>)
    2462:	f006 fb5a 	bl	8b1a <printk>
    2466:	480c      	ldr	r0, [pc, #48]	; (2498 <z_arm_mpu_init+0x9c>)
    2468:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    246c:	f006 f966 	bl	873c <assert_post_action>
	return 0;
    2470:	2000      	movs	r0, #0
    2472:	e7db      	b.n	242c <z_arm_mpu_init+0x30>
    2474:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2476:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    247a:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    247e:	4313      	orrs	r3, r2
    2480:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2484:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2486:	f850 3c04 	ldr.w	r3, [r0, #-4]
    248a:	f043 0301 	orr.w	r3, r3, #1
    248e:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2490:	3201      	adds	r2, #1
    2492:	e7d1      	b.n	2438 <z_arm_mpu_init+0x3c>
    2494:	00009670 	.word	0x00009670
    2498:	00009ff9 	.word	0x00009ff9
    249c:	0000a440 	.word	0x0000a440
    24a0:	00009ab1 	.word	0x00009ab1
    24a4:	0000a089 	.word	0x0000a089
    24a8:	e000ed90 	.word	0xe000ed90
    24ac:	20000c7a 	.word	0x20000c7a
    24b0:	0000a0bd 	.word	0x0000a0bd
    24b4:	0000a10d 	.word	0x0000a10d

000024b8 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    24b8:	4b01      	ldr	r3, [pc, #4]	; (24c0 <__stdout_hook_install+0x8>)
    24ba:	6018      	str	r0, [r3, #0]
}
    24bc:	4770      	bx	lr
    24be:	bf00      	nop
    24c0:	200000d4 	.word	0x200000d4

000024c4 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    24c4:	f04f 0320 	mov.w	r3, #32
    24c8:	f3ef 8111 	mrs	r1, BASEPRI
    24cc:	f383 8812 	msr	BASEPRI_MAX, r3
    24d0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    24d4:	4a0f      	ldr	r2, [pc, #60]	; (2514 <nordicsemi_nrf52_init+0x50>)
    24d6:	2301      	movs	r3, #1
    24d8:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    24dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    24e0:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    24e4:	4a0c      	ldr	r2, [pc, #48]	; (2518 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    24e6:	6812      	ldr	r2, [r2, #0]
    24e8:	2a08      	cmp	r2, #8
    24ea:	d108      	bne.n	24fe <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    24ec:	4a0b      	ldr	r2, [pc, #44]	; (251c <nordicsemi_nrf52_init+0x58>)
    24ee:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    24f0:	2a05      	cmp	r2, #5
    24f2:	d804      	bhi.n	24fe <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    24f4:	480a      	ldr	r0, [pc, #40]	; (2520 <nordicsemi_nrf52_init+0x5c>)
    24f6:	5c82      	ldrb	r2, [r0, r2]
    24f8:	b10a      	cbz	r2, 24fe <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    24fa:	4a0a      	ldr	r2, [pc, #40]	; (2524 <nordicsemi_nrf52_init+0x60>)
    24fc:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    24fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2502:	2201      	movs	r2, #1
    2504:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2508:	f381 8811 	msr	BASEPRI, r1
    250c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2510:	2000      	movs	r0, #0
    2512:	4770      	bx	lr
    2514:	4001e000 	.word	0x4001e000
    2518:	10000130 	.word	0x10000130
    251c:	10000134 	.word	0x10000134
    2520:	0000a13d 	.word	0x0000a13d
    2524:	40000638 	.word	0x40000638

00002528 <sys_arch_reboot>:
    *p_gpregret = val;
    2528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    252c:	b2c0      	uxtb	r0, r0
    252e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2532:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2536:	4905      	ldr	r1, [pc, #20]	; (254c <sys_arch_reboot+0x24>)
    2538:	4b05      	ldr	r3, [pc, #20]	; (2550 <sys_arch_reboot+0x28>)
    253a:	68ca      	ldr	r2, [r1, #12]
    253c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2540:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2542:	60cb      	str	r3, [r1, #12]
    2544:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2548:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    254a:	e7fd      	b.n	2548 <sys_arch_reboot+0x20>
    254c:	e000ed00 	.word	0xe000ed00
    2550:	05fa0004 	.word	0x05fa0004

00002554 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2554:	b120      	cbz	r0, 2560 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2556:	4b03      	ldr	r3, [pc, #12]	; (2564 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2558:	0180      	lsls	r0, r0, #6
    255a:	f043 0301 	orr.w	r3, r3, #1
    255e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2560:	4770      	bx	lr
    2562:	bf00      	nop
    2564:	00009630 	.word	0x00009630

00002568 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    2568:	4a05      	ldr	r2, [pc, #20]	; (2580 <adc_context_start_sampling.isra.0+0x18>)
    256a:	2301      	movs	r3, #1
    256c:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    2570:	b108      	cbz	r0, 2576 <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2572:	60d3      	str	r3, [r2, #12]
}
    2574:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2576:	6013      	str	r3, [r2, #0]
    2578:	4a02      	ldr	r2, [pc, #8]	; (2584 <adc_context_start_sampling.isra.0+0x1c>)
    257a:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    257c:	4770      	bx	lr
    257e:	bf00      	nop
    2580:	40007000 	.word	0x40007000
    2584:	40007004 	.word	0x40007004

00002588 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    2588:	7908      	ldrb	r0, [r1, #4]
{
    258a:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    258c:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    2590:	2c07      	cmp	r4, #7
    2592:	d81f      	bhi.n	25d4 <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    2594:	780b      	ldrb	r3, [r1, #0]
    2596:	2b09      	cmp	r3, #9
    2598:	d81c      	bhi.n	25d4 <adc_nrfx_channel_setup+0x4c>
    259a:	e8df f003 	tbb	[pc, r3]
    259e:	0606      	.short	0x0606
    25a0:	1b060606 	.word	0x1b060606
    25a4:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    25a8:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    25aa:	784a      	ldrb	r2, [r1, #1]
    25ac:	2a03      	cmp	r2, #3
    25ae:	d018      	beq.n	25e2 <adc_nrfx_channel_setup+0x5a>
    25b0:	2a04      	cmp	r2, #4
    25b2:	d10f      	bne.n	25d4 <adc_nrfx_channel_setup+0x4c>
    25b4:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    25b6:	884a      	ldrh	r2, [r1, #2]
    25b8:	f244 060a 	movw	r6, #16394	; 0x400a
    25bc:	42b2      	cmp	r2, r6
    25be:	d044      	beq.n	264a <adc_nrfx_channel_setup+0xc2>
    25c0:	d811      	bhi.n	25e6 <adc_nrfx_channel_setup+0x5e>
    25c2:	f244 0603 	movw	r6, #16387	; 0x4003
    25c6:	42b2      	cmp	r2, r6
    25c8:	d03b      	beq.n	2642 <adc_nrfx_channel_setup+0xba>
    25ca:	f244 0605 	movw	r6, #16389	; 0x4005
    25ce:	42b2      	cmp	r2, r6
    25d0:	d039      	beq.n	2646 <adc_nrfx_channel_setup+0xbe>
    25d2:	b3d2      	cbz	r2, 264a <adc_nrfx_channel_setup+0xc2>
    25d4:	f06f 0015 	mvn.w	r0, #21
    25d8:	e032      	b.n	2640 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    25da:	2306      	movs	r3, #6
		break;
    25dc:	e7e5      	b.n	25aa <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    25de:	2307      	movs	r3, #7
		break;
    25e0:	e7e3      	b.n	25aa <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    25e2:	2501      	movs	r5, #1
    25e4:	e7e7      	b.n	25b6 <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    25e6:	f244 0614 	movw	r6, #16404	; 0x4014
    25ea:	42b2      	cmp	r2, r6
    25ec:	d02f      	beq.n	264e <adc_nrfx_channel_setup+0xc6>
    25ee:	f244 0628 	movw	r6, #16424	; 0x4028
    25f2:	42b2      	cmp	r2, r6
    25f4:	d02d      	beq.n	2652 <adc_nrfx_channel_setup+0xca>
    25f6:	f244 060f 	movw	r6, #16399	; 0x400f
    25fa:	42b2      	cmp	r2, r6
    25fc:	d1ea      	bne.n	25d4 <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    25fe:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2600:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    2604:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2606:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    260a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    260e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    2612:	0122      	lsls	r2, r4, #4
    2614:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2618:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    261c:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    261e:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    2622:	0123      	lsls	r3, r4, #4
    2624:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2628:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    262c:	798a      	ldrb	r2, [r1, #6]
    262e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    2632:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    2636:	4b08      	ldr	r3, [pc, #32]	; (2658 <adc_nrfx_channel_setup+0xd0>)
    2638:	441c      	add	r4, r3
    263a:	794b      	ldrb	r3, [r1, #5]
    263c:	f884 30a8 	strb.w	r3, [r4, #168]	; 0xa8
}
    2640:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    2642:	2200      	movs	r2, #0
    2644:	e7dc      	b.n	2600 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    2646:	2201      	movs	r2, #1
    2648:	e7da      	b.n	2600 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    264a:	2202      	movs	r2, #2
    264c:	e7d8      	b.n	2600 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    264e:	2204      	movs	r2, #4
    2650:	e7d6      	b.n	2600 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    2652:	2205      	movs	r2, #5
    2654:	e7d4      	b.n	2600 <adc_nrfx_channel_setup+0x78>
    2656:	bf00      	nop
    2658:	20000000 	.word	0x20000000

0000265c <start_read.isra.0>:
	}

	return 0;
}

static int start_read(const struct device *dev,
    265c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    265e:	4605      	mov	r5, r0
		      const struct adc_sequence *sequence)
{
	int error;
	uint32_t selected_channels = sequence->channels;
    2660:	6840      	ldr	r0, [r0, #4]
	uint8_t channel_id;

	/* Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
    2662:	b910      	cbnz	r0, 266a <start_read.isra.0+0xe>
				channel_id,
				NRF_SAADC_INPUT_DISABLED);
		}
	} while (++channel_id < SAADC_CH_NUM);

	error = set_resolution(sequence);
    2664:	f06f 0015 	mvn.w	r0, #21
    2668:	e09c      	b.n	27a4 <start_read.isra.0+0x148>
	if (!selected_channels ||
    266a:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    266e:	d1f9      	bne.n	2664 <start_read.isra.0+0x8>
    p_reg->CH[channel].PSELP = pselp;
    2670:	4c57      	ldr	r4, [pc, #348]	; (27d0 <start_read.isra.0+0x174>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    2672:	4f58      	ldr	r7, [pc, #352]	; (27d4 <start_read.isra.0+0x178>)
	active_channels = 0U;
    2674:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    2676:	fa20 f302 	lsr.w	r3, r0, r2
    267a:	f013 0301 	ands.w	r3, r3, #1
    267e:	d033      	beq.n	26e8 <start_read.isra.0+0x8c>
			if (m_data.positive_inputs[channel_id] == 0U) {
    2680:	18bb      	adds	r3, r7, r2
    2682:	f893 c0a8 	ldrb.w	ip, [r3, #168]	; 0xa8
    2686:	f1bc 0f00 	cmp.w	ip, #0
    268a:	d0eb      	beq.n	2664 <start_read.isra.0+0x8>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    268c:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    2690:	7c6e      	ldrb	r6, [r5, #17]
    2692:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    2696:	3e00      	subs	r6, #0
    2698:	bf18      	it	ne
    269a:	2601      	movne	r6, #1
    269c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    26a0:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    26a4:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    26a8:	f102 0351 	add.w	r3, r2, #81	; 0x51
    26ac:	011b      	lsls	r3, r3, #4
			++active_channels;
    26ae:	3101      	adds	r1, #1
    26b0:	f844 c003 	str.w	ip, [r4, r3]
    26b4:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    26b6:	3201      	adds	r2, #1
    26b8:	2a08      	cmp	r2, #8
    26ba:	d1dc      	bne.n	2676 <start_read.isra.0+0x1a>
	switch (sequence->resolution) {
    26bc:	7c2b      	ldrb	r3, [r5, #16]
    26be:	3b08      	subs	r3, #8
    26c0:	2b06      	cmp	r3, #6
    26c2:	d8cf      	bhi.n	2664 <start_read.isra.0+0x8>
    26c4:	a201      	add	r2, pc, #4	; (adr r2, 26cc <start_read.isra.0+0x70>)
    26c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    26ca:	bf00      	nop
    26cc:	000027b1 	.word	0x000027b1
    26d0:	00002665 	.word	0x00002665
    26d4:	000026f3 	.word	0x000026f3
    26d8:	00002665 	.word	0x00002665
    26dc:	000027a9 	.word	0x000027a9
    26e0:	00002665 	.word	0x00002665
    26e4:	000027ad 	.word	0x000027ad
    26e8:	f102 0651 	add.w	r6, r2, #81	; 0x51
    26ec:	0136      	lsls	r6, r6, #4
    26ee:	51a3      	str	r3, [r4, r6]
}
    26f0:	e7e1      	b.n	26b6 <start_read.isra.0+0x5a>
	error = set_resolution(sequence);
    26f2:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    26f4:	4b36      	ldr	r3, [pc, #216]	; (27d0 <start_read.isra.0+0x174>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    26f6:	2901      	cmp	r1, #1
    26f8:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	if (error) {
		return error;
	}

	error = set_oversampling(sequence, active_channels);
    26fc:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    26fe:	d959      	bls.n	27b4 <start_read.isra.0+0x158>
    2700:	2a00      	cmp	r2, #0
    2702:	d1af      	bne.n	2664 <start_read.isra.0+0x8>
    p_reg->OVERSAMPLE = oversample;
    2704:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    2708:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    270a:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    270c:	b112      	cbz	r2, 2714 <start_read.isra.0+0xb8>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    270e:	8992      	ldrh	r2, [r2, #12]
    2710:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    2714:	68ea      	ldr	r2, [r5, #12]
    2716:	429a      	cmp	r2, r3
    2718:	d356      	bcc.n	27c8 <start_read.isra.0+0x16c>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    271a:	4b2d      	ldr	r3, [pc, #180]	; (27d0 <start_read.isra.0+0x174>)
    271c:	68aa      	ldr	r2, [r5, #8]
    271e:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    2722:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    2724:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    2728:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    272a:	4c2a      	ldr	r4, [pc, #168]	; (27d4 <start_read.isra.0+0x178>)
    272c:	f104 067c 	add.w	r6, r4, #124	; 0x7c
    2730:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2732:	683b      	ldr	r3, [r7, #0]
    2734:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    2736:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    2738:	2600      	movs	r6, #0
    273a:	6726      	str	r6, [r4, #112]	; 0x70
	if (sequence->options) {
    273c:	2b00      	cmp	r3, #0
    273e:	d03c      	beq.n	27ba <start_read.isra.0+0x15e>
		ctx->options = *sequence->options;
    2740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2742:	f104 0590 	add.w	r5, r4, #144	; 0x90
    2746:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    274a:	67e5      	str	r5, [r4, #124]	; 0x7c
		ctx->sampling_index = 0U;
    274c:	f8a4 60a0 	strh.w	r6, [r4, #160]	; 0xa0

		if (ctx->options.interval_us != 0U) {
    2750:	b398      	cbz	r0, 27ba <start_read.isra.0+0x15e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2752:	f3bf 8f5b 	dmb	ish
    2756:	e854 3f00 	ldrex	r3, [r4]
    275a:	e844 6200 	strex	r2, r6, [r4]
    275e:	2a00      	cmp	r2, #0
    2760:	d1f9      	bne.n	2756 <start_read.isra.0+0xfa>
    2762:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    2766:	481c      	ldr	r0, [pc, #112]	; (27d8 <start_read.isra.0+0x17c>)
    2768:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    276c:	4a1b      	ldr	r2, [pc, #108]	; (27dc <start_read.isra.0+0x180>)
    276e:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    2772:	2100      	movs	r1, #0
    2774:	2300      	movs	r3, #0
    2776:	fbe5 0106 	umlal	r0, r1, r5, r6
    277a:	f7fd fcc1 	bl	100 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    277e:	2200      	movs	r2, #0
    2780:	e9cd 0100 	strd	r0, r1, [sp]
    2784:	2300      	movs	r3, #0
    2786:	f104 0008 	add.w	r0, r4, #8
    278a:	f005 f9a7 	bl	7adc <z_impl_k_timer_start>
	if (ctx->asynchronous) {
    278e:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    2792:	b9bb      	cbnz	r3, 27c4 <start_read.isra.0+0x168>
	return z_impl_k_sem_take(sem, timeout);
    2794:	4812      	ldr	r0, [pc, #72]	; (27e0 <start_read.isra.0+0x184>)
    2796:	f04f 32ff 	mov.w	r2, #4294967295
    279a:	f04f 33ff 	mov.w	r3, #4294967295
    279e:	f004 fbb7 	bl	6f10 <z_impl_k_sem_take>
	return ctx->status;
    27a2:	6f20      	ldr	r0, [r4, #112]	; 0x70

	adc_context_start_read(&m_data.ctx, sequence);

	error = adc_context_wait_for_completion(&m_data.ctx);
	return error;
}
    27a4:	b003      	add	sp, #12
    27a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    27a8:	2202      	movs	r2, #2
		break;
    27aa:	e7a3      	b.n	26f4 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    27ac:	2203      	movs	r2, #3
		break;
    27ae:	e7a1      	b.n	26f4 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    27b0:	2200      	movs	r2, #0
    27b2:	e79f      	b.n	26f4 <start_read.isra.0+0x98>
	switch (sequence->oversampling) {
    27b4:	2a08      	cmp	r2, #8
    27b6:	d9a5      	bls.n	2704 <start_read.isra.0+0xa8>
    27b8:	e754      	b.n	2664 <start_read.isra.0+0x8>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    27ba:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
    27be:	f7ff fed3 	bl	2568 <adc_context_start_sampling.isra.0>
    27c2:	e7e4      	b.n	278e <start_read.isra.0+0x132>
		return 0;
    27c4:	2000      	movs	r0, #0
	return error;
    27c6:	e7ed      	b.n	27a4 <start_read.isra.0+0x148>
		return -ENOMEM;
    27c8:	f06f 000b 	mvn.w	r0, #11
    27cc:	e7ea      	b.n	27a4 <start_read.isra.0+0x148>
    27ce:	bf00      	nop
    27d0:	40007000 	.word	0x40007000
    27d4:	20000000 	.word	0x20000000
    27d8:	000f423f 	.word	0x000f423f
    27dc:	000f4240 	.word	0x000f4240
    27e0:	20000058 	.word	0x20000058

000027e4 <adc_nrfx_read_async>:
#ifdef CONFIG_ADC_ASYNC
/* Implementation of the ADC driver API function: adc_read_async. */
static int adc_nrfx_read_async(const struct device *dev,
			       const struct adc_sequence *sequence,
			       struct k_poll_signal *async)
{
    27e4:	b570      	push	{r4, r5, r6, lr}
    27e6:	460c      	mov	r4, r1
    27e8:	4616      	mov	r6, r2
    27ea:	4d0d      	ldr	r5, [pc, #52]	; (2820 <adc_nrfx_read_async+0x3c>)
    27ec:	f04f 32ff 	mov.w	r2, #4294967295
    27f0:	f04f 33ff 	mov.w	r3, #4294967295
    27f4:	f105 0040 	add.w	r0, r5, #64	; 0x40
    27f8:	f004 fb8a 	bl	6f10 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    27fc:	2301      	movs	r3, #1
	int error;

	adc_context_lock(&m_data.ctx, true, async);
	error = start_read(dev, sequence);
    27fe:	4620      	mov	r0, r4
    2800:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    2804:	676e      	str	r6, [r5, #116]	; 0x74
    2806:	f7ff ff29 	bl	265c <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    280a:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    280e:	4604      	mov	r4, r0
    2810:	b103      	cbz	r3, 2814 <adc_nrfx_read_async+0x30>
    2812:	b110      	cbz	r0, 281a <adc_nrfx_read_async+0x36>
	z_impl_k_sem_give(sem);
    2814:	4803      	ldr	r0, [pc, #12]	; (2824 <adc_nrfx_read_async+0x40>)
    2816:	f004 fb37 	bl	6e88 <z_impl_k_sem_give>
	adc_context_release(&m_data.ctx, error);

	return error;
}
    281a:	4620      	mov	r0, r4
    281c:	bd70      	pop	{r4, r5, r6, pc}
    281e:	bf00      	nop
    2820:	20000000 	.word	0x20000000
    2824:	20000040 	.word	0x20000040

00002828 <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2828:	4b0d      	ldr	r3, [pc, #52]	; (2860 <init_saadc+0x38>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    282a:	b510      	push	{r4, lr}
    282c:	2400      	movs	r4, #0
    282e:	601c      	str	r4, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2830:	681b      	ldr	r3, [r3, #0]
    2832:	4b0c      	ldr	r3, [pc, #48]	; (2864 <init_saadc+0x3c>)
    2834:	601c      	str	r4, [r3, #0]
    2836:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2838:	4b0b      	ldr	r3, [pc, #44]	; (2868 <init_saadc+0x40>)
    283a:	2212      	movs	r2, #18
    283c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    2840:	2007      	movs	r0, #7
    2842:	f7ff fa55 	bl	1cf0 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2846:	4622      	mov	r2, r4
    2848:	2101      	movs	r1, #1
    284a:	2007      	movs	r0, #7
    284c:	f7ff fa6e 	bl	1d2c <z_arm_irq_priority_set>
	return z_impl_k_sem_count_get(sem);
    2850:	4806      	ldr	r0, [pc, #24]	; (286c <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    2852:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2854:	b913      	cbnz	r3, 285c <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    2856:	3040      	adds	r0, #64	; 0x40
    2858:	f004 fb16 	bl	6e88 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    285c:	2000      	movs	r0, #0
    285e:	bd10      	pop	{r4, pc}
    2860:	40007104 	.word	0x40007104
    2864:	40007110 	.word	0x40007110
    2868:	40007000 	.word	0x40007000
    286c:	20000000 	.word	0x20000000

00002870 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2870:	4b34      	ldr	r3, [pc, #208]	; (2944 <saadc_irq_handler+0xd4>)
    2872:	681a      	ldr	r2, [r3, #0]
{
    2874:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    2876:	2a00      	cmp	r2, #0
    2878:	d055      	beq.n	2926 <saadc_irq_handler+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    287a:	2200      	movs	r2, #0
    287c:	601a      	str	r2, [r3, #0]
    287e:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    2880:	4c31      	ldr	r4, [pc, #196]	; (2948 <saadc_irq_handler+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2882:	4b32      	ldr	r3, [pc, #200]	; (294c <saadc_irq_handler+0xdc>)
    2884:	2101      	movs	r1, #1
    2886:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    2888:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    288c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    288e:	b3db      	cbz	r3, 2908 <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    2890:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    2894:	b143      	cbz	r3, 28a8 <saadc_irq_handler+0x38>
			action = callback(dev,
    2896:	f8b4 20a0 	ldrh.w	r2, [r4, #160]	; 0xa0
    289a:	f104 017c 	add.w	r1, r4, #124	; 0x7c
    289e:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    28a0:	2801      	cmp	r0, #1
    28a2:	d014      	beq.n	28ce <saadc_irq_handler+0x5e>
    28a4:	2802      	cmp	r0, #2
    28a6:	d029      	beq.n	28fc <saadc_irq_handler+0x8c>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    28a8:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
    28ac:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
    28b0:	429a      	cmp	r2, r3
    28b2:	d923      	bls.n	28fc <saadc_irq_handler+0x8c>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    28b4:	3301      	adds	r3, #1
    28b6:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    28ba:	4b25      	ldr	r3, [pc, #148]	; (2950 <saadc_irq_handler+0xe0>)
    28bc:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    28c0:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    28c4:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    28c6:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    28ca:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    28ce:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    28d2:	b92b      	cbnz	r3, 28e0 <saadc_irq_handler+0x70>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    28d4:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
}
    28d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    28dc:	f7ff be44 	b.w	2568 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    28e0:	f3bf 8f5b 	dmb	ish
    28e4:	e854 3f00 	ldrex	r3, [r4]
    28e8:	1e5a      	subs	r2, r3, #1
    28ea:	e844 2100 	strex	r1, r2, [r4]
    28ee:	2900      	cmp	r1, #0
    28f0:	d1f8      	bne.n	28e4 <saadc_irq_handler+0x74>
    28f2:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    28f6:	2b01      	cmp	r3, #1
    28f8:	dcec      	bgt.n	28d4 <saadc_irq_handler+0x64>
    28fa:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    28fc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    2900:	b113      	cbz	r3, 2908 <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    2902:	4814      	ldr	r0, [pc, #80]	; (2954 <saadc_irq_handler+0xe4>)
    2904:	f006 fcf4 	bl	92f0 <z_impl_k_timer_stop>
	if (ctx->asynchronous) {
    2908:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    290c:	b14b      	cbz	r3, 2922 <saadc_irq_handler+0xb2>
		if (ctx->signal) {
    290e:	6f60      	ldr	r0, [r4, #116]	; 0x74
    2910:	b110      	cbz	r0, 2918 <saadc_irq_handler+0xa8>
	return z_impl_k_poll_signal_raise(sig, result);
    2912:	2100      	movs	r1, #0
    2914:	f002 ff28 	bl	5768 <z_impl_k_poll_signal_raise>
	z_impl_k_sem_give(sem);
    2918:	480f      	ldr	r0, [pc, #60]	; (2958 <saadc_irq_handler+0xe8>)
    291a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    291e:	f004 bab3 	b.w	6e88 <z_impl_k_sem_give>
    2922:	480e      	ldr	r0, [pc, #56]	; (295c <saadc_irq_handler+0xec>)
    2924:	e7f9      	b.n	291a <saadc_irq_handler+0xaa>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2926:	4b0e      	ldr	r3, [pc, #56]	; (2960 <saadc_irq_handler+0xf0>)
    2928:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    292a:	2900      	cmp	r1, #0
    292c:	d0e5      	beq.n	28fa <saadc_irq_handler+0x8a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    292e:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2930:	4a06      	ldr	r2, [pc, #24]	; (294c <saadc_irq_handler+0xdc>)
    2932:	681b      	ldr	r3, [r3, #0]
    2934:	2301      	movs	r3, #1
    2936:	6013      	str	r3, [r2, #0]
    2938:	f842 3c08 	str.w	r3, [r2, #-8]
    293c:	f842 3c04 	str.w	r3, [r2, #-4]
}
    2940:	e7db      	b.n	28fa <saadc_irq_handler+0x8a>
    2942:	bf00      	nop
    2944:	40007104 	.word	0x40007104
    2948:	20000000 	.word	0x20000000
    294c:	40007008 	.word	0x40007008
    2950:	40007000 	.word	0x40007000
    2954:	20000008 	.word	0x20000008
    2958:	20000040 	.word	0x20000040
    295c:	20000058 	.word	0x20000058
    2960:	40007110 	.word	0x40007110

00002964 <adc_nrfx_read>:
{
    2964:	b538      	push	{r3, r4, r5, lr}
    2966:	460c      	mov	r4, r1
	return z_impl_k_sem_take(sem, timeout);
    2968:	4d0c      	ldr	r5, [pc, #48]	; (299c <adc_nrfx_read+0x38>)
    296a:	f04f 32ff 	mov.w	r2, #4294967295
    296e:	f04f 33ff 	mov.w	r3, #4294967295
    2972:	f105 0040 	add.w	r0, r5, #64	; 0x40
    2976:	f004 facb 	bl	6f10 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    297a:	2300      	movs	r3, #0
	error = start_read(dev, sequence);
    297c:	4620      	mov	r0, r4
    297e:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    2982:	676b      	str	r3, [r5, #116]	; 0x74
    2984:	f7ff fe6a 	bl	265c <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    2988:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    298c:	4604      	mov	r4, r0
    298e:	b103      	cbz	r3, 2992 <adc_nrfx_read+0x2e>
    2990:	b110      	cbz	r0, 2998 <adc_nrfx_read+0x34>
	z_impl_k_sem_give(sem);
    2992:	4803      	ldr	r0, [pc, #12]	; (29a0 <adc_nrfx_read+0x3c>)
    2994:	f004 fa78 	bl	6e88 <z_impl_k_sem_give>
}
    2998:	4620      	mov	r0, r4
    299a:	bd38      	pop	{r3, r4, r5, pc}
    299c:	20000000 	.word	0x20000000
    29a0:	20000040 	.word	0x20000040

000029a4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    29a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    29a8:	4c10      	ldr	r4, [pc, #64]	; (29ec <onoff_start+0x48>)
    29aa:	1b07      	subs	r7, r0, r4
    29ac:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    29b0:	f04f 080c 	mov.w	r8, #12
    29b4:	fb08 f807 	mul.w	r8, r8, r7
{
    29b8:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    29ba:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    29be:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    29c0:	4420      	add	r0, r4
    29c2:	2140      	movs	r1, #64	; 0x40
    29c4:	f006 f93e 	bl	8c44 <set_starting_state>
	if (err < 0) {
    29c8:	1e01      	subs	r1, r0, #0
    29ca:	db09      	blt.n	29e0 <onoff_start+0x3c>
	subdata->cb = cb;
    29cc:	4b08      	ldr	r3, [pc, #32]	; (29f0 <onoff_start+0x4c>)
    29ce:	4444      	add	r4, r8
	subdata->user_data = user_data;
    29d0:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    29d4:	4b07      	ldr	r3, [pc, #28]	; (29f4 <onoff_start+0x50>)
    29d6:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    29da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    29de:	4718      	bx	r3
		notify(mgr, err);
    29e0:	4630      	mov	r0, r6
    29e2:	462b      	mov	r3, r5
}
    29e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    29e8:	4718      	bx	r3
    29ea:	bf00      	nop
    29ec:	20000b58 	.word	0x20000b58
    29f0:	00008ca7 	.word	0x00008ca7
    29f4:	000096b8 	.word	0x000096b8

000029f8 <get_status>:
{
    29f8:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    29fa:	b2cc      	uxtb	r4, r1
    29fc:	2c01      	cmp	r4, #1
{
    29fe:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2a00:	d909      	bls.n	2a16 <get_status+0x1e>
    2a02:	4909      	ldr	r1, [pc, #36]	; (2a28 <get_status+0x30>)
    2a04:	4809      	ldr	r0, [pc, #36]	; (2a2c <get_status+0x34>)
    2a06:	4a0a      	ldr	r2, [pc, #40]	; (2a30 <get_status+0x38>)
    2a08:	2379      	movs	r3, #121	; 0x79
    2a0a:	f006 f886 	bl	8b1a <printk>
    2a0e:	4808      	ldr	r0, [pc, #32]	; (2a30 <get_status+0x38>)
    2a10:	2179      	movs	r1, #121	; 0x79
    2a12:	f005 fe93 	bl	873c <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    2a16:	692b      	ldr	r3, [r5, #16]
    2a18:	210c      	movs	r1, #12
    2a1a:	fb04 3401 	mla	r4, r4, r1, r3
    2a1e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    2a20:	f000 0007 	and.w	r0, r0, #7
    2a24:	bd38      	pop	{r3, r4, r5, pc}
    2a26:	bf00      	nop
    2a28:	0000a180 	.word	0x0000a180
    2a2c:	00009ab1 	.word	0x00009ab1
    2a30:	0000a143 	.word	0x0000a143

00002a34 <stop>:
{
    2a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a36:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2a38:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    2a3a:	6907      	ldr	r7, [r0, #16]
{
    2a3c:	4605      	mov	r5, r0
    2a3e:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2a40:	d90b      	bls.n	2a5a <stop+0x26>
    2a42:	4918      	ldr	r1, [pc, #96]	; (2aa4 <stop+0x70>)
    2a44:	4818      	ldr	r0, [pc, #96]	; (2aa8 <stop+0x74>)
    2a46:	4a19      	ldr	r2, [pc, #100]	; (2aac <stop+0x78>)
    2a48:	f240 134d 	movw	r3, #333	; 0x14d
    2a4c:	f006 f865 	bl	8b1a <printk>
    2a50:	4816      	ldr	r0, [pc, #88]	; (2aac <stop+0x78>)
    2a52:	f240 114d 	movw	r1, #333	; 0x14d
    2a56:	f005 fe71 	bl	873c <assert_post_action>
	__asm__ volatile(
    2a5a:	f04f 0320 	mov.w	r3, #32
    2a5e:	f3ef 8211 	mrs	r2, BASEPRI
    2a62:	f383 8812 	msr	BASEPRI_MAX, r3
    2a66:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    2a6a:	230c      	movs	r3, #12
    2a6c:	fb03 7104 	mla	r1, r3, r4, r7
    2a70:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    2a72:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    2a76:	d001      	beq.n	2a7c <stop+0x48>
    2a78:	428e      	cmp	r6, r1
    2a7a:	d110      	bne.n	2a9e <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    2a7c:	fb03 7304 	mla	r3, r3, r4, r7
    2a80:	2101      	movs	r1, #1
    2a82:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    2a84:	2000      	movs	r0, #0
	__asm__ volatile(
    2a86:	f382 8811 	msr	BASEPRI, r2
    2a8a:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    2a8e:	b928      	cbnz	r0, 2a9c <stop+0x68>
	get_sub_config(dev, type)->stop();
    2a90:	6869      	ldr	r1, [r5, #4]
    2a92:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    2a96:	6863      	ldr	r3, [r4, #4]
    2a98:	4798      	blx	r3
	return 0;
    2a9a:	2000      	movs	r0, #0
}
    2a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    2a9e:	f04f 30ff 	mov.w	r0, #4294967295
    2aa2:	e7f0      	b.n	2a86 <stop+0x52>
    2aa4:	0000a180 	.word	0x0000a180
    2aa8:	00009ab1 	.word	0x00009ab1
    2aac:	0000a143 	.word	0x0000a143

00002ab0 <onoff_stop>:
{
    2ab0:	b570      	push	{r4, r5, r6, lr}
    2ab2:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    2ab4:	4906      	ldr	r1, [pc, #24]	; (2ad0 <onoff_stop+0x20>)
    2ab6:	1a41      	subs	r1, r0, r1
{
    2ab8:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2aba:	1149      	asrs	r1, r1, #5
    2abc:	4805      	ldr	r0, [pc, #20]	; (2ad4 <onoff_stop+0x24>)
    2abe:	2240      	movs	r2, #64	; 0x40
    2ac0:	f7ff ffb8 	bl	2a34 <stop>
	notify(mgr, res);
    2ac4:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2ac6:	4601      	mov	r1, r0
	notify(mgr, res);
    2ac8:	4620      	mov	r0, r4
}
    2aca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2ace:	4718      	bx	r3
    2ad0:	20000b58 	.word	0x20000b58
    2ad4:	000093dc 	.word	0x000093dc

00002ad8 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2ad8:	2200      	movs	r2, #0
{
    2ada:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2adc:	2101      	movs	r1, #1
{
    2ade:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2ae0:	4610      	mov	r0, r2
    2ae2:	f7ff f923 	bl	1d2c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2ae6:	2000      	movs	r0, #0
    2ae8:	f7ff f902 	bl	1cf0 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2aec:	480f      	ldr	r0, [pc, #60]	; (2b2c <clk_init+0x54>)
    2aee:	f001 f8c3 	bl	3c78 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2af2:	4b0f      	ldr	r3, [pc, #60]	; (2b30 <clk_init+0x58>)
    2af4:	4298      	cmp	r0, r3
    2af6:	d115      	bne.n	2b24 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2af8:	f001 f8e2 	bl	3cc0 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2afc:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2afe:	490d      	ldr	r1, [pc, #52]	; (2b34 <clk_init+0x5c>)
    2b00:	4630      	mov	r0, r6
    2b02:	f005 fff5 	bl	8af0 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2b06:	2800      	cmp	r0, #0
    2b08:	db0b      	blt.n	2b22 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2b0a:	2501      	movs	r5, #1
    2b0c:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    2b0e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2b10:	4908      	ldr	r1, [pc, #32]	; (2b34 <clk_init+0x5c>)
    2b12:	f104 0020 	add.w	r0, r4, #32
    2b16:	f005 ffeb 	bl	8af0 <onoff_manager_init>
		if (err < 0) {
    2b1a:	2800      	cmp	r0, #0
    2b1c:	db01      	blt.n	2b22 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2b1e:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    2b20:	2000      	movs	r0, #0
}
    2b22:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2b24:	f06f 0004 	mvn.w	r0, #4
    2b28:	e7fb      	b.n	2b22 <clk_init+0x4a>
    2b2a:	bf00      	nop
    2b2c:	00002b6d 	.word	0x00002b6d
    2b30:	0bad0000 	.word	0x0bad0000
    2b34:	000096c8 	.word	0x000096c8

00002b38 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2b38:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    2b3a:	230c      	movs	r3, #12
    2b3c:	4809      	ldr	r0, [pc, #36]	; (2b64 <clkstarted_handle.constprop.0+0x2c>)
    2b3e:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2b40:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2b42:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2b44:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    2b48:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    2b4a:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    2b4c:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    2b4e:	4418      	add	r0, r3
    2b50:	f006 f896 	bl	8c80 <set_on_state>
	if (callback) {
    2b54:	b12d      	cbz	r5, 2b62 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    2b56:	4632      	mov	r2, r6
    2b58:	462b      	mov	r3, r5
    2b5a:	4803      	ldr	r0, [pc, #12]	; (2b68 <clkstarted_handle.constprop.0+0x30>)
}
    2b5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    2b60:	4718      	bx	r3
}
    2b62:	bd70      	pop	{r4, r5, r6, pc}
    2b64:	20000b58 	.word	0x20000b58
    2b68:	000093dc 	.word	0x000093dc

00002b6c <clock_event_handler>:
	switch (event) {
    2b6c:	2801      	cmp	r0, #1
{
    2b6e:	b508      	push	{r3, lr}
	switch (event) {
    2b70:	d006      	beq.n	2b80 <clock_event_handler+0x14>
    2b72:	2803      	cmp	r0, #3
    2b74:	d008      	beq.n	2b88 <clock_event_handler+0x1c>
    2b76:	b9a8      	cbnz	r0, 2ba4 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2b78:	4b10      	ldr	r3, [pc, #64]	; (2bbc <clock_event_handler+0x50>)
    2b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2b7c:	075b      	lsls	r3, r3, #29
    2b7e:	d11b      	bne.n	2bb8 <clock_event_handler+0x4c>
}
    2b80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2b84:	f7ff bfd8 	b.w	2b38 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    2b88:	490d      	ldr	r1, [pc, #52]	; (2bc0 <clock_event_handler+0x54>)
    2b8a:	4a0e      	ldr	r2, [pc, #56]	; (2bc4 <clock_event_handler+0x58>)
    2b8c:	480e      	ldr	r0, [pc, #56]	; (2bc8 <clock_event_handler+0x5c>)
    2b8e:	f240 235e 	movw	r3, #606	; 0x25e
    2b92:	f005 ffc2 	bl	8b1a <printk>
    2b96:	f240 215e 	movw	r1, #606	; 0x25e
}
    2b9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    2b9e:	4809      	ldr	r0, [pc, #36]	; (2bc4 <clock_event_handler+0x58>)
    2ba0:	f005 bdcc 	b.w	873c <assert_post_action>
    2ba4:	4906      	ldr	r1, [pc, #24]	; (2bc0 <clock_event_handler+0x54>)
    2ba6:	4a07      	ldr	r2, [pc, #28]	; (2bc4 <clock_event_handler+0x58>)
    2ba8:	4807      	ldr	r0, [pc, #28]	; (2bc8 <clock_event_handler+0x5c>)
    2baa:	f240 2362 	movw	r3, #610	; 0x262
    2bae:	f005 ffb4 	bl	8b1a <printk>
    2bb2:	f240 2162 	movw	r1, #610	; 0x262
    2bb6:	e7f0      	b.n	2b9a <clock_event_handler+0x2e>
}
    2bb8:	bd08      	pop	{r3, pc}
    2bba:	bf00      	nop
    2bbc:	20000b58 	.word	0x20000b58
    2bc0:	0000a440 	.word	0x0000a440
    2bc4:	0000a143 	.word	0x0000a143
    2bc8:	00009ab1 	.word	0x00009ab1

00002bcc <generic_hfclk_start>:
{
    2bcc:	b508      	push	{r3, lr}
	__asm__ volatile(
    2bce:	f04f 0320 	mov.w	r3, #32
    2bd2:	f3ef 8111 	mrs	r1, BASEPRI
    2bd6:	f383 8812 	msr	BASEPRI_MAX, r3
    2bda:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2bde:	4a12      	ldr	r2, [pc, #72]	; (2c28 <generic_hfclk_start+0x5c>)
    2be0:	6813      	ldr	r3, [r2, #0]
    2be2:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    2be6:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    2bea:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2bec:	d00c      	beq.n	2c08 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2bee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2bf2:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2bf6:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    2bfa:	f013 0301 	ands.w	r3, r3, #1
    2bfe:	d003      	beq.n	2c08 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2c00:	480a      	ldr	r0, [pc, #40]	; (2c2c <generic_hfclk_start+0x60>)
    2c02:	f006 f83d 	bl	8c80 <set_on_state>
			already_started = true;
    2c06:	2301      	movs	r3, #1
	__asm__ volatile(
    2c08:	f381 8811 	msr	BASEPRI, r1
    2c0c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2c10:	b123      	cbz	r3, 2c1c <generic_hfclk_start+0x50>
}
    2c12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    2c16:	2000      	movs	r0, #0
    2c18:	f7ff bf8e 	b.w	2b38 <clkstarted_handle.constprop.0>
}
    2c1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2c20:	2001      	movs	r0, #1
    2c22:	f001 b86d 	b.w	3d00 <nrfx_clock_start>
    2c26:	bf00      	nop
    2c28:	20000bb0 	.word	0x20000bb0
    2c2c:	20000ba0 	.word	0x20000ba0

00002c30 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2c30:	4b09      	ldr	r3, [pc, #36]	; (2c58 <generic_hfclk_stop+0x28>)
    2c32:	f3bf 8f5b 	dmb	ish
    2c36:	e853 2f00 	ldrex	r2, [r3]
    2c3a:	f022 0102 	bic.w	r1, r2, #2
    2c3e:	e843 1000 	strex	r0, r1, [r3]
    2c42:	2800      	cmp	r0, #0
    2c44:	d1f7      	bne.n	2c36 <generic_hfclk_stop+0x6>
    2c46:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    2c4a:	07d3      	lsls	r3, r2, #31
    2c4c:	d402      	bmi.n	2c54 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2c4e:	2001      	movs	r0, #1
    2c50:	f001 b8aa 	b.w	3da8 <nrfx_clock_stop>
}
    2c54:	4770      	bx	lr
    2c56:	bf00      	nop
    2c58:	20000bb0 	.word	0x20000bb0

00002c5c <api_blocking_start>:
{
    2c5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c5e:	2200      	movs	r2, #0
    2c60:	2301      	movs	r3, #1
    2c62:	e9cd 2302 	strd	r2, r3, [sp, #8]
    2c66:	ab04      	add	r3, sp, #16
    2c68:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c6c:	4a09      	ldr	r2, [pc, #36]	; (2c94 <api_blocking_start+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c6e:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c72:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2c74:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2c78:	f006 f827 	bl	8cca <api_start>
	if (err < 0) {
    2c7c:	2800      	cmp	r0, #0
    2c7e:	db05      	blt.n	2c8c <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    2c80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2c84:	2300      	movs	r3, #0
    2c86:	4668      	mov	r0, sp
    2c88:	f004 f942 	bl	6f10 <z_impl_k_sem_take>
}
    2c8c:	b007      	add	sp, #28
    2c8e:	f85d fb04 	ldr.w	pc, [sp], #4
    2c92:	bf00      	nop
    2c94:	00008cc5 	.word	0x00008cc5

00002c98 <z_nrf_clock_control_lf_on>:
{
    2c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2c9c:	4949      	ldr	r1, [pc, #292]	; (2dc4 <z_nrf_clock_control_lf_on+0x12c>)
    2c9e:	f3bf 8f5b 	dmb	ish
    2ca2:	4605      	mov	r5, r0
    2ca4:	2201      	movs	r2, #1
    2ca6:	e851 3f00 	ldrex	r3, [r1]
    2caa:	e841 2000 	strex	r0, r2, [r1]
    2cae:	2800      	cmp	r0, #0
    2cb0:	d1f9      	bne.n	2ca6 <z_nrf_clock_control_lf_on+0xe>
    2cb2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    2cb6:	b9a3      	cbnz	r3, 2ce2 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2cb8:	4943      	ldr	r1, [pc, #268]	; (2dc8 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    2cba:	4844      	ldr	r0, [pc, #272]	; (2dcc <z_nrf_clock_control_lf_on+0x134>)
    2cbc:	604b      	str	r3, [r1, #4]
    2cbe:	60cb      	str	r3, [r1, #12]
    2cc0:	608a      	str	r2, [r1, #8]
    2cc2:	f7fe fd8b 	bl	17dc <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    2cc6:	2800      	cmp	r0, #0
    2cc8:	da0b      	bge.n	2ce2 <z_nrf_clock_control_lf_on+0x4a>
    2cca:	4941      	ldr	r1, [pc, #260]	; (2dd0 <z_nrf_clock_control_lf_on+0x138>)
    2ccc:	4841      	ldr	r0, [pc, #260]	; (2dd4 <z_nrf_clock_control_lf_on+0x13c>)
    2cce:	4a42      	ldr	r2, [pc, #264]	; (2dd8 <z_nrf_clock_control_lf_on+0x140>)
    2cd0:	f44f 7308 	mov.w	r3, #544	; 0x220
    2cd4:	f005 ff21 	bl	8b1a <printk>
    2cd8:	483f      	ldr	r0, [pc, #252]	; (2dd8 <z_nrf_clock_control_lf_on+0x140>)
    2cda:	f44f 7108 	mov.w	r1, #544	; 0x220
    2cde:	f005 fd2d 	bl	873c <assert_post_action>
	switch (start_mode) {
    2ce2:	b3ad      	cbz	r5, 2d50 <z_nrf_clock_control_lf_on+0xb8>
    2ce4:	1e6b      	subs	r3, r5, #1
    2ce6:	2b01      	cmp	r3, #1
    2ce8:	d856      	bhi.n	2d98 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2cea:	2d01      	cmp	r5, #1
    2cec:	d107      	bne.n	2cfe <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2cee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cf2:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2cf6:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2cfa:	2b01      	cmp	r3, #1
    2cfc:	d028      	beq.n	2d50 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2cfe:	f006 fab9 	bl	9274 <k_is_in_isr>
    2d02:	4604      	mov	r4, r0
    2d04:	b918      	cbnz	r0, 2d0e <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    2d06:	4b35      	ldr	r3, [pc, #212]	; (2ddc <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    2d08:	781b      	ldrb	r3, [r3, #0]
    2d0a:	2b00      	cmp	r3, #0
    2d0c:	d152      	bne.n	2db4 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    2d0e:	f04f 0320 	mov.w	r3, #32
    2d12:	f3ef 8611 	mrs	r6, BASEPRI
    2d16:	f383 8812 	msr	BASEPRI_MAX, r3
    2d1a:	f3bf 8f6f 	isb	sy
    2d1e:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d20:	4f2f      	ldr	r7, [pc, #188]	; (2de0 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d22:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 2de8 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d26:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 2dec <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d2e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d32:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    2d36:	03d2      	lsls	r2, r2, #15
    2d38:	d50c      	bpl.n	2d54 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2d3a:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2d3e:	2b01      	cmp	r3, #1
    2d40:	d001      	beq.n	2d46 <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2d42:	2d01      	cmp	r5, #1
    2d44:	d106      	bne.n	2d54 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    2d46:	b30c      	cbz	r4, 2d8c <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    2d48:	f386 8811 	msr	BASEPRI, r6
    2d4c:	f3bf 8f6f 	isb	sy
}
    2d50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2d54:	b1ac      	cbz	r4, 2d82 <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2d56:	4630      	mov	r0, r6
    2d58:	f7fe ff62 	bl	1c20 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2d5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d60:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2d64:	2b00      	cmp	r3, #0
    2d66:	d1e0      	bne.n	2d2a <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d68:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    2d6a:	2900      	cmp	r1, #0
    2d6c:	d0dd      	beq.n	2d2a <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d6e:	603b      	str	r3, [r7, #0]
    2d70:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d72:	2301      	movs	r3, #1
    2d74:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    2d78:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d7c:	f8c9 3000 	str.w	r3, [r9]
}
    2d80:	e7d3      	b.n	2d2a <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    2d82:	2100      	movs	r1, #0
    2d84:	2021      	movs	r0, #33	; 0x21
    2d86:	f003 ff13 	bl	6bb0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2d8a:	e7e7      	b.n	2d5c <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    2d8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d90:	2202      	movs	r2, #2
    2d92:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2d96:	e7db      	b.n	2d50 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    2d98:	4912      	ldr	r1, [pc, #72]	; (2de4 <z_nrf_clock_control_lf_on+0x14c>)
    2d9a:	480e      	ldr	r0, [pc, #56]	; (2dd4 <z_nrf_clock_control_lf_on+0x13c>)
    2d9c:	4a0e      	ldr	r2, [pc, #56]	; (2dd8 <z_nrf_clock_control_lf_on+0x140>)
    2d9e:	f240 2332 	movw	r3, #562	; 0x232
    2da2:	f005 feba 	bl	8b1a <printk>
}
    2da6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    2daa:	480b      	ldr	r0, [pc, #44]	; (2dd8 <z_nrf_clock_control_lf_on+0x140>)
    2dac:	f240 2132 	movw	r1, #562	; 0x232
    2db0:	f005 bcc4 	b.w	873c <assert_post_action>
    p_reg->INTENCLR = mask;
    2db4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2db8:	2202      	movs	r2, #2
    2dba:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2dbe:	4606      	mov	r6, r0
}
    2dc0:	e7ae      	b.n	2d20 <z_nrf_clock_control_lf_on+0x88>
    2dc2:	bf00      	nop
    2dc4:	20000bb4 	.word	0x20000bb4
    2dc8:	20000b48 	.word	0x20000b48
    2dcc:	20000b78 	.word	0x20000b78
    2dd0:	0000a1a4 	.word	0x0000a1a4
    2dd4:	00009ab1 	.word	0x00009ab1
    2dd8:	0000a143 	.word	0x0000a143
    2ddc:	20000c7b 	.word	0x20000c7b
    2de0:	40000104 	.word	0x40000104
    2de4:	0000a440 	.word	0x0000a440
    2de8:	e000e100 	.word	0xe000e100
    2dec:	40000008 	.word	0x40000008

00002df0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2df0:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2df2:	4b08      	ldr	r3, [pc, #32]	; (2e14 <uart_console_init+0x24>)
    2df4:	4808      	ldr	r0, [pc, #32]	; (2e18 <uart_console_init+0x28>)
    2df6:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    2df8:	f006 f9a6 	bl	9148 <z_device_ready>
    2dfc:	b138      	cbz	r0, 2e0e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    2dfe:	4807      	ldr	r0, [pc, #28]	; (2e1c <uart_console_init+0x2c>)
    2e00:	f7ff fb5a 	bl	24b8 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2e04:	4805      	ldr	r0, [pc, #20]	; (2e1c <uart_console_init+0x2c>)
    2e06:	f7fe fecf 	bl	1ba8 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2e0a:	2000      	movs	r0, #0
}
    2e0c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2e0e:	f06f 0012 	mvn.w	r0, #18
    2e12:	e7fb      	b.n	2e0c <uart_console_init+0x1c>
    2e14:	20000bb8 	.word	0x20000bb8
    2e18:	0000943c 	.word	0x0000943c
    2e1c:	00002e21 	.word	0x00002e21

00002e20 <console_out>:
	if ('\n' == c) {
    2e20:	280a      	cmp	r0, #10
{
    2e22:	b538      	push	{r3, r4, r5, lr}
    2e24:	4d07      	ldr	r5, [pc, #28]	; (2e44 <console_out+0x24>)
    2e26:	4604      	mov	r4, r0
	if ('\n' == c) {
    2e28:	d104      	bne.n	2e34 <console_out+0x14>
    2e2a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2e2c:	6883      	ldr	r3, [r0, #8]
    2e2e:	210d      	movs	r1, #13
    2e30:	685b      	ldr	r3, [r3, #4]
    2e32:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    2e34:	6828      	ldr	r0, [r5, #0]
    2e36:	6883      	ldr	r3, [r0, #8]
    2e38:	b2e1      	uxtb	r1, r4
    2e3a:	685b      	ldr	r3, [r3, #4]
    2e3c:	4798      	blx	r3
}
    2e3e:	4620      	mov	r0, r4
    2e40:	bd38      	pop	{r3, r4, r5, pc}
    2e42:	bf00      	nop
    2e44:	20000bb8 	.word	0x20000bb8

00002e48 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    2e48:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    2e4a:	6905      	ldr	r5, [r0, #16]
{
    2e4c:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    2e4e:	460c      	mov	r4, r1
    2e50:	b961      	cbnz	r1, 2e6c <gpio_nrfx_manage_callback+0x24>
    2e52:	4922      	ldr	r1, [pc, #136]	; (2edc <gpio_nrfx_manage_callback+0x94>)
    2e54:	4a22      	ldr	r2, [pc, #136]	; (2ee0 <gpio_nrfx_manage_callback+0x98>)
    2e56:	4823      	ldr	r0, [pc, #140]	; (2ee4 <gpio_nrfx_manage_callback+0x9c>)
    2e58:	2324      	movs	r3, #36	; 0x24
    2e5a:	f005 fe5e 	bl	8b1a <printk>
    2e5e:	4822      	ldr	r0, [pc, #136]	; (2ee8 <gpio_nrfx_manage_callback+0xa0>)
    2e60:	f005 fe5b 	bl	8b1a <printk>
    2e64:	481e      	ldr	r0, [pc, #120]	; (2ee0 <gpio_nrfx_manage_callback+0x98>)
    2e66:	2124      	movs	r1, #36	; 0x24
    2e68:	f005 fc68 	bl	873c <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    2e6c:	6863      	ldr	r3, [r4, #4]
    2e6e:	b963      	cbnz	r3, 2e8a <gpio_nrfx_manage_callback+0x42>
    2e70:	491e      	ldr	r1, [pc, #120]	; (2eec <gpio_nrfx_manage_callback+0xa4>)
    2e72:	4a1b      	ldr	r2, [pc, #108]	; (2ee0 <gpio_nrfx_manage_callback+0x98>)
    2e74:	481b      	ldr	r0, [pc, #108]	; (2ee4 <gpio_nrfx_manage_callback+0x9c>)
    2e76:	2325      	movs	r3, #37	; 0x25
    2e78:	f005 fe4f 	bl	8b1a <printk>
    2e7c:	481c      	ldr	r0, [pc, #112]	; (2ef0 <gpio_nrfx_manage_callback+0xa8>)
    2e7e:	f005 fe4c 	bl	8b1a <printk>
    2e82:	4817      	ldr	r0, [pc, #92]	; (2ee0 <gpio_nrfx_manage_callback+0x98>)
    2e84:	2125      	movs	r1, #37	; 0x25
    2e86:	f005 fc59 	bl	873c <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    2e8a:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    2e8c:	b15b      	cbz	r3, 2ea6 <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    2e8e:	2200      	movs	r2, #0
    2e90:	429c      	cmp	r4, r3
    2e92:	d113      	bne.n	2ebc <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    2e94:	6823      	ldr	r3, [r4, #0]
    2e96:	b95a      	cbnz	r2, 2eb0 <gpio_nrfx_manage_callback+0x68>
    2e98:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    2e9a:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    2e9c:	4294      	cmp	r4, r2
    2e9e:	d100      	bne.n	2ea2 <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    2ea0:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    2ea2:	2300      	movs	r3, #0
    2ea4:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    2ea6:	b976      	cbnz	r6, 2ec6 <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    2ea8:	2000      	movs	r0, #0
				     callback, set);
}
    2eaa:	bd70      	pop	{r4, r5, r6, pc}
    2eac:	460b      	mov	r3, r1
    2eae:	e7ef      	b.n	2e90 <gpio_nrfx_manage_callback+0x48>
    2eb0:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    2eb2:	68ab      	ldr	r3, [r5, #8]
    2eb4:	429c      	cmp	r4, r3
	list->tail = node;
    2eb6:	bf08      	it	eq
    2eb8:	60aa      	streq	r2, [r5, #8]
}
    2eba:	e7f2      	b.n	2ea2 <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2ebc:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    2ebe:	461a      	mov	r2, r3
    2ec0:	2900      	cmp	r1, #0
    2ec2:	d1f3      	bne.n	2eac <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    2ec4:	b13e      	cbz	r6, 2ed6 <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    2ec6:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    2ec8:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    2eca:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    2ecc:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    2ece:	2800      	cmp	r0, #0
    2ed0:	d1ea      	bne.n	2ea8 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    2ed2:	60ac      	str	r4, [r5, #8]
}
    2ed4:	e7e9      	b.n	2eaa <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    2ed6:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    2eda:	e7e6      	b.n	2eaa <gpio_nrfx_manage_callback+0x62>
    2edc:	0000a1e0 	.word	0x0000a1e0
    2ee0:	0000a1b3 	.word	0x0000a1b3
    2ee4:	00009ab1 	.word	0x00009ab1
    2ee8:	0000a1e9 	.word	0x0000a1e9
    2eec:	0000a1f8 	.word	0x0000a1f8
    2ef0:	0000a20a 	.word	0x0000a20a

00002ef4 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2ef4:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    2ef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2efa:	d003      	beq.n	2f04 <nrfx_gpio_handler+0x10>
    2efc:	2b01      	cmp	r3, #1
    2efe:	d036      	beq.n	2f6e <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    2f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f04:	4f1b      	ldr	r7, [pc, #108]	; (2f74 <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2f06:	693b      	ldr	r3, [r7, #16]
    2f08:	685c      	ldr	r4, [r3, #4]
    2f0a:	2c00      	cmp	r4, #0
    2f0c:	d0f8      	beq.n	2f00 <nrfx_gpio_handler+0xc>
    2f0e:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    2f10:	f8df 806c 	ldr.w	r8, [pc, #108]	; 2f80 <nrfx_gpio_handler+0x8c>
    2f14:	f8df 906c 	ldr.w	r9, [pc, #108]	; 2f84 <nrfx_gpio_handler+0x90>
    2f18:	f8df a06c 	ldr.w	sl, [pc, #108]	; 2f88 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2f1c:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    2f20:	2601      	movs	r6, #1
    2f22:	2d00      	cmp	r5, #0
    2f24:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    2f28:	bf38      	it	cc
    2f2a:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    2f2c:	68a3      	ldr	r3, [r4, #8]
    2f2e:	421e      	tst	r6, r3
    2f30:	d014      	beq.n	2f5c <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    2f32:	6863      	ldr	r3, [r4, #4]
    2f34:	b963      	cbnz	r3, 2f50 <nrfx_gpio_handler+0x5c>
    2f36:	4649      	mov	r1, r9
    2f38:	2345      	movs	r3, #69	; 0x45
    2f3a:	4642      	mov	r2, r8
    2f3c:	4650      	mov	r0, sl
    2f3e:	f005 fdec 	bl	8b1a <printk>
    2f42:	480d      	ldr	r0, [pc, #52]	; (2f78 <nrfx_gpio_handler+0x84>)
    2f44:	f005 fde9 	bl	8b1a <printk>
    2f48:	2145      	movs	r1, #69	; 0x45
    2f4a:	4640      	mov	r0, r8
    2f4c:	f005 fbf6 	bl	873c <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    2f50:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2f54:	4621      	mov	r1, r4
    2f56:	4032      	ands	r2, r6
    2f58:	4638      	mov	r0, r7
    2f5a:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2f5c:	2d00      	cmp	r5, #0
    2f5e:	d0cf      	beq.n	2f00 <nrfx_gpio_handler+0xc>
    2f60:	682b      	ldr	r3, [r5, #0]
    2f62:	2b00      	cmp	r3, #0
    2f64:	bf38      	it	cc
    2f66:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2f68:	462c      	mov	r4, r5
    2f6a:	461d      	mov	r5, r3
    2f6c:	e7de      	b.n	2f2c <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2f6e:	4f03      	ldr	r7, [pc, #12]	; (2f7c <nrfx_gpio_handler+0x88>)
    2f70:	e7c9      	b.n	2f06 <nrfx_gpio_handler+0x12>
    2f72:	bf00      	nop
    2f74:	000093f4 	.word	0x000093f4
    2f78:	0000a20a 	.word	0x0000a20a
    2f7c:	0000940c 	.word	0x0000940c
    2f80:	0000a1b3 	.word	0x0000a1b3
    2f84:	0000a221 	.word	0x0000a221
    2f88:	00009ab1 	.word	0x00009ab1

00002f8c <gpio_nrfx_pin_interrupt_configure>:
{
    2f8c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2f8e:	6840      	ldr	r0, [r0, #4]
    2f90:	7b05      	ldrb	r5, [r0, #12]
    2f92:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2f96:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2f9a:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    2f9e:	f04f 0500 	mov.w	r5, #0
    2fa2:	d104      	bne.n	2fae <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    2fa4:	4620      	mov	r0, r4
    2fa6:	f001 fa97 	bl	44d8 <nrfx_gpiote_trigger_disable>
	return 0;
    2faa:	2000      	movs	r0, #0
    2fac:	e054      	b.n	3058 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2fae:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2fb2:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2fb6:	d151      	bne.n	305c <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2fb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2fbc:	bf0c      	ite	eq
    2fbe:	2304      	moveq	r3, #4
    2fc0:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2fc2:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2fc6:	6883      	ldr	r3, [r0, #8]
    2fc8:	fa23 f101 	lsr.w	r1, r3, r1
    2fcc:	f011 0101 	ands.w	r1, r1, #1
    2fd0:	d155      	bne.n	307e <gpio_nrfx_pin_interrupt_configure+0xf2>
    2fd2:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2fd6:	d152      	bne.n	307e <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    2fd8:	0966      	lsrs	r6, r4, #5
    2fda:	d04a      	beq.n	3072 <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    2fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2fe0:	2e01      	cmp	r6, #1
    2fe2:	bf08      	it	eq
    2fe4:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    2fe6:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2fea:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2fec:	07ca      	lsls	r2, r1, #31
    2fee:	d40b      	bmi.n	3008 <gpio_nrfx_pin_interrupt_configure+0x7c>
    2ff0:	492b      	ldr	r1, [pc, #172]	; (30a0 <gpio_nrfx_pin_interrupt_configure+0x114>)
    2ff2:	482c      	ldr	r0, [pc, #176]	; (30a4 <gpio_nrfx_pin_interrupt_configure+0x118>)
    2ff4:	4a2c      	ldr	r2, [pc, #176]	; (30a8 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2ff6:	f240 2329 	movw	r3, #553	; 0x229
    2ffa:	f005 fd8e 	bl	8b1a <printk>
    2ffe:	482a      	ldr	r0, [pc, #168]	; (30a8 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3000:	f240 2129 	movw	r1, #553	; 0x229
    3004:	f005 fb9a 	bl	873c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3008:	b16e      	cbz	r6, 3026 <gpio_nrfx_pin_interrupt_configure+0x9a>
    300a:	2e01      	cmp	r6, #1
    300c:	d034      	beq.n	3078 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    300e:	4927      	ldr	r1, [pc, #156]	; (30ac <gpio_nrfx_pin_interrupt_configure+0x120>)
    3010:	4824      	ldr	r0, [pc, #144]	; (30a4 <gpio_nrfx_pin_interrupt_configure+0x118>)
    3012:	4a25      	ldr	r2, [pc, #148]	; (30a8 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3014:	f240 232e 	movw	r3, #558	; 0x22e
    3018:	f005 fd7f 	bl	8b1a <printk>
    301c:	4822      	ldr	r0, [pc, #136]	; (30a8 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    301e:	f240 212e 	movw	r1, #558	; 0x22e
    3022:	f005 fb8b 	bl	873c <assert_post_action>
        case 0: return NRF_P0;
    3026:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    302a:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    302e:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3032:	07db      	lsls	r3, r3, #31
    3034:	d423      	bmi.n	307e <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3036:	f10d 0507 	add.w	r5, sp, #7
    303a:	4629      	mov	r1, r5
    303c:	4620      	mov	r0, r4
    303e:	f001 f975 	bl	432c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3042:	4b1b      	ldr	r3, [pc, #108]	; (30b0 <gpio_nrfx_pin_interrupt_configure+0x124>)
    3044:	4298      	cmp	r0, r3
    3046:	d119      	bne.n	307c <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    3048:	4628      	mov	r0, r5
    304a:	f001 f9cf 	bl	43ec <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    304e:	4b19      	ldr	r3, [pc, #100]	; (30b4 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3050:	4298      	cmp	r0, r3
    3052:	d013      	beq.n	307c <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    3054:	f06f 000b 	mvn.w	r0, #11
}
    3058:	b004      	add	sp, #16
    305a:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    305c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3060:	d005      	beq.n	306e <gpio_nrfx_pin_interrupt_configure+0xe2>
    3062:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3066:	bf0c      	ite	eq
    3068:	2302      	moveq	r3, #2
    306a:	2301      	movne	r3, #1
    306c:	e7a9      	b.n	2fc2 <gpio_nrfx_pin_interrupt_configure+0x36>
    306e:	2303      	movs	r3, #3
    3070:	e7a7      	b.n	2fc2 <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3072:	f04f 31ff 	mov.w	r1, #4294967295
    3076:	e7b6      	b.n	2fe6 <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3078:	4b0f      	ldr	r3, [pc, #60]	; (30b8 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    307a:	e7d6      	b.n	302a <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    307c:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    307e:	2300      	movs	r3, #0
    3080:	4619      	mov	r1, r3
    3082:	aa02      	add	r2, sp, #8
    3084:	4620      	mov	r0, r4
    3086:	f001 f833 	bl	40f0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    308a:	4b0a      	ldr	r3, [pc, #40]	; (30b4 <gpio_nrfx_pin_interrupt_configure+0x128>)
    308c:	4298      	cmp	r0, r3
    308e:	d104      	bne.n	309a <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3090:	2101      	movs	r1, #1
    3092:	4620      	mov	r0, r4
    3094:	f001 f9b0 	bl	43f8 <nrfx_gpiote_trigger_enable>
    3098:	e787      	b.n	2faa <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    309a:	f06f 0004 	mvn.w	r0, #4
    309e:	e7db      	b.n	3058 <gpio_nrfx_pin_interrupt_configure+0xcc>
    30a0:	0000a260 	.word	0x0000a260
    30a4:	00009ab1 	.word	0x00009ab1
    30a8:	0000a22d 	.word	0x0000a22d
    30ac:	0000a440 	.word	0x0000a440
    30b0:	0bad0004 	.word	0x0bad0004
    30b4:	0bad0000 	.word	0x0bad0000
    30b8:	50000300 	.word	0x50000300

000030bc <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    30bc:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    30be:	f001 f985 	bl	43cc <nrfx_gpiote_is_init>
    30c2:	4604      	mov	r4, r0
    30c4:	b968      	cbnz	r0, 30e2 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    30c6:	f001 f959 	bl	437c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    30ca:	4b08      	ldr	r3, [pc, #32]	; (30ec <gpio_nrfx_init+0x30>)
    30cc:	4298      	cmp	r0, r3
    30ce:	d10a      	bne.n	30e6 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    30d0:	4807      	ldr	r0, [pc, #28]	; (30f0 <gpio_nrfx_init+0x34>)
    30d2:	4621      	mov	r1, r4
    30d4:	f001 f924 	bl	4320 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    30d8:	4622      	mov	r2, r4
    30da:	2105      	movs	r1, #5
    30dc:	2006      	movs	r0, #6
    30de:	f7fe fe25 	bl	1d2c <z_arm_irq_priority_set>
		return 0;
    30e2:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    30e4:	bd10      	pop	{r4, pc}
		return -EIO;
    30e6:	f06f 0004 	mvn.w	r0, #4
    30ea:	e7fb      	b.n	30e4 <gpio_nrfx_init+0x28>
    30ec:	0bad0000 	.word	0x0bad0000
    30f0:	00002ef5 	.word	0x00002ef5

000030f4 <gpio_nrfx_pin_configure>:
{
    30f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    30f8:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    30fa:	7b3b      	ldrb	r3, [r7, #12]
    30fc:	f001 051f 	and.w	r5, r1, #31
{
    3100:	b085      	sub	sp, #20
    3102:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3104:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    3108:	4614      	mov	r4, r2
    310a:	b9ca      	cbnz	r2, 3140 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    310c:	a902      	add	r1, sp, #8
    310e:	4628      	mov	r0, r5
    3110:	f001 f90c 	bl	432c <nrfx_gpiote_channel_get>
    3114:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    3116:	4628      	mov	r0, r5
    3118:	f001 fa00 	bl	451c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    311c:	4b48      	ldr	r3, [pc, #288]	; (3240 <gpio_nrfx_pin_configure+0x14c>)
    311e:	4298      	cmp	r0, r3
    3120:	d004      	beq.n	312c <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3122:	f06f 0004 	mvn.w	r0, #4
}
    3126:	b005      	add	sp, #20
    3128:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    312c:	4284      	cmp	r4, r0
    312e:	d105      	bne.n	313c <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3130:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3134:	f001 f954 	bl	43e0 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3138:	42a0      	cmp	r0, r4
    313a:	d1f2      	bne.n	3122 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    313c:	2000      	movs	r0, #0
    313e:	e7f2      	b.n	3126 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3140:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3144:	f10d 0103 	add.w	r1, sp, #3
    3148:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    314a:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    314e:	f001 f8ed 	bl	432c <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3152:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3154:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3156:	aa02      	add	r2, sp, #8
    3158:	4649      	mov	r1, r9
    315a:	4628      	mov	r0, r5
    315c:	f000 ffc8 	bl	40f0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3160:	4b37      	ldr	r3, [pc, #220]	; (3240 <gpio_nrfx_pin_configure+0x14c>)
    3162:	4298      	cmp	r0, r3
    3164:	d002      	beq.n	316c <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3166:	f06f 0015 	mvn.w	r0, #21
    316a:	e7dc      	b.n	3126 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    316c:	4580      	cmp	r8, r0
    316e:	d103      	bne.n	3178 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3170:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3174:	f001 f934 	bl	43e0 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3178:	05a3      	lsls	r3, r4, #22
    317a:	d54e      	bpl.n	321a <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    317c:	4b31      	ldr	r3, [pc, #196]	; (3244 <gpio_nrfx_pin_configure+0x150>)
    317e:	4a32      	ldr	r2, [pc, #200]	; (3248 <gpio_nrfx_pin_configure+0x154>)
    3180:	4023      	ands	r3, r4
    3182:	4293      	cmp	r3, r2
    3184:	d03a      	beq.n	31fc <gpio_nrfx_pin_configure+0x108>
    3186:	d80c      	bhi.n	31a2 <gpio_nrfx_pin_configure+0xae>
    3188:	2b06      	cmp	r3, #6
    318a:	d014      	beq.n	31b6 <gpio_nrfx_pin_configure+0xc2>
    318c:	d804      	bhi.n	3198 <gpio_nrfx_pin_configure+0xa4>
    318e:	b193      	cbz	r3, 31b6 <gpio_nrfx_pin_configure+0xc2>
    3190:	2b02      	cmp	r3, #2
    3192:	d1e8      	bne.n	3166 <gpio_nrfx_pin_configure+0x72>
    3194:	2304      	movs	r3, #4
    3196:	e00e      	b.n	31b6 <gpio_nrfx_pin_configure+0xc2>
    3198:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    319c:	d1e3      	bne.n	3166 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    319e:	2301      	movs	r3, #1
    31a0:	e009      	b.n	31b6 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    31a2:	4a2a      	ldr	r2, [pc, #168]	; (324c <gpio_nrfx_pin_configure+0x158>)
    31a4:	4293      	cmp	r3, r2
    31a6:	d02b      	beq.n	3200 <gpio_nrfx_pin_configure+0x10c>
    31a8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    31ac:	d02a      	beq.n	3204 <gpio_nrfx_pin_configure+0x110>
    31ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    31b2:	d1d8      	bne.n	3166 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    31b4:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    31b6:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    31ba:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    31be:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    31c2:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    31c4:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    31c8:	bf54      	ite	pl
    31ca:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    31ce:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    31d0:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    31d2:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    31d6:	d517      	bpl.n	3208 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    31d8:	687b      	ldr	r3, [r7, #4]
    31da:	2101      	movs	r1, #1
    31dc:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    31e0:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    31e4:	2200      	movs	r2, #0
    31e6:	a901      	add	r1, sp, #4
    31e8:	4628      	mov	r0, r5
    31ea:	f001 f829 	bl	4240 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    31ee:	4b14      	ldr	r3, [pc, #80]	; (3240 <gpio_nrfx_pin_configure+0x14c>)
    31f0:	4298      	cmp	r0, r3
    31f2:	bf14      	ite	ne
    31f4:	f06f 0015 	mvnne.w	r0, #21
    31f8:	2000      	moveq	r0, #0
    31fa:	e794      	b.n	3126 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    31fc:	2307      	movs	r3, #7
    31fe:	e7da      	b.n	31b6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    3200:	2305      	movs	r3, #5
    3202:	e7d8      	b.n	31b6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    3204:	2303      	movs	r3, #3
    3206:	e7d6      	b.n	31b6 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3208:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    320a:	bf41      	itttt	mi
    320c:	687b      	ldrmi	r3, [r7, #4]
    320e:	2101      	movmi	r1, #1
    3210:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    3214:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    3218:	e7e4      	b.n	31e4 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    321a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    321c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    3220:	bf54      	ite	pl
    3222:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    3226:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3228:	461a      	mov	r2, r3
    322a:	a901      	add	r1, sp, #4
    322c:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    322e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3232:	f000 ff5d 	bl	40f0 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3236:	4b02      	ldr	r3, [pc, #8]	; (3240 <gpio_nrfx_pin_configure+0x14c>)
    3238:	4298      	cmp	r0, r3
    323a:	f43f af7f 	beq.w	313c <gpio_nrfx_pin_configure+0x48>
    323e:	e792      	b.n	3166 <gpio_nrfx_pin_configure+0x72>
    3240:	0bad0000 	.word	0x0bad0000
    3244:	00f00006 	.word	0x00f00006
    3248:	00100006 	.word	0x00100006
    324c:	00400002 	.word	0x00400002

00003250 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3250:	4802      	ldr	r0, [pc, #8]	; (325c <pwm_nrfx_get_cycles_per_sec+0xc>)
    3252:	2100      	movs	r1, #0
    3254:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    3258:	2000      	movs	r0, #0
    325a:	4770      	bx	lr
    325c:	00f42400 	.word	0x00f42400

00003260 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3260:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    3262:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3264:	6912      	ldr	r2, [r2, #16]
{
    3266:	b538      	push	{r3, r4, r5, lr}
    3268:	f100 0308 	add.w	r3, r0, #8
    326c:	3204      	adds	r2, #4
    326e:	f100 040c 	add.w	r4, r0, #12
    3272:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    3274:	f913 5b01 	ldrsb.w	r5, [r3], #1
    3278:	2d00      	cmp	r5, #0
    327a:	bfb4      	ite	lt
    327c:	2500      	movlt	r5, #0
    327e:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3282:	42a3      	cmp	r3, r4

		data->current[i] = value;
    3284:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3288:	d1f4      	bne.n	3274 <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    328a:	2300      	movs	r3, #0
    328c:	461a      	mov	r2, r3
    328e:	f001 fb07 	bl	48a0 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3292:	4b03      	ldr	r3, [pc, #12]	; (32a0 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    3294:	4298      	cmp	r0, r3
	}

	return 0;
}
    3296:	bf14      	ite	ne
    3298:	f06f 000f 	mvnne.w	r0, #15
    329c:	2000      	moveq	r0, #0
    329e:	bd38      	pop	{r3, r4, r5, pc}
    32a0:	0bad0000 	.word	0x0bad0000

000032a4 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    32a4:	6802      	ldr	r2, [r0, #0]
    switch (port)
    32a6:	0953      	lsrs	r3, r2, #5
{
    32a8:	b510      	push	{r4, lr}
    32aa:	4604      	mov	r4, r0
    switch (port)
    32ac:	d02c      	beq.n	3308 <nrf_gpio_pin_port_decode+0x64>
    32ae:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    32b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    32b4:	bf18      	it	ne
    32b6:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    32b8:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    32bc:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    32be:	07db      	lsls	r3, r3, #31
    32c0:	d40b      	bmi.n	32da <nrf_gpio_pin_port_decode+0x36>
    32c2:	4914      	ldr	r1, [pc, #80]	; (3314 <nrf_gpio_pin_port_decode+0x70>)
    32c4:	4814      	ldr	r0, [pc, #80]	; (3318 <nrf_gpio_pin_port_decode+0x74>)
    32c6:	4a15      	ldr	r2, [pc, #84]	; (331c <nrf_gpio_pin_port_decode+0x78>)
    32c8:	f240 2329 	movw	r3, #553	; 0x229
    32cc:	f005 fc25 	bl	8b1a <printk>
    32d0:	4812      	ldr	r0, [pc, #72]	; (331c <nrf_gpio_pin_port_decode+0x78>)
    32d2:	f240 2129 	movw	r1, #553	; 0x229
    32d6:	f005 fa31 	bl	873c <assert_post_action>
    uint32_t pin_number = *p_pin;
    32da:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    32dc:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    32e0:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    32e2:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    32e4:	d00d      	beq.n	3302 <nrf_gpio_pin_port_decode+0x5e>
    32e6:	2b01      	cmp	r3, #1
    32e8:	d011      	beq.n	330e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    32ea:	490d      	ldr	r1, [pc, #52]	; (3320 <nrf_gpio_pin_port_decode+0x7c>)
    32ec:	480a      	ldr	r0, [pc, #40]	; (3318 <nrf_gpio_pin_port_decode+0x74>)
    32ee:	4a0b      	ldr	r2, [pc, #44]	; (331c <nrf_gpio_pin_port_decode+0x78>)
    32f0:	f240 232e 	movw	r3, #558	; 0x22e
    32f4:	f005 fc11 	bl	8b1a <printk>
    32f8:	4808      	ldr	r0, [pc, #32]	; (331c <nrf_gpio_pin_port_decode+0x78>)
    32fa:	f240 212e 	movw	r1, #558	; 0x22e
    32fe:	f005 fa1d 	bl	873c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3302:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3306:	bd10      	pop	{r4, pc}
    switch (port)
    3308:	f04f 33ff 	mov.w	r3, #4294967295
    330c:	e7d4      	b.n	32b8 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    330e:	4805      	ldr	r0, [pc, #20]	; (3324 <nrf_gpio_pin_port_decode+0x80>)
    3310:	e7f9      	b.n	3306 <nrf_gpio_pin_port_decode+0x62>
    3312:	bf00      	nop
    3314:	0000a260 	.word	0x0000a260
    3318:	00009ab1 	.word	0x00009ab1
    331c:	0000a22d 	.word	0x0000a22d
    3320:	0000a440 	.word	0x0000a440
    3324:	50000300 	.word	0x50000300

00003328 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    3328:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    332a:	794b      	ldrb	r3, [r1, #5]
    332c:	2b01      	cmp	r3, #1
    332e:	d026      	beq.n	337e <uarte_nrfx_configure+0x56>
    3330:	2b03      	cmp	r3, #3
    3332:	d121      	bne.n	3378 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3334:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3336:	798b      	ldrb	r3, [r1, #6]
    3338:	2b03      	cmp	r3, #3
    333a:	d11d      	bne.n	3378 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    333c:	79cc      	ldrb	r4, [r1, #7]
    333e:	b10c      	cbz	r4, 3344 <uarte_nrfx_configure+0x1c>
    3340:	2c01      	cmp	r4, #1
    3342:	d119      	bne.n	3378 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3344:	790a      	ldrb	r2, [r1, #4]
    3346:	b112      	cbz	r2, 334e <uarte_nrfx_configure+0x26>
    3348:	2a02      	cmp	r2, #2
    334a:	d115      	bne.n	3378 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    334c:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    334e:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3350:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3352:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3356:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3358:	d065      	beq.n	3426 <uarte_nrfx_configure+0xfe>
    335a:	d82d      	bhi.n	33b8 <uarte_nrfx_configure+0x90>
    335c:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3360:	d064      	beq.n	342c <uarte_nrfx_configure+0x104>
    3362:	d816      	bhi.n	3392 <uarte_nrfx_configure+0x6a>
    3364:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3368:	d062      	beq.n	3430 <uarte_nrfx_configure+0x108>
    336a:	d80a      	bhi.n	3382 <uarte_nrfx_configure+0x5a>
    336c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3370:	d061      	beq.n	3436 <uarte_nrfx_configure+0x10e>
    3372:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3376:	d061      	beq.n	343c <uarte_nrfx_configure+0x114>
    3378:	f06f 0085 	mvn.w	r0, #133	; 0x85
    337c:	e052      	b.n	3424 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    337e:	2600      	movs	r6, #0
    3380:	e7d9      	b.n	3336 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3382:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3386:	d05c      	beq.n	3442 <uarte_nrfx_configure+0x11a>
    3388:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    338c:	d1f4      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    338e:	4b37      	ldr	r3, [pc, #220]	; (346c <uarte_nrfx_configure+0x144>)
    3390:	e03c      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3392:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3396:	d057      	beq.n	3448 <uarte_nrfx_configure+0x120>
    3398:	d807      	bhi.n	33aa <uarte_nrfx_configure+0x82>
    339a:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    339e:	d055      	beq.n	344c <uarte_nrfx_configure+0x124>
    33a0:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    33a4:	d1e8      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    33a6:	4b32      	ldr	r3, [pc, #200]	; (3470 <uarte_nrfx_configure+0x148>)
    33a8:	e030      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    33aa:	f647 2712 	movw	r7, #31250	; 0x7a12
    33ae:	42bb      	cmp	r3, r7
    33b0:	d1e2      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    33b2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    33b6:	e029      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    33b8:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    33bc:	d048      	beq.n	3450 <uarte_nrfx_configure+0x128>
    33be:	d813      	bhi.n	33e8 <uarte_nrfx_configure+0xc0>
    33c0:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    33c4:	d047      	beq.n	3456 <uarte_nrfx_configure+0x12e>
    33c6:	d809      	bhi.n	33dc <uarte_nrfx_configure+0xb4>
    33c8:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    33cc:	42bb      	cmp	r3, r7
    33ce:	d044      	beq.n	345a <uarte_nrfx_configure+0x132>
    33d0:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    33d4:	d1d0      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    33d6:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    33da:	e017      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    33dc:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    33e0:	d1ca      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    33e2:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    33e6:	e011      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    33e8:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    33ec:	d038      	beq.n	3460 <uarte_nrfx_configure+0x138>
    33ee:	d808      	bhi.n	3402 <uarte_nrfx_configure+0xda>
    33f0:	4f20      	ldr	r7, [pc, #128]	; (3474 <uarte_nrfx_configure+0x14c>)
    33f2:	42bb      	cmp	r3, r7
    33f4:	d037      	beq.n	3466 <uarte_nrfx_configure+0x13e>
    33f6:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    33fa:	d1bd      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    33fc:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    3400:	e004      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3402:	4f1d      	ldr	r7, [pc, #116]	; (3478 <uarte_nrfx_configure+0x150>)
    3404:	42bb      	cmp	r3, r7
    3406:	d1b7      	bne.n	3378 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3408:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    340c:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    3410:	6903      	ldr	r3, [r0, #16]
    3412:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3414:	4334      	orrs	r4, r6
    3416:	4322      	orrs	r2, r4
    3418:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    341a:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    341e:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    3422:	2000      	movs	r0, #0
}
    3424:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    3426:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    342a:	e7ef      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    342c:	4b13      	ldr	r3, [pc, #76]	; (347c <uarte_nrfx_configure+0x154>)
    342e:	e7ed      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3430:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3434:	e7ea      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    3436:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    343a:	e7e7      	b.n	340c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    343c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3440:	e7e4      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3442:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3446:	e7e1      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3448:	4b0d      	ldr	r3, [pc, #52]	; (3480 <uarte_nrfx_configure+0x158>)
    344a:	e7df      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    344c:	4b0d      	ldr	r3, [pc, #52]	; (3484 <uarte_nrfx_configure+0x15c>)
    344e:	e7dd      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3450:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3454:	e7da      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    3456:	4b0c      	ldr	r3, [pc, #48]	; (3488 <uarte_nrfx_configure+0x160>)
    3458:	e7d8      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    345a:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    345e:	e7d5      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3460:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3464:	e7d2      	b.n	340c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    3466:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    346a:	e7cf      	b.n	340c <uarte_nrfx_configure+0xe4>
    346c:	0013b000 	.word	0x0013b000
    3470:	004ea000 	.word	0x004ea000
    3474:	0003d090 	.word	0x0003d090
    3478:	000f4240 	.word	0x000f4240
    347c:	00275000 	.word	0x00275000
    3480:	0075c000 	.word	0x0075c000
    3484:	003af000 	.word	0x003af000
    3488:	013a9000 	.word	0x013a9000

0000348c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    348c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    348e:	0953      	lsrs	r3, r2, #5
{
    3490:	b510      	push	{r4, lr}
    3492:	4604      	mov	r4, r0
    switch (port)
    3494:	d02c      	beq.n	34f0 <nrf_gpio_pin_port_decode+0x64>
    3496:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3498:	f64f 73ff 	movw	r3, #65535	; 0xffff
    349c:	bf18      	it	ne
    349e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    34a0:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    34a4:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    34a6:	07db      	lsls	r3, r3, #31
    34a8:	d40b      	bmi.n	34c2 <nrf_gpio_pin_port_decode+0x36>
    34aa:	4914      	ldr	r1, [pc, #80]	; (34fc <nrf_gpio_pin_port_decode+0x70>)
    34ac:	4814      	ldr	r0, [pc, #80]	; (3500 <nrf_gpio_pin_port_decode+0x74>)
    34ae:	4a15      	ldr	r2, [pc, #84]	; (3504 <nrf_gpio_pin_port_decode+0x78>)
    34b0:	f240 2329 	movw	r3, #553	; 0x229
    34b4:	f005 fb31 	bl	8b1a <printk>
    34b8:	4812      	ldr	r0, [pc, #72]	; (3504 <nrf_gpio_pin_port_decode+0x78>)
    34ba:	f240 2129 	movw	r1, #553	; 0x229
    34be:	f005 f93d 	bl	873c <assert_post_action>
    uint32_t pin_number = *p_pin;
    34c2:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    34c4:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    34c8:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    34ca:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    34cc:	d00d      	beq.n	34ea <nrf_gpio_pin_port_decode+0x5e>
    34ce:	2b01      	cmp	r3, #1
    34d0:	d011      	beq.n	34f6 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    34d2:	490d      	ldr	r1, [pc, #52]	; (3508 <nrf_gpio_pin_port_decode+0x7c>)
    34d4:	480a      	ldr	r0, [pc, #40]	; (3500 <nrf_gpio_pin_port_decode+0x74>)
    34d6:	4a0b      	ldr	r2, [pc, #44]	; (3504 <nrf_gpio_pin_port_decode+0x78>)
    34d8:	f240 232e 	movw	r3, #558	; 0x22e
    34dc:	f005 fb1d 	bl	8b1a <printk>
    34e0:	4808      	ldr	r0, [pc, #32]	; (3504 <nrf_gpio_pin_port_decode+0x78>)
    34e2:	f240 212e 	movw	r1, #558	; 0x22e
    34e6:	f005 f929 	bl	873c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    34ea:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    34ee:	bd10      	pop	{r4, pc}
    switch (port)
    34f0:	f04f 33ff 	mov.w	r3, #4294967295
    34f4:	e7d4      	b.n	34a0 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    34f6:	4805      	ldr	r0, [pc, #20]	; (350c <nrf_gpio_pin_port_decode+0x80>)
    34f8:	e7f9      	b.n	34ee <nrf_gpio_pin_port_decode+0x62>
    34fa:	bf00      	nop
    34fc:	0000a260 	.word	0x0000a260
    3500:	00009ab1 	.word	0x00009ab1
    3504:	0000a22d 	.word	0x0000a22d
    3508:	0000a440 	.word	0x0000a440
    350c:	50000300 	.word	0x50000300

00003510 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3512:	6906      	ldr	r6, [r0, #16]
{
    3514:	4605      	mov	r5, r0
    3516:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3518:	f005 feac 	bl	9274 <k_is_in_isr>
    351c:	b910      	cbnz	r0, 3524 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    351e:	4b2c      	ldr	r3, [pc, #176]	; (35d0 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3520:	781b      	ldrb	r3, [r3, #0]
    3522:	b983      	cbnz	r3, 3546 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3524:	f04f 0320 	mov.w	r3, #32
    3528:	f3ef 8411 	mrs	r4, BASEPRI
    352c:	f383 8812 	msr	BASEPRI_MAX, r3
    3530:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    3534:	4628      	mov	r0, r5
    3536:	f005 fd20 	bl	8f7a <is_tx_ready>
    353a:	bb28      	cbnz	r0, 3588 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    353c:	f384 8811 	msr	BASEPRI, r4
    3540:	f3bf 8f6f 	isb	sy
}
    3544:	e7ee      	b.n	3524 <uarte_nrfx_poll_out+0x14>
{
    3546:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3548:	4628      	mov	r0, r5
    354a:	f005 fd16 	bl	8f7a <is_tx_ready>
    354e:	b970      	cbnz	r0, 356e <uarte_nrfx_poll_out+0x5e>
    3550:	2001      	movs	r0, #1
    3552:	f005 fd64 	bl	901e <nrfx_busy_wait>
    3556:	3c01      	subs	r4, #1
    3558:	d1f6      	bne.n	3548 <uarte_nrfx_poll_out+0x38>
    355a:	2100      	movs	r1, #0
    355c:	2021      	movs	r0, #33	; 0x21
    355e:	f003 fb27 	bl	6bb0 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3562:	e7f0      	b.n	3546 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3564:	f384 8811 	msr	BASEPRI, r4
    3568:	f3bf 8f6f 	isb	sy
}
    356c:	e7f5      	b.n	355a <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    356e:	f04f 0320 	mov.w	r3, #32
    3572:	f3ef 8411 	mrs	r4, BASEPRI
    3576:	f383 8812 	msr	BASEPRI_MAX, r3
    357a:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    357e:	4628      	mov	r0, r5
    3580:	f005 fcfb 	bl	8f7a <is_tx_ready>
    3584:	2800      	cmp	r0, #0
    3586:	d0ed      	beq.n	3564 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3588:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    358c:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    358e:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3590:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3592:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3596:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    359a:	2200      	movs	r2, #0
    359c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    35a0:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    35a4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    35a8:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    35ac:	684a      	ldr	r2, [r1, #4]
    35ae:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    35b0:	bf41      	itttt	mi
    35b2:	2208      	movmi	r2, #8
    35b4:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    35b8:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    35bc:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35c0:	2201      	movs	r2, #1
    35c2:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    35c4:	f384 8811 	msr	BASEPRI, r4
    35c8:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    35cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    35ce:	bf00      	nop
    35d0:	20000c7b 	.word	0x20000c7b

000035d4 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    35d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    35d8:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    35dc:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    35de:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    35e2:	2300      	movs	r3, #0
    35e4:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    35e8:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    35ea:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    35ec:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    35ee:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    35f0:	1c58      	adds	r0, r3, #1
    35f2:	d013      	beq.n	361c <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    35f4:	a801      	add	r0, sp, #4
    35f6:	9301      	str	r3, [sp, #4]
    35f8:	f7ff ff48 	bl	348c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    35fc:	9a01      	ldr	r2, [sp, #4]
    35fe:	2301      	movs	r3, #1
    3600:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    3602:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    3606:	68eb      	ldr	r3, [r5, #12]
    3608:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    360a:	a801      	add	r0, sp, #4
    360c:	f7ff ff3e 	bl	348c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3610:	9b01      	ldr	r3, [sp, #4]
    3612:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3616:	2203      	movs	r2, #3
    3618:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    361c:	692b      	ldr	r3, [r5, #16]
    361e:	1c59      	adds	r1, r3, #1
    3620:	d011      	beq.n	3646 <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    3622:	7f2a      	ldrb	r2, [r5, #28]
    3624:	9301      	str	r3, [sp, #4]
    3626:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3628:	a801      	add	r0, sp, #4
    362a:	bf14      	ite	ne
    362c:	f04f 0903 	movne.w	r9, #3
    3630:	f04f 0900 	moveq.w	r9, #0
    3634:	f7ff ff2a 	bl	348c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3638:	9b01      	ldr	r3, [sp, #4]
    363a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    363e:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3642:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3646:	696b      	ldr	r3, [r5, #20]
    3648:	1c5a      	adds	r2, r3, #1
    364a:	d013      	beq.n	3674 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    364c:	a801      	add	r0, sp, #4
    364e:	9301      	str	r3, [sp, #4]
    3650:	f7ff ff1c 	bl	348c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3654:	9a01      	ldr	r2, [sp, #4]
    3656:	2301      	movs	r3, #1
    3658:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    365a:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    365e:	696b      	ldr	r3, [r5, #20]
    3660:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3662:	a801      	add	r0, sp, #4
    3664:	f7ff ff12 	bl	348c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3668:	9b01      	ldr	r3, [sp, #4]
    366a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    366e:	2203      	movs	r2, #3
    3670:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3674:	69ab      	ldr	r3, [r5, #24]
    3676:	1c58      	adds	r0, r3, #1
    3678:	d011      	beq.n	369e <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    367a:	7f6a      	ldrb	r2, [r5, #29]
    367c:	9301      	str	r3, [sp, #4]
    367e:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3680:	a801      	add	r0, sp, #4
    3682:	bf14      	ite	ne
    3684:	f04f 0903 	movne.w	r9, #3
    3688:	f04f 0900 	moveq.w	r9, #0
    368c:	f7ff fefe 	bl	348c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3690:	9b01      	ldr	r3, [sp, #4]
    3692:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3696:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    369a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    369e:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    36a2:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    36a4:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    36a8:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    36ac:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    36b0:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    36b4:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    36b6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    36ba:	3104      	adds	r1, #4
    36bc:	4630      	mov	r0, r6
    36be:	f7ff fe33 	bl	3328 <uarte_nrfx_configure>
	if (err) {
    36c2:	4605      	mov	r5, r0
    36c4:	2800      	cmp	r0, #0
    36c6:	d146      	bne.n	3756 <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    36c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    36cc:	0799      	lsls	r1, r3, #30
    36ce:	d519      	bpl.n	3704 <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    36d0:	f107 0012 	add.w	r0, r7, #18
    36d4:	f001 f820 	bl	4718 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    36d8:	4b22      	ldr	r3, [pc, #136]	; (3764 <uarte_instance_init.isra.0+0x190>)
    36da:	4298      	cmp	r0, r3
    36dc:	d13f      	bne.n	375e <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    36de:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    36e0:	00c3      	lsls	r3, r0, #3
    36e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    36e6:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    36ea:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    36ee:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    36f2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    36f6:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    36fa:	4a1b      	ldr	r2, [pc, #108]	; (3768 <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    36fc:	2301      	movs	r3, #1
    36fe:	4083      	lsls	r3, r0
    3700:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3704:	2308      	movs	r3, #8
    3706:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    370a:	f898 3008 	ldrb.w	r3, [r8, #8]
    370e:	b95b      	cbnz	r3, 3728 <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3710:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    3714:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    3718:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    371c:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    3720:	2301      	movs	r3, #1
    3722:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3726:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3728:	f8d8 3004 	ldr.w	r3, [r8, #4]
    372c:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    372e:	bf5c      	itt	pl
    3730:	f44f 7280 	movpl.w	r2, #256	; 0x100
    3734:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3738:	06db      	lsls	r3, r3, #27
    373a:	bf44      	itt	mi
    373c:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    3740:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    3744:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    3746:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3748:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    374c:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3750:	2301      	movs	r3, #1
    3752:	60a3      	str	r3, [r4, #8]
    3754:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    3756:	4628      	mov	r0, r5
    3758:	b003      	add	sp, #12
    375a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    375e:	f06f 0504 	mvn.w	r5, #4
    3762:	e7f8      	b.n	3756 <uarte_instance_init.isra.0+0x182>
    3764:	0bad0000 	.word	0x0bad0000
    3768:	4001f000 	.word	0x4001f000

0000376c <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    376c:	4919      	ldr	r1, [pc, #100]	; (37d4 <sys_clock_timeout_handler+0x68>)
{
    376e:	b570      	push	{r4, r5, r6, lr}
    3770:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    3772:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3776:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3778:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    377c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3780:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    3782:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    3786:	f04f 0500 	mov.w	r5, #0
    378a:	d20a      	bcs.n	37a2 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    378c:	4b12      	ldr	r3, [pc, #72]	; (37d8 <sys_clock_timeout_handler+0x6c>)
    378e:	6819      	ldr	r1, [r3, #0]
    3790:	060a      	lsls	r2, r1, #24
    3792:	0a0b      	lsrs	r3, r1, #8
    3794:	1992      	adds	r2, r2, r6
    3796:	4911      	ldr	r1, [pc, #68]	; (37dc <sys_clock_timeout_handler+0x70>)
    3798:	f143 0300 	adc.w	r3, r3, #0
    379c:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    37a0:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    37a2:	f003 ffcb 	bl	773c <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    37a6:	00a3      	lsls	r3, r4, #2
    37a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    37ac:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    37b0:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    37b4:	42b2      	cmp	r2, r6
    37b6:	d10b      	bne.n	37d0 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    37b8:	b91d      	cbnz	r5, 37c2 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    37ba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    37be:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    37c2:	4b07      	ldr	r3, [pc, #28]	; (37e0 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    37c4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    37c8:	fa00 f404 	lsl.w	r4, r0, r4
    37cc:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    37d0:	bd70      	pop	{r4, r5, r6, pc}
    37d2:	bf00      	nop
    37d4:	20000408 	.word	0x20000408
    37d8:	20000bec 	.word	0x20000bec
    37dc:	200003f0 	.word	0x200003f0
    37e0:	40011000 	.word	0x40011000

000037e4 <compare_int_lock>:
{
    37e4:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    37e6:	2301      	movs	r3, #1
    37e8:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    37ea:	4a11      	ldr	r2, [pc, #68]	; (3830 <compare_int_lock+0x4c>)
    37ec:	f3bf 8f5b 	dmb	ish
    37f0:	43dc      	mvns	r4, r3
    37f2:	e852 1f00 	ldrex	r1, [r2]
    37f6:	ea01 0c04 	and.w	ip, r1, r4
    37fa:	e842 ce00 	strex	lr, ip, [r2]
    37fe:	f1be 0f00 	cmp.w	lr, #0
    3802:	d1f6      	bne.n	37f2 <compare_int_lock+0xe>
    3804:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3808:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    380c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3810:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3814:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3818:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    381c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3820:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    3824:	420b      	tst	r3, r1
}
    3826:	bf14      	ite	ne
    3828:	2001      	movne	r0, #1
    382a:	2000      	moveq	r0, #0
    382c:	bd10      	pop	{r4, pc}
    382e:	bf00      	nop
    3830:	20000be8 	.word	0x20000be8

00003834 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    3834:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3836:	4a12      	ldr	r2, [pc, #72]	; (3880 <compare_int_unlock.part.0+0x4c>)
    3838:	f3bf 8f5b 	dmb	ish
    383c:	4083      	lsls	r3, r0
    383e:	e852 1f00 	ldrex	r1, [r2]
    3842:	4319      	orrs	r1, r3
    3844:	e842 1c00 	strex	ip, r1, [r2]
    3848:	f1bc 0f00 	cmp.w	ip, #0
    384c:	d1f7      	bne.n	383e <compare_int_unlock.part.0+0xa>
    384e:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    3852:	4a0c      	ldr	r2, [pc, #48]	; (3884 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3858:	4083      	lsls	r3, r0
    385a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    385e:	4b0a      	ldr	r3, [pc, #40]	; (3888 <compare_int_unlock.part.0+0x54>)
    3860:	f3bf 8f5b 	dmb	ish
    3864:	681b      	ldr	r3, [r3, #0]
    3866:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    386a:	fa23 f000 	lsr.w	r0, r3, r0
    386e:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3870:	bf42      	ittt	mi
    3872:	4b06      	ldrmi	r3, [pc, #24]	; (388c <compare_int_unlock.part.0+0x58>)
    3874:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3878:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    387c:	4770      	bx	lr
    387e:	bf00      	nop
    3880:	20000be8 	.word	0x20000be8
    3884:	40011000 	.word	0x40011000
    3888:	20000be4 	.word	0x20000be4
    388c:	e000e100 	.word	0xe000e100

00003890 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3890:	4b0d      	ldr	r3, [pc, #52]	; (38c8 <z_nrf_rtc_timer_read+0x38>)
    3892:	681b      	ldr	r3, [r3, #0]
    3894:	0a19      	lsrs	r1, r3, #8
    3896:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3898:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    389c:	4b0b      	ldr	r3, [pc, #44]	; (38cc <z_nrf_rtc_timer_read+0x3c>)
    389e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    38a2:	18c0      	adds	r0, r0, r3
    38a4:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    38a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    38ac:	d20a      	bcs.n	38c4 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    38ae:	4b08      	ldr	r3, [pc, #32]	; (38d0 <z_nrf_rtc_timer_read+0x40>)
    38b0:	e9d3 2300 	ldrd	r2, r3, [r3]
    38b4:	4299      	cmp	r1, r3
    38b6:	bf08      	it	eq
    38b8:	4290      	cmpeq	r0, r2
    38ba:	d203      	bcs.n	38c4 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    38bc:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    38c0:	f141 0100 	adc.w	r1, r1, #0
}
    38c4:	4770      	bx	lr
    38c6:	bf00      	nop
    38c8:	20000bec 	.word	0x20000bec
    38cc:	40011000 	.word	0x40011000
    38d0:	200003f0 	.word	0x200003f0

000038d4 <compare_set>:
{
    38d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    38d8:	b085      	sub	sp, #20
    38da:	4616      	mov	r6, r2
    38dc:	461f      	mov	r7, r3
    38de:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    38e0:	f7ff ff80 	bl	37e4 <compare_int_lock>
    38e4:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    38e6:	f7ff ffd3 	bl	3890 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    38ea:	42b9      	cmp	r1, r7
    38ec:	bf08      	it	eq
    38ee:	42b0      	cmpeq	r0, r6
    38f0:	d27f      	bcs.n	39f2 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    38f2:	ebb6 0800 	subs.w	r8, r6, r0
    38f6:	eb67 0901 	sbc.w	r9, r7, r1
    38fa:	2300      	movs	r3, #0
    38fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3900:	454b      	cmp	r3, r9
    3902:	bf08      	it	eq
    3904:	4542      	cmpeq	r2, r8
    3906:	f0c0 8085 	bcc.w	3a14 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    390a:	4b44      	ldr	r3, [pc, #272]	; (3a1c <compare_set+0x148>)
    390c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3910:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    3914:	429f      	cmp	r7, r3
    3916:	bf08      	it	eq
    3918:	4296      	cmpeq	r6, r2
    391a:	d054      	beq.n	39c6 <compare_set+0xf2>
    391c:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3920:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    3924:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3928:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    392c:	fa0b f205 	lsl.w	r2, fp, r5
    3930:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3934:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3938:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    393c:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    393e:	4a38      	ldr	r2, [pc, #224]	; (3a20 <compare_set+0x14c>)
    return p_reg->CC[ch];
    3940:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    3944:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3948:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    394c:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3950:	461c      	mov	r4, r3
    3952:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    3954:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3958:	eba0 000a 	sub.w	r0, r0, sl
    395c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3960:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    3964:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    3966:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    396a:	d105      	bne.n	3978 <compare_set+0xa4>
    396c:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    396e:	2013      	movs	r0, #19
    3970:	f005 fc91 	bl	9296 <z_impl_k_busy_wait>
    3974:	4a2a      	ldr	r2, [pc, #168]	; (3a20 <compare_set+0x14c>)
    3976:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    3978:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    397a:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    397e:	eba4 000c 	sub.w	r0, r4, ip
    3982:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    3986:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    398a:	bf88      	it	hi
    398c:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    398e:	2000      	movs	r0, #0
    3990:	f8c8 0000 	str.w	r0, [r8]
    3994:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3998:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    399c:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    39a0:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    39a4:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    39a8:	4582      	cmp	sl, r0
    39aa:	d006      	beq.n	39ba <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    39ac:	1a20      	subs	r0, r4, r0
    39ae:	3802      	subs	r0, #2
    39b0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    39b4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    39b8:	d819      	bhi.n	39ee <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    39ba:	1ae4      	subs	r4, r4, r3
    39bc:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    39c0:	1932      	adds	r2, r6, r4
    39c2:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    39c6:	4c15      	ldr	r4, [pc, #84]	; (3a1c <compare_set+0x148>)
    39c8:	0129      	lsls	r1, r5, #4
    39ca:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    39ce:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    39d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    39d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    39d6:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    39d8:	6043      	str	r3, [r0, #4]
	return ret;
    39da:	2400      	movs	r4, #0
	if (key) {
    39dc:	9b01      	ldr	r3, [sp, #4]
    39de:	b113      	cbz	r3, 39e6 <compare_set+0x112>
    39e0:	4628      	mov	r0, r5
    39e2:	f7ff ff27 	bl	3834 <compare_int_unlock.part.0>
}
    39e6:	4620      	mov	r0, r4
    39e8:	b005      	add	sp, #20
    39ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    39ee:	4620      	mov	r0, r4
    39f0:	e7b0      	b.n	3954 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    39f2:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    39f4:	4a0b      	ldr	r2, [pc, #44]	; (3a24 <compare_set+0x150>)
    39f6:	f3bf 8f5b 	dmb	ish
    39fa:	40ab      	lsls	r3, r5
    39fc:	e852 1f00 	ldrex	r1, [r2]
    3a00:	4319      	orrs	r1, r3
    3a02:	e842 1000 	strex	r0, r1, [r2]
    3a06:	2800      	cmp	r0, #0
    3a08:	d1f8      	bne.n	39fc <compare_set+0x128>
    3a0a:	f3bf 8f5b 	dmb	ish
    3a0e:	4632      	mov	r2, r6
    3a10:	463b      	mov	r3, r7
    3a12:	e7d8      	b.n	39c6 <compare_set+0xf2>
			return -EINVAL;
    3a14:	f06f 0415 	mvn.w	r4, #21
    3a18:	e7e0      	b.n	39dc <compare_set+0x108>
    3a1a:	bf00      	nop
    3a1c:	200003f8 	.word	0x200003f8
    3a20:	40011000 	.word	0x40011000
    3a24:	20000be4 	.word	0x20000be4

00003a28 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3a28:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3a2a:	4b19      	ldr	r3, [pc, #100]	; (3a90 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3a2c:	4d19      	ldr	r5, [pc, #100]	; (3a94 <sys_clock_driver_init+0x6c>)
    3a2e:	2400      	movs	r4, #0
    3a30:	f04f 30ff 	mov.w	r0, #4294967295
    3a34:	f04f 31ff 	mov.w	r1, #4294967295
    3a38:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    3a3c:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3a40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3a44:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3a48:	4b13      	ldr	r3, [pc, #76]	; (3a98 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT>)
    3a4a:	2602      	movs	r6, #2
    3a4c:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3a50:	2101      	movs	r1, #1
    3a52:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    3a56:	2011      	movs	r0, #17
    3a58:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3a5c:	4622      	mov	r2, r4
    3a5e:	f7fe f965 	bl	1d2c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    3a62:	2011      	movs	r0, #17
    3a64:	f7fe f944 	bl	1cf0 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3a68:	4a0c      	ldr	r2, [pc, #48]	; (3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>)
    3a6a:	2301      	movs	r3, #1
    3a6c:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3a6e:	4a0c      	ldr	r2, [pc, #48]	; (3aa0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8>)
    3a70:	602b      	str	r3, [r5, #0]
    3a72:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3a74:	4b0b      	ldr	r3, [pc, #44]	; (3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>)
    3a76:	4a0c      	ldr	r2, [pc, #48]	; (3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>)
    3a78:	9300      	str	r3, [sp, #0]
    3a7a:	9401      	str	r4, [sp, #4]
    3a7c:	2300      	movs	r3, #0
    3a7e:	4620      	mov	r0, r4
    3a80:	f7ff ff28 	bl	38d4 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3a84:	4630      	mov	r0, r6
    3a86:	f7ff f907 	bl	2c98 <z_nrf_clock_control_lf_on>

	return 0;
}
    3a8a:	4620      	mov	r0, r4
    3a8c:	b002      	add	sp, #8
    3a8e:	bd70      	pop	{r4, r5, r6, pc}
    3a90:	200003f8 	.word	0x200003f8
    3a94:	40011000 	.word	0x40011000
    3a98:	e000e100 	.word	0xe000e100
    3a9c:	40011008 	.word	0x40011008
    3aa0:	20000be8 	.word	0x20000be8
    3aa4:	0000376d 	.word	0x0000376d
    3aa8:	007fffff 	.word	0x007fffff

00003aac <rtc_nrf_isr>:
{
    3aac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3ab0:	4c34      	ldr	r4, [pc, #208]	; (3b84 <rtc_nrf_isr+0xd8>)
    3ab2:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3ab6:	079a      	lsls	r2, r3, #30
    3ab8:	d509      	bpl.n	3ace <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3aba:	4b33      	ldr	r3, [pc, #204]	; (3b88 <rtc_nrf_isr+0xdc>)
    3abc:	681a      	ldr	r2, [r3, #0]
    3abe:	b132      	cbz	r2, 3ace <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3ac0:	2200      	movs	r2, #0
    3ac2:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    3ac4:	4a31      	ldr	r2, [pc, #196]	; (3b8c <rtc_nrf_isr+0xe0>)
    3ac6:	681b      	ldr	r3, [r3, #0]
    3ac8:	6813      	ldr	r3, [r2, #0]
    3aca:	3301      	adds	r3, #1
    3acc:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3ace:	f04f 0320 	mov.w	r3, #32
    3ad2:	f3ef 8211 	mrs	r2, BASEPRI
    3ad6:	f383 8812 	msr	BASEPRI_MAX, r3
    3ada:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3ade:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3ae2:	03db      	lsls	r3, r3, #15
    3ae4:	d512      	bpl.n	3b0c <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3ae6:	f3bf 8f5b 	dmb	ish
    3aea:	4b29      	ldr	r3, [pc, #164]	; (3b90 <rtc_nrf_isr+0xe4>)
    3aec:	e853 1f00 	ldrex	r1, [r3]
    3af0:	f021 0001 	bic.w	r0, r1, #1
    3af4:	e843 0600 	strex	r6, r0, [r3]
    3af8:	2e00      	cmp	r6, #0
    3afa:	d1f7      	bne.n	3aec <rtc_nrf_isr+0x40>
    3afc:	f3bf 8f5b 	dmb	ish
    3b00:	4b24      	ldr	r3, [pc, #144]	; (3b94 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3b02:	2900      	cmp	r1, #0
    3b04:	d136      	bne.n	3b74 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3b06:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3b08:	2900      	cmp	r1, #0
    3b0a:	d133      	bne.n	3b74 <rtc_nrf_isr+0xc8>
{
    3b0c:	2300      	movs	r3, #0
	__asm__ volatile(
    3b0e:	f382 8811 	msr	BASEPRI, r2
    3b12:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3b16:	b353      	cbz	r3, 3b6e <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    3b18:	f7ff feba 	bl	3890 <z_nrf_rtc_timer_read>
    3b1c:	4606      	mov	r6, r0
	__asm__ volatile(
    3b1e:	f04f 0320 	mov.w	r3, #32
    3b22:	f3ef 8011 	mrs	r0, BASEPRI
    3b26:	f383 8812 	msr	BASEPRI_MAX, r3
    3b2a:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3b2e:	4b1a      	ldr	r3, [pc, #104]	; (3b98 <rtc_nrf_isr+0xec>)
    3b30:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    3b34:	4549      	cmp	r1, r9
    3b36:	bf08      	it	eq
    3b38:	4546      	cmpeq	r6, r8
    3b3a:	f04f 0200 	mov.w	r2, #0
    3b3e:	d31e      	bcc.n	3b7e <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3b40:	f04f 36ff 	mov.w	r6, #4294967295
    3b44:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    3b48:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3b4c:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    3b50:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3b52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3b56:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3b5a:	f380 8811 	msr	BASEPRI, r0
    3b5e:	f3bf 8f6f 	isb	sy
		if (handler) {
    3b62:	b121      	cbz	r1, 3b6e <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    3b64:	9500      	str	r5, [sp, #0]
    3b66:	4642      	mov	r2, r8
    3b68:	464b      	mov	r3, r9
    3b6a:	2000      	movs	r0, #0
    3b6c:	4788      	blx	r1
}
    3b6e:	b003      	add	sp, #12
    3b70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3b74:	2100      	movs	r1, #0
    3b76:	6019      	str	r1, [r3, #0]
    3b78:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3b7a:	2301      	movs	r3, #1
}
    3b7c:	e7c7      	b.n	3b0e <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3b7e:	4611      	mov	r1, r2
    3b80:	e7eb      	b.n	3b5a <rtc_nrf_isr+0xae>
    3b82:	bf00      	nop
    3b84:	40011000 	.word	0x40011000
    3b88:	40011104 	.word	0x40011104
    3b8c:	20000bec 	.word	0x20000bec
    3b90:	20000be4 	.word	0x20000be4
    3b94:	40011140 	.word	0x40011140
    3b98:	200003f8 	.word	0x200003f8

00003b9c <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b9c:	4b14      	ldr	r3, [pc, #80]	; (3bf0 <sys_clock_set_timeout+0x54>)
{
    3b9e:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3ba0:	f1b0 3fff 	cmp.w	r0, #4294967295
    3ba4:	bf08      	it	eq
    3ba6:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3ba8:	1e44      	subs	r4, r0, #1
    3baa:	2c00      	cmp	r4, #0
    3bac:	dd1e      	ble.n	3bec <sys_clock_set_timeout+0x50>
    3bae:	429c      	cmp	r4, r3
    3bb0:	bfa8      	it	ge
    3bb2:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3bb4:	f7ff fe6c 	bl	3890 <z_nrf_rtc_timer_read>
    3bb8:	4b0e      	ldr	r3, [pc, #56]	; (3bf4 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3bba:	490f      	ldr	r1, [pc, #60]	; (3bf8 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
    3bc0:	1a80      	subs	r0, r0, r2
		ticks = 0;
    3bc2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3bc6:	bf28      	it	cs
    3bc8:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    3bca:	3001      	adds	r0, #1
    3bcc:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    3bce:	4808      	ldr	r0, [pc, #32]	; (3bf0 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3bd0:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    3bd2:	4284      	cmp	r4, r0
    3bd4:	bf28      	it	cs
    3bd6:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3bd8:	1912      	adds	r2, r2, r4
    3bda:	f04f 0000 	mov.w	r0, #0
    3bde:	9001      	str	r0, [sp, #4]
    3be0:	f143 0300 	adc.w	r3, r3, #0
    3be4:	f7ff fe76 	bl	38d4 <compare_set>
}
    3be8:	b002      	add	sp, #8
    3bea:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3bec:	2400      	movs	r4, #0
    3bee:	e7e1      	b.n	3bb4 <sys_clock_set_timeout+0x18>
    3bf0:	007fffff 	.word	0x007fffff
    3bf4:	20000408 	.word	0x20000408
    3bf8:	0000376d 	.word	0x0000376d

00003bfc <sys_clock_elapsed>:
{
    3bfc:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    3bfe:	f7ff fe47 	bl	3890 <z_nrf_rtc_timer_read>
    3c02:	4b02      	ldr	r3, [pc, #8]	; (3c0c <sys_clock_elapsed+0x10>)
    3c04:	681b      	ldr	r3, [r3, #0]
}
    3c06:	1ac0      	subs	r0, r0, r3
    3c08:	bd08      	pop	{r3, pc}
    3c0a:	bf00      	nop
    3c0c:	20000408 	.word	0x20000408

00003c10 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    3c10:	b508      	push	{r3, lr}
    switch (domain)
    3c12:	b178      	cbz	r0, 3c34 <nrf_clock_is_running.constprop.0+0x24>
    3c14:	2801      	cmp	r0, #1
    3c16:	d01c      	beq.n	3c52 <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    3c18:	4a14      	ldr	r2, [pc, #80]	; (3c6c <nrf_clock_is_running.constprop.0+0x5c>)
    3c1a:	4915      	ldr	r1, [pc, #84]	; (3c70 <nrf_clock_is_running.constprop.0+0x60>)
    3c1c:	4815      	ldr	r0, [pc, #84]	; (3c74 <nrf_clock_is_running.constprop.0+0x64>)
    3c1e:	f44f 734f 	mov.w	r3, #828	; 0x33c
    3c22:	f004 ff7a 	bl	8b1a <printk>
    3c26:	4811      	ldr	r0, [pc, #68]	; (3c6c <nrf_clock_is_running.constprop.0+0x5c>)
    3c28:	f44f 714f 	mov.w	r1, #828	; 0x33c
    3c2c:	f004 fd86 	bl	873c <assert_post_action>
            return false;
    3c30:	2000      	movs	r0, #0
    3c32:	e00d      	b.n	3c50 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    3c34:	b131      	cbz	r1, 3c44 <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3c36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c3a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3c3e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    3c42:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c48:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3c4c:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    3c50:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    3c52:	b131      	cbz	r1, 3c62 <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3c54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c58:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    3c5c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3c60:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3c62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c66:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    3c6a:	e7ef      	b.n	3c4c <nrf_clock_is_running.constprop.0+0x3c>
    3c6c:	0000a298 	.word	0x0000a298
    3c70:	0000a440 	.word	0x0000a440
    3c74:	00009ab1 	.word	0x00009ab1

00003c78 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    3c78:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    3c7a:	4604      	mov	r4, r0
    3c7c:	b948      	cbnz	r0, 3c92 <nrfx_clock_init+0x1a>
    3c7e:	490a      	ldr	r1, [pc, #40]	; (3ca8 <nrfx_clock_init+0x30>)
    3c80:	480a      	ldr	r0, [pc, #40]	; (3cac <nrfx_clock_init+0x34>)
    3c82:	4a0b      	ldr	r2, [pc, #44]	; (3cb0 <nrfx_clock_init+0x38>)
    3c84:	23bd      	movs	r3, #189	; 0xbd
    3c86:	f004 ff48 	bl	8b1a <printk>
    3c8a:	4809      	ldr	r0, [pc, #36]	; (3cb0 <nrfx_clock_init+0x38>)
    3c8c:	21bd      	movs	r1, #189	; 0xbd
    3c8e:	f004 fd55 	bl	873c <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3c92:	4b08      	ldr	r3, [pc, #32]	; (3cb4 <nrfx_clock_init+0x3c>)
    3c94:	791a      	ldrb	r2, [r3, #4]
    3c96:	b922      	cbnz	r2, 3ca2 <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3c98:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    3c9a:	4807      	ldr	r0, [pc, #28]	; (3cb8 <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    3c9c:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    3c9e:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3ca0:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3ca2:	4806      	ldr	r0, [pc, #24]	; (3cbc <nrfx_clock_init+0x44>)
    return err_code;
    3ca4:	e7fc      	b.n	3ca0 <nrfx_clock_init+0x28>
    3ca6:	bf00      	nop
    3ca8:	0000a309 	.word	0x0000a309
    3cac:	00009ab1 	.word	0x00009ab1
    3cb0:	0000a2cc 	.word	0x0000a2cc
    3cb4:	20000bf0 	.word	0x20000bf0
    3cb8:	0bad0000 	.word	0x0bad0000
    3cbc:	0bad000c 	.word	0x0bad000c

00003cc0 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    3cc0:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3cc2:	4b0b      	ldr	r3, [pc, #44]	; (3cf0 <nrfx_clock_enable+0x30>)
    3cc4:	791b      	ldrb	r3, [r3, #4]
    3cc6:	b94b      	cbnz	r3, 3cdc <nrfx_clock_enable+0x1c>
    3cc8:	490a      	ldr	r1, [pc, #40]	; (3cf4 <nrfx_clock_enable+0x34>)
    3cca:	480b      	ldr	r0, [pc, #44]	; (3cf8 <nrfx_clock_enable+0x38>)
    3ccc:	4a0b      	ldr	r2, [pc, #44]	; (3cfc <nrfx_clock_enable+0x3c>)
    3cce:	23d6      	movs	r3, #214	; 0xd6
    3cd0:	f004 ff23 	bl	8b1a <printk>
    3cd4:	4809      	ldr	r0, [pc, #36]	; (3cfc <nrfx_clock_enable+0x3c>)
    3cd6:	21d6      	movs	r1, #214	; 0xd6
    3cd8:	f004 fd30 	bl	873c <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    3cdc:	2000      	movs	r0, #0
    3cde:	f7fe f817 	bl	1d10 <arch_irq_is_enabled>
    3ce2:	b918      	cbnz	r0, 3cec <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    3ce4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    3ce8:	f7fe b802 	b.w	1cf0 <arch_irq_enable>
    3cec:	bd08      	pop	{r3, pc}
    3cee:	bf00      	nop
    3cf0:	20000bf0 	.word	0x20000bf0
    3cf4:	0000a317 	.word	0x0000a317
    3cf8:	00009ab1 	.word	0x00009ab1
    3cfc:	0000a2cc 	.word	0x0000a2cc

00003d00 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3d00:	4b22      	ldr	r3, [pc, #136]	; (3d8c <nrfx_clock_start+0x8c>)
    3d02:	791b      	ldrb	r3, [r3, #4]
{
    3d04:	b513      	push	{r0, r1, r4, lr}
    3d06:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3d08:	b95b      	cbnz	r3, 3d22 <nrfx_clock_start+0x22>
    3d0a:	4921      	ldr	r1, [pc, #132]	; (3d90 <nrfx_clock_start+0x90>)
    3d0c:	4821      	ldr	r0, [pc, #132]	; (3d94 <nrfx_clock_start+0x94>)
    3d0e:	4a22      	ldr	r2, [pc, #136]	; (3d98 <nrfx_clock_start+0x98>)
    3d10:	f44f 7389 	mov.w	r3, #274	; 0x112
    3d14:	f004 ff01 	bl	8b1a <printk>
    3d18:	481f      	ldr	r0, [pc, #124]	; (3d98 <nrfx_clock_start+0x98>)
    3d1a:	f44f 7189 	mov.w	r1, #274	; 0x112
    3d1e:	f004 fd0d 	bl	873c <assert_post_action>
    switch (domain)
    3d22:	b174      	cbz	r4, 3d42 <nrfx_clock_start+0x42>
    3d24:	2c01      	cmp	r4, #1
    3d26:	d027      	beq.n	3d78 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3d28:	4a1b      	ldr	r2, [pc, #108]	; (3d98 <nrfx_clock_start+0x98>)
    3d2a:	491c      	ldr	r1, [pc, #112]	; (3d9c <nrfx_clock_start+0x9c>)
    3d2c:	4819      	ldr	r0, [pc, #100]	; (3d94 <nrfx_clock_start+0x94>)
    3d2e:	f44f 73a2 	mov.w	r3, #324	; 0x144
    3d32:	f004 fef2 	bl	8b1a <printk>
    3d36:	4818      	ldr	r0, [pc, #96]	; (3d98 <nrfx_clock_start+0x98>)
    3d38:	f44f 71a2 	mov.w	r1, #324	; 0x144
    3d3c:	f004 fcfe 	bl	873c <assert_post_action>
            break;
    }
}
    3d40:	e016      	b.n	3d70 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3d42:	a901      	add	r1, sp, #4
    3d44:	4620      	mov	r0, r4
    3d46:	f7ff ff63 	bl	3c10 <nrf_clock_is_running.constprop.0>
    3d4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d4e:	b188      	cbz	r0, 3d74 <nrfx_clock_start+0x74>
    3d50:	9a01      	ldr	r2, [sp, #4]
    3d52:	2a01      	cmp	r2, #1
    3d54:	d10e      	bne.n	3d74 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3d56:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d5a:	4b11      	ldr	r3, [pc, #68]	; (3da0 <nrfx_clock_start+0xa0>)
    3d5c:	2200      	movs	r2, #0
    3d5e:	601a      	str	r2, [r3, #0]
    3d60:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3d62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d66:	2202      	movs	r2, #2
    3d68:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d6c:	2201      	movs	r2, #1
    3d6e:	609a      	str	r2, [r3, #8]
}
    3d70:	b002      	add	sp, #8
    3d72:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    3d74:	2200      	movs	r2, #0
    3d76:	e7ee      	b.n	3d56 <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d78:	4b0a      	ldr	r3, [pc, #40]	; (3da4 <nrfx_clock_start+0xa4>)
    3d7a:	2200      	movs	r2, #0
    3d7c:	601a      	str	r2, [r3, #0]
    3d7e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d84:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d88:	601c      	str	r4, [r3, #0]
}
    3d8a:	e7f1      	b.n	3d70 <nrfx_clock_start+0x70>
    3d8c:	20000bf0 	.word	0x20000bf0
    3d90:	0000a317 	.word	0x0000a317
    3d94:	00009ab1 	.word	0x00009ab1
    3d98:	0000a2cc 	.word	0x0000a2cc
    3d9c:	0000a440 	.word	0x0000a440
    3da0:	40000104 	.word	0x40000104
    3da4:	40000100 	.word	0x40000100

00003da8 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    3da8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3daa:	4d2f      	ldr	r5, [pc, #188]	; (3e68 <nrfx_clock_stop+0xc0>)
    3dac:	792a      	ldrb	r2, [r5, #4]
{
    3dae:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3db0:	b95a      	cbnz	r2, 3dca <nrfx_clock_stop+0x22>
    3db2:	492e      	ldr	r1, [pc, #184]	; (3e6c <nrfx_clock_stop+0xc4>)
    3db4:	482e      	ldr	r0, [pc, #184]	; (3e70 <nrfx_clock_stop+0xc8>)
    3db6:	4a2f      	ldr	r2, [pc, #188]	; (3e74 <nrfx_clock_stop+0xcc>)
    3db8:	f240 134b 	movw	r3, #331	; 0x14b
    3dbc:	f004 fead 	bl	8b1a <printk>
    3dc0:	482c      	ldr	r0, [pc, #176]	; (3e74 <nrfx_clock_stop+0xcc>)
    3dc2:	f240 114b 	movw	r1, #331	; 0x14b
    3dc6:	f004 fcb9 	bl	873c <assert_post_action>
    switch (domain)
    3dca:	b17c      	cbz	r4, 3dec <nrfx_clock_stop+0x44>
    3dcc:	2c01      	cmp	r4, #1
    3dce:	d028      	beq.n	3e22 <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3dd0:	4929      	ldr	r1, [pc, #164]	; (3e78 <nrfx_clock_stop+0xd0>)
    3dd2:	4827      	ldr	r0, [pc, #156]	; (3e70 <nrfx_clock_stop+0xc8>)
    3dd4:	4a27      	ldr	r2, [pc, #156]	; (3e74 <nrfx_clock_stop+0xcc>)
    3dd6:	f240 1367 	movw	r3, #359	; 0x167
    3dda:	f004 fe9e 	bl	8b1a <printk>
    3dde:	4825      	ldr	r0, [pc, #148]	; (3e74 <nrfx_clock_stop+0xcc>)
    3de0:	f240 1167 	movw	r1, #359	; 0x167
    3de4:	f004 fcaa 	bl	873c <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3de8:	b003      	add	sp, #12
    3dea:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    3dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3df0:	2202      	movs	r2, #2
    3df2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3df6:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    3dfa:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3dfe:	2201      	movs	r2, #1
    3e00:	681b      	ldr	r3, [r3, #0]
    3e02:	4b1e      	ldr	r3, [pc, #120]	; (3e7c <nrfx_clock_stop+0xd4>)
    3e04:	f242 7410 	movw	r4, #10000	; 0x2710
    3e08:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    3e0a:	2100      	movs	r1, #0
    3e0c:	4608      	mov	r0, r1
    3e0e:	f7ff feff 	bl	3c10 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    3e12:	2800      	cmp	r0, #0
    3e14:	d0e8      	beq.n	3de8 <nrfx_clock_stop+0x40>
    3e16:	2001      	movs	r0, #1
    3e18:	f005 f901 	bl	901e <nrfx_busy_wait>
    3e1c:	3c01      	subs	r4, #1
    3e1e:	d1f4      	bne.n	3e0a <nrfx_clock_stop+0x62>
    3e20:	e7e2      	b.n	3de8 <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    3e22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e26:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3e28:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e2c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3e30:	f503 7380 	add.w	r3, r3, #256	; 0x100
    3e34:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3e36:	4b12      	ldr	r3, [pc, #72]	; (3e80 <nrfx_clock_stop+0xd8>)
    3e38:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3e3a:	f88d 4007 	strb.w	r4, [sp, #7]
    3e3e:	f242 7410 	movw	r4, #10000	; 0x2710
    3e42:	f10d 0107 	add.w	r1, sp, #7
    3e46:	2001      	movs	r0, #1
    3e48:	f7ff fee2 	bl	3c10 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3e4c:	b910      	cbnz	r0, 3e54 <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    3e4e:	2300      	movs	r3, #0
    3e50:	716b      	strb	r3, [r5, #5]
    3e52:	e7c9      	b.n	3de8 <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3e54:	f89d 0007 	ldrb.w	r0, [sp, #7]
    3e58:	2801      	cmp	r0, #1
    3e5a:	d1f8      	bne.n	3e4e <nrfx_clock_stop+0xa6>
    3e5c:	f005 f8df 	bl	901e <nrfx_busy_wait>
    3e60:	3c01      	subs	r4, #1
    3e62:	d1ee      	bne.n	3e42 <nrfx_clock_stop+0x9a>
    3e64:	e7f3      	b.n	3e4e <nrfx_clock_stop+0xa6>
    3e66:	bf00      	nop
    3e68:	20000bf0 	.word	0x20000bf0
    3e6c:	0000a317 	.word	0x0000a317
    3e70:	00009ab1 	.word	0x00009ab1
    3e74:	0000a2cc 	.word	0x0000a2cc
    3e78:	0000a440 	.word	0x0000a440
    3e7c:	4000000c 	.word	0x4000000c
    3e80:	40000004 	.word	0x40000004

00003e84 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3e84:	4b16      	ldr	r3, [pc, #88]	; (3ee0 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3e86:	b507      	push	{r0, r1, r2, lr}
    3e88:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3e8a:	b16a      	cbz	r2, 3ea8 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e8c:	2200      	movs	r2, #0
    3e8e:	601a      	str	r2, [r3, #0]
    3e90:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3e92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3e96:	2201      	movs	r2, #1
    3e98:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3e9c:	4b11      	ldr	r3, [pc, #68]	; (3ee4 <nrfx_power_clock_irq_handler+0x60>)
    3e9e:	7958      	ldrb	r0, [r3, #5]
    3ea0:	b910      	cbnz	r0, 3ea8 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    3ea2:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3ea4:	681b      	ldr	r3, [r3, #0]
    3ea6:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3ea8:	4b0f      	ldr	r3, [pc, #60]	; (3ee8 <nrfx_power_clock_irq_handler+0x64>)
    3eaa:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3eac:	b16a      	cbz	r2, 3eca <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3eae:	2000      	movs	r0, #0
    3eb0:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    3eb2:	a901      	add	r1, sp, #4
    3eb4:	681b      	ldr	r3, [r3, #0]
    3eb6:	f7ff feab 	bl	3c10 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3eba:	9a01      	ldr	r2, [sp, #4]
    3ebc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ec0:	b932      	cbnz	r2, 3ed0 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3ec2:	2201      	movs	r2, #1
    3ec4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ec8:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3eca:	b003      	add	sp, #12
    3ecc:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    3ed0:	2202      	movs	r2, #2
    3ed2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3ed6:	4b03      	ldr	r3, [pc, #12]	; (3ee4 <nrfx_power_clock_irq_handler+0x60>)
    3ed8:	2001      	movs	r0, #1
    3eda:	681b      	ldr	r3, [r3, #0]
    3edc:	4798      	blx	r3
}
    3ede:	e7f4      	b.n	3eca <nrfx_power_clock_irq_handler+0x46>
    3ee0:	40000100 	.word	0x40000100
    3ee4:	20000bf0 	.word	0x20000bf0
    3ee8:	40000104 	.word	0x40000104

00003eec <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3eec:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    3eee:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    3ef0:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    3ef2:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    3ef6:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    3ef8:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    3efc:	d014      	beq.n	3f28 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3efe:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3f02:	fa05 f204 	lsl.w	r2, r5, r4
    3f06:	ea23 0202 	bic.w	r2, r3, r2
    3f0a:	e850 6f00 	ldrex	r6, [r0]
    3f0e:	429e      	cmp	r6, r3
    3f10:	d104      	bne.n	3f1c <nrfx_flag32_alloc+0x30>
    3f12:	e840 2c00 	strex	ip, r2, [r0]
    3f16:	f1bc 0f00 	cmp.w	ip, #0
    3f1a:	d1f6      	bne.n	3f0a <nrfx_flag32_alloc+0x1e>
    3f1c:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3f20:	d1e6      	bne.n	3ef0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3f22:	4802      	ldr	r0, [pc, #8]	; (3f2c <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    3f24:	700c      	strb	r4, [r1, #0]
}
    3f26:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3f28:	4801      	ldr	r0, [pc, #4]	; (3f30 <nrfx_flag32_alloc+0x44>)
    3f2a:	e7fc      	b.n	3f26 <nrfx_flag32_alloc+0x3a>
    3f2c:	0bad0000 	.word	0x0bad0000
    3f30:	0bad0002 	.word	0x0bad0002

00003f34 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3f34:	6803      	ldr	r3, [r0, #0]
    3f36:	40cb      	lsrs	r3, r1
    3f38:	07db      	lsls	r3, r3, #31
{
    3f3a:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3f3c:	d415      	bmi.n	3f6a <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3f3e:	2301      	movs	r3, #1
    3f40:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3f44:	6803      	ldr	r3, [r0, #0]
    3f46:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3f4a:	ea41 0203 	orr.w	r2, r1, r3
    3f4e:	e850 4f00 	ldrex	r4, [r0]
    3f52:	429c      	cmp	r4, r3
    3f54:	d104      	bne.n	3f60 <nrfx_flag32_free+0x2c>
    3f56:	e840 2c00 	strex	ip, r2, [r0]
    3f5a:	f1bc 0f00 	cmp.w	ip, #0
    3f5e:	d1f6      	bne.n	3f4e <nrfx_flag32_free+0x1a>
    3f60:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3f64:	d1ee      	bne.n	3f44 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3f66:	4802      	ldr	r0, [pc, #8]	; (3f70 <nrfx_flag32_free+0x3c>)
}
    3f68:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3f6a:	4802      	ldr	r0, [pc, #8]	; (3f74 <nrfx_flag32_free+0x40>)
    3f6c:	e7fc      	b.n	3f68 <nrfx_flag32_free+0x34>
    3f6e:	bf00      	nop
    3f70:	0bad0000 	.word	0x0bad0000
    3f74:	0bad0004 	.word	0x0bad0004

00003f78 <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3f78:	4b05      	ldr	r3, [pc, #20]	; (3f90 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3f7a:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3f7c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    3f80:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    3f84:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    3f88:	4258      	negs	r0, r3
    3f8a:	4158      	adcs	r0, r3
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop
    3f90:	20000100 	.word	0x20000100

00003f94 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3f94:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3f96:	f100 0308 	add.w	r3, r0, #8
    3f9a:	4c0c      	ldr	r4, [pc, #48]	; (3fcc <call_handler+0x38>)
    3f9c:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3fa0:	05da      	lsls	r2, r3, #23
{
    3fa2:	4605      	mov	r5, r0
    3fa4:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3fa6:	d507      	bpl.n	3fb8 <call_handler+0x24>
    3fa8:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3fac:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3fb0:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3fb4:	6852      	ldr	r2, [r2, #4]
    3fb6:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    3fb8:	68a3      	ldr	r3, [r4, #8]
    3fba:	b12b      	cbz	r3, 3fc8 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3fbc:	68e2      	ldr	r2, [r4, #12]
    3fbe:	4631      	mov	r1, r6
    3fc0:	4628      	mov	r0, r5
    }
}
    3fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3fc6:	4718      	bx	r3
}
    3fc8:	bd70      	pop	{r4, r5, r6, pc}
    3fca:	bf00      	nop
    3fcc:	20000100 	.word	0x20000100

00003fd0 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3fd0:	4b19      	ldr	r3, [pc, #100]	; (4038 <release_handler+0x68>)
    3fd2:	3008      	adds	r0, #8
{
    3fd4:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3fd6:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3fda:	05d1      	lsls	r1, r2, #23
    3fdc:	d51d      	bpl.n	401a <release_handler+0x4a>
    3fde:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3fe2:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    3fe6:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3fea:	f103 0410 	add.w	r4, r3, #16
    3fee:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3ff0:	f834 2b02 	ldrh.w	r2, [r4], #2
    3ff4:	f412 7f80 	tst.w	r2, #256	; 0x100
    3ff8:	d003      	beq.n	4002 <release_handler+0x32>
    3ffa:	f3c2 2243 	ubfx	r2, r2, #9, #4
    3ffe:	4291      	cmp	r1, r2
    4000:	d00b      	beq.n	401a <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4002:	3001      	adds	r0, #1
    4004:	2830      	cmp	r0, #48	; 0x30
    4006:	d1f3      	bne.n	3ff0 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4008:	2200      	movs	r2, #0
    400a:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    400e:	480b      	ldr	r0, [pc, #44]	; (403c <release_handler+0x6c>)
    4010:	f7ff ff90 	bl	3f34 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4014:	4b0a      	ldr	r3, [pc, #40]	; (4040 <release_handler+0x70>)
    4016:	4298      	cmp	r0, r3
    4018:	d100      	bne.n	401c <release_handler+0x4c>
}
    401a:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    401c:	4909      	ldr	r1, [pc, #36]	; (4044 <release_handler+0x74>)
    401e:	480a      	ldr	r0, [pc, #40]	; (4048 <release_handler+0x78>)
    4020:	4a0a      	ldr	r2, [pc, #40]	; (404c <release_handler+0x7c>)
    4022:	f44f 7399 	mov.w	r3, #306	; 0x132
    4026:	f004 fd78 	bl	8b1a <printk>
}
    402a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    402e:	4807      	ldr	r0, [pc, #28]	; (404c <release_handler+0x7c>)
    4030:	f44f 7199 	mov.w	r1, #306	; 0x132
    4034:	f004 bb82 	b.w	873c <assert_post_action>
    4038:	20000100 	.word	0x20000100
    403c:	20000174 	.word	0x20000174
    4040:	0bad0000 	.word	0x0bad0000
    4044:	0000a399 	.word	0x0000a399
    4048:	00009ab1 	.word	0x00009ab1
    404c:	0000a335 	.word	0x0000a335

00004050 <pin_handler_trigger_uninit>:
{
    4050:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4052:	4c0a      	ldr	r4, [pc, #40]	; (407c <pin_handler_trigger_uninit+0x2c>)
    4054:	f100 0508 	add.w	r5, r0, #8
    4058:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    405c:	069a      	lsls	r2, r3, #26
    405e:	d506      	bpl.n	406e <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4060:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4062:	4a07      	ldr	r2, [pc, #28]	; (4080 <pin_handler_trigger_uninit+0x30>)
    4064:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4068:	2100      	movs	r1, #0
    406a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    406e:	f7ff ffaf 	bl	3fd0 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4072:	2300      	movs	r3, #0
    4074:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4078:	bd38      	pop	{r3, r4, r5, pc}
    407a:	bf00      	nop
    407c:	20000100 	.word	0x20000100
    4080:	40006000 	.word	0x40006000

00004084 <nrf_gpio_pin_port_decode>:
{
    4084:	b510      	push	{r4, lr}
    4086:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4088:	6800      	ldr	r0, [r0, #0]
    408a:	f004 ffca 	bl	9022 <nrf_gpio_pin_present_check>
    408e:	b958      	cbnz	r0, 40a8 <nrf_gpio_pin_port_decode+0x24>
    4090:	4912      	ldr	r1, [pc, #72]	; (40dc <nrf_gpio_pin_port_decode+0x58>)
    4092:	4813      	ldr	r0, [pc, #76]	; (40e0 <nrf_gpio_pin_port_decode+0x5c>)
    4094:	4a13      	ldr	r2, [pc, #76]	; (40e4 <nrf_gpio_pin_port_decode+0x60>)
    4096:	f240 2329 	movw	r3, #553	; 0x229
    409a:	f004 fd3e 	bl	8b1a <printk>
    409e:	4811      	ldr	r0, [pc, #68]	; (40e4 <nrf_gpio_pin_port_decode+0x60>)
    40a0:	f240 2129 	movw	r1, #553	; 0x229
    40a4:	f004 fb4a 	bl	873c <assert_post_action>
    uint32_t pin_number = *p_pin;
    40a8:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    40aa:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    40ae:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    40b0:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    40b2:	d00d      	beq.n	40d0 <nrf_gpio_pin_port_decode+0x4c>
    40b4:	2b01      	cmp	r3, #1
    40b6:	d00e      	beq.n	40d6 <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    40b8:	490b      	ldr	r1, [pc, #44]	; (40e8 <nrf_gpio_pin_port_decode+0x64>)
    40ba:	4809      	ldr	r0, [pc, #36]	; (40e0 <nrf_gpio_pin_port_decode+0x5c>)
    40bc:	4a09      	ldr	r2, [pc, #36]	; (40e4 <nrf_gpio_pin_port_decode+0x60>)
    40be:	f240 232e 	movw	r3, #558	; 0x22e
    40c2:	f004 fd2a 	bl	8b1a <printk>
    40c6:	4807      	ldr	r0, [pc, #28]	; (40e4 <nrf_gpio_pin_port_decode+0x60>)
    40c8:	f240 212e 	movw	r1, #558	; 0x22e
    40cc:	f004 fb36 	bl	873c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    40d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    40d4:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    40d6:	4805      	ldr	r0, [pc, #20]	; (40ec <nrf_gpio_pin_port_decode+0x68>)
    40d8:	e7fc      	b.n	40d4 <nrf_gpio_pin_port_decode+0x50>
    40da:	bf00      	nop
    40dc:	0000a260 	.word	0x0000a260
    40e0:	00009ab1 	.word	0x00009ab1
    40e4:	0000a22d 	.word	0x0000a22d
    40e8:	0000a440 	.word	0x0000a440
    40ec:	50000300 	.word	0x50000300

000040f0 <nrfx_gpiote_input_configure>:
{
    40f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    40f2:	4604      	mov	r4, r0
    40f4:	b085      	sub	sp, #20
    40f6:	4617      	mov	r7, r2
    40f8:	461d      	mov	r5, r3
    if (p_input_config)
    40fa:	b1f1      	cbz	r1, 413a <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    40fc:	f7ff ff3c 	bl	3f78 <pin_is_task_output>
    4100:	b110      	cbz	r0, 4108 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    4102:	484a      	ldr	r0, [pc, #296]	; (422c <nrfx_gpiote_input_configure+0x13c>)
}
    4104:	b005      	add	sp, #20
    4106:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4108:	460b      	mov	r3, r1
    410a:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    410e:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4112:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4116:	f10d 020f 	add.w	r2, sp, #15
    411a:	f10d 010e 	add.w	r1, sp, #14
    411e:	4620      	mov	r0, r4
    4120:	f004 ff94 	bl	904c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4124:	4a42      	ldr	r2, [pc, #264]	; (4230 <nrfx_gpiote_input_configure+0x140>)
    4126:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    412a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    412e:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4132:	f043 0301 	orr.w	r3, r3, #1
    4136:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    413a:	b197      	cbz	r7, 4162 <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    413c:	4b3c      	ldr	r3, [pc, #240]	; (4230 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    413e:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4140:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4142:	f104 0008 	add.w	r0, r4, #8
    4146:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    414a:	078f      	lsls	r7, r1, #30
    414c:	d50c      	bpl.n	4168 <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    414e:	2a00      	cmp	r2, #0
    4150:	d1d7      	bne.n	4102 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4152:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4156:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    415a:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    415e:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4162:	bbcd      	cbnz	r5, 41d8 <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4164:	4833      	ldr	r0, [pc, #204]	; (4234 <nrfx_gpiote_input_configure+0x144>)
    4166:	e7cd      	b.n	4104 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4168:	f021 0120 	bic.w	r1, r1, #32
    416c:	04c9      	lsls	r1, r1, #19
    416e:	0cc9      	lsrs	r1, r1, #19
    4170:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4174:	2a00      	cmp	r2, #0
    4176:	d0ec      	beq.n	4152 <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    4178:	2e03      	cmp	r6, #3
    417a:	d8c2      	bhi.n	4102 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    417c:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    417e:	b92e      	cbnz	r6, 418c <nrfx_gpiote_input_configure+0x9c>
    4180:	4a2d      	ldr	r2, [pc, #180]	; (4238 <nrfx_gpiote_input_configure+0x148>)
    4182:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4186:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    418a:	e7e2      	b.n	4152 <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    418c:	00ba      	lsls	r2, r7, #2
    418e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4192:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4196:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    419a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    419e:	f02c 0c03 	bic.w	ip, ip, #3
    41a2:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    41a6:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    41aa:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    41ae:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    41b2:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    41b6:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    41ba:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    41be:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    41c2:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    41c6:	ea4c 0c0e 	orr.w	ip, ip, lr
    41ca:	f041 0120 	orr.w	r1, r1, #32
    41ce:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    41d2:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    41d6:	e7bc      	b.n	4152 <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    41d8:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    41dc:	4620      	mov	r0, r4
    41de:	f7ff fef7 	bl	3fd0 <release_handler>
    if (!handler)
    41e2:	2e00      	cmp	r6, #0
    41e4:	d0be      	beq.n	4164 <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    41e6:	4d12      	ldr	r5, [pc, #72]	; (4230 <nrfx_gpiote_input_configure+0x140>)
    41e8:	682b      	ldr	r3, [r5, #0]
    41ea:	429e      	cmp	r6, r3
    41ec:	d104      	bne.n	41f8 <nrfx_gpiote_input_configure+0x108>
    41ee:	686b      	ldr	r3, [r5, #4]
    41f0:	429f      	cmp	r7, r3
    41f2:	d101      	bne.n	41f8 <nrfx_gpiote_input_configure+0x108>
    41f4:	2200      	movs	r2, #0
    41f6:	e00a      	b.n	420e <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    41f8:	4810      	ldr	r0, [pc, #64]	; (423c <nrfx_gpiote_input_configure+0x14c>)
    41fa:	f10d 010f 	add.w	r1, sp, #15
    41fe:	f7ff fe75 	bl	3eec <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    4202:	4b0c      	ldr	r3, [pc, #48]	; (4234 <nrfx_gpiote_input_configure+0x144>)
    4204:	4298      	cmp	r0, r3
    4206:	f47f af7d 	bne.w	4104 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    420a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    420e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4212:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4216:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4218:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    421a:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    421e:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4222:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4226:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    422a:	e79b      	b.n	4164 <nrfx_gpiote_input_configure+0x74>
    422c:	0bad0004 	.word	0x0bad0004
    4230:	20000100 	.word	0x20000100
    4234:	0bad0000 	.word	0x0bad0000
    4238:	40006000 	.word	0x40006000
    423c:	20000174 	.word	0x20000174

00004240 <nrfx_gpiote_output_configure>:
{
    4240:	b5f0      	push	{r4, r5, r6, r7, lr}
    4242:	4604      	mov	r4, r0
    4244:	b085      	sub	sp, #20
    4246:	4615      	mov	r5, r2
    if (p_config)
    4248:	b309      	cbz	r1, 428e <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    424a:	f100 0708 	add.w	r7, r0, #8
    424e:	4e31      	ldr	r6, [pc, #196]	; (4314 <nrfx_gpiote_output_configure+0xd4>)
    4250:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    4254:	0798      	lsls	r0, r3, #30
    4256:	d401      	bmi.n	425c <nrfx_gpiote_output_configure+0x1c>
    4258:	069a      	lsls	r2, r3, #26
    425a:	d458      	bmi.n	430e <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    425c:	f013 0f1c 	tst.w	r3, #28
    4260:	d002      	beq.n	4268 <nrfx_gpiote_output_configure+0x28>
    4262:	784b      	ldrb	r3, [r1, #1]
    4264:	2b01      	cmp	r3, #1
    4266:	d052      	beq.n	430e <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4268:	2301      	movs	r3, #1
    426a:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    426e:	2300      	movs	r3, #0
    4270:	e9cd 1300 	strd	r1, r3, [sp]
    4274:	1c4a      	adds	r2, r1, #1
    4276:	1c8b      	adds	r3, r1, #2
    4278:	4620      	mov	r0, r4
    427a:	f10d 010f 	add.w	r1, sp, #15
    427e:	f004 fee5 	bl	904c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4282:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    4286:	f043 0303 	orr.w	r3, r3, #3
    428a:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    428e:	b915      	cbnz	r5, 4296 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    4290:	4821      	ldr	r0, [pc, #132]	; (4318 <nrfx_gpiote_output_configure+0xd8>)
}
    4292:	b005      	add	sp, #20
    4294:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4296:	4e1f      	ldr	r6, [pc, #124]	; (4314 <nrfx_gpiote_output_configure+0xd4>)
    4298:	f104 0708 	add.w	r7, r4, #8
    429c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    42a0:	0783      	lsls	r3, r0, #30
    42a2:	d534      	bpl.n	430e <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    42a4:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    42a8:	4661      	mov	r1, ip
    42aa:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    42ac:	f020 0020 	bic.w	r0, r0, #32
    42b0:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    42b4:	04c0      	lsls	r0, r0, #19
    42b6:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    42ba:	0cc0      	lsrs	r0, r0, #19
    42bc:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    42c0:	2300      	movs	r3, #0
    42c2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    42c6:	786a      	ldrb	r2, [r5, #1]
    42c8:	2a00      	cmp	r2, #0
    42ca:	d0e1      	beq.n	4290 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    42cc:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    42d0:	78ad      	ldrb	r5, [r5, #2]
    42d2:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    42d6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    42da:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42de:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    42e2:	0223      	lsls	r3, r4, #8
    42e4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    42e8:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42ea:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    42ee:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    42f2:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42f4:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    42f6:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    42fa:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42fe:	432b      	orrs	r3, r5
    4300:	f040 0020 	orr.w	r0, r0, #32
    4304:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4308:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    430c:	e7c0      	b.n	4290 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    430e:	4803      	ldr	r0, [pc, #12]	; (431c <nrfx_gpiote_output_configure+0xdc>)
    4310:	e7bf      	b.n	4292 <nrfx_gpiote_output_configure+0x52>
    4312:	bf00      	nop
    4314:	20000100 	.word	0x20000100
    4318:	0bad0000 	.word	0x0bad0000
    431c:	0bad0004 	.word	0x0bad0004

00004320 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4320:	4b01      	ldr	r3, [pc, #4]	; (4328 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4322:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4326:	4770      	bx	lr
    4328:	20000100 	.word	0x20000100

0000432c <nrfx_gpiote_channel_get>:
{
    432c:	b538      	push	{r3, r4, r5, lr}
    432e:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    4330:	460d      	mov	r5, r1
    4332:	b959      	cbnz	r1, 434c <nrfx_gpiote_channel_get+0x20>
    4334:	490b      	ldr	r1, [pc, #44]	; (4364 <nrfx_gpiote_channel_get+0x38>)
    4336:	480c      	ldr	r0, [pc, #48]	; (4368 <nrfx_gpiote_channel_get+0x3c>)
    4338:	4a0c      	ldr	r2, [pc, #48]	; (436c <nrfx_gpiote_channel_get+0x40>)
    433a:	f240 2335 	movw	r3, #565	; 0x235
    433e:	f004 fbec 	bl	8b1a <printk>
    4342:	480a      	ldr	r0, [pc, #40]	; (436c <nrfx_gpiote_channel_get+0x40>)
    4344:	f240 2135 	movw	r1, #565	; 0x235
    4348:	f004 f9f8 	bl	873c <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    434c:	3408      	adds	r4, #8
    434e:	4b08      	ldr	r3, [pc, #32]	; (4370 <nrfx_gpiote_channel_get+0x44>)
    4350:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    4354:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4356:	bf43      	ittte	mi
    4358:	0b5b      	lsrmi	r3, r3, #13
    435a:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    435c:	4805      	ldrmi	r0, [pc, #20]	; (4374 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    435e:	4806      	ldrpl	r0, [pc, #24]	; (4378 <nrfx_gpiote_channel_get+0x4c>)
}
    4360:	bd38      	pop	{r3, r4, r5, pc}
    4362:	bf00      	nop
    4364:	0000a3ad 	.word	0x0000a3ad
    4368:	00009ab1 	.word	0x00009ab1
    436c:	0000a335 	.word	0x0000a335
    4370:	20000100 	.word	0x20000100
    4374:	0bad0000 	.word	0x0bad0000
    4378:	0bad0004 	.word	0x0bad0004

0000437c <nrfx_gpiote_init>:
{
    437c:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    437e:	4c0e      	ldr	r4, [pc, #56]	; (43b8 <nrfx_gpiote_init+0x3c>)
    4380:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    4384:	b9b5      	cbnz	r5, 43b4 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    4386:	2260      	movs	r2, #96	; 0x60
    4388:	4629      	mov	r1, r5
    438a:	f104 0010 	add.w	r0, r4, #16
    438e:	f004 fc1b 	bl	8bc8 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    4392:	2006      	movs	r0, #6
    4394:	f7fd fcac 	bl	1cf0 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4398:	4b08      	ldr	r3, [pc, #32]	; (43bc <nrfx_gpiote_init+0x40>)
    return err_code;
    439a:	4809      	ldr	r0, [pc, #36]	; (43c0 <nrfx_gpiote_init+0x44>)
    439c:	601d      	str	r5, [r3, #0]
    439e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    43a0:	4b08      	ldr	r3, [pc, #32]	; (43c4 <nrfx_gpiote_init+0x48>)
    43a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    43a6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    43aa:	2301      	movs	r3, #1
    43ac:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    43b0:	6763      	str	r3, [r4, #116]	; 0x74
}
    43b2:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    43b4:	4804      	ldr	r0, [pc, #16]	; (43c8 <nrfx_gpiote_init+0x4c>)
    43b6:	e7fc      	b.n	43b2 <nrfx_gpiote_init+0x36>
    43b8:	20000100 	.word	0x20000100
    43bc:	4000617c 	.word	0x4000617c
    43c0:	0bad0000 	.word	0x0bad0000
    43c4:	40006000 	.word	0x40006000
    43c8:	0bad0005 	.word	0x0bad0005

000043cc <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    43cc:	4b03      	ldr	r3, [pc, #12]	; (43dc <nrfx_gpiote_is_init+0x10>)
    43ce:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    43d2:	3800      	subs	r0, #0
    43d4:	bf18      	it	ne
    43d6:	2001      	movne	r0, #1
    43d8:	4770      	bx	lr
    43da:	bf00      	nop
    43dc:	20000100 	.word	0x20000100

000043e0 <nrfx_gpiote_channel_free>:
{
    43e0:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    43e2:	4801      	ldr	r0, [pc, #4]	; (43e8 <nrfx_gpiote_channel_free+0x8>)
    43e4:	f7ff bda6 	b.w	3f34 <nrfx_flag32_free>
    43e8:	20000170 	.word	0x20000170

000043ec <nrfx_gpiote_channel_alloc>:
{
    43ec:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    43ee:	4801      	ldr	r0, [pc, #4]	; (43f4 <nrfx_gpiote_channel_alloc+0x8>)
    43f0:	f7ff bd7c 	b.w	3eec <nrfx_flag32_alloc>
    43f4:	20000170 	.word	0x20000170

000043f8 <nrfx_gpiote_trigger_enable>:
{
    43f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    43fa:	4d31      	ldr	r5, [pc, #196]	; (44c0 <nrfx_gpiote_trigger_enable+0xc8>)
    43fc:	f100 0708 	add.w	r7, r0, #8
{
    4400:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    4402:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    4406:	f013 0f1c 	tst.w	r3, #28
{
    440a:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    440c:	d10b      	bne.n	4426 <nrfx_gpiote_trigger_enable+0x2e>
    440e:	492d      	ldr	r1, [pc, #180]	; (44c4 <nrfx_gpiote_trigger_enable+0xcc>)
    4410:	482d      	ldr	r0, [pc, #180]	; (44c8 <nrfx_gpiote_trigger_enable+0xd0>)
    4412:	4a2e      	ldr	r2, [pc, #184]	; (44cc <nrfx_gpiote_trigger_enable+0xd4>)
    4414:	f240 33df 	movw	r3, #991	; 0x3df
    4418:	f004 fb7f 	bl	8b1a <printk>
    441c:	482b      	ldr	r0, [pc, #172]	; (44cc <nrfx_gpiote_trigger_enable+0xd4>)
    441e:	f240 31df 	movw	r1, #991	; 0x3df
    4422:	f004 f98b 	bl	873c <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4426:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    442a:	0683      	lsls	r3, r0, #26
    442c:	d51f      	bpl.n	446e <nrfx_gpiote_trigger_enable+0x76>
    442e:	f010 0302 	ands.w	r3, r0, #2
    4432:	d11c      	bne.n	446e <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4434:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    4436:	4608      	mov	r0, r1
    4438:	f004 fe04 	bl	9044 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    443c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    4440:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4444:	6003      	str	r3, [r0, #0]
    4446:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4448:	008b      	lsls	r3, r1, #2
    444a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    444e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4452:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4456:	f042 0201 	orr.w	r2, r2, #1
    445a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    445e:	b126      	cbz	r6, 446a <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    4460:	4a1b      	ldr	r2, [pc, #108]	; (44d0 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4462:	2301      	movs	r3, #1
    4464:	408b      	lsls	r3, r1
    4466:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    446a:	b003      	add	sp, #12
    446c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    446e:	b95e      	cbnz	r6, 4488 <nrfx_gpiote_trigger_enable+0x90>
    4470:	4918      	ldr	r1, [pc, #96]	; (44d4 <nrfx_gpiote_trigger_enable+0xdc>)
    4472:	4815      	ldr	r0, [pc, #84]	; (44c8 <nrfx_gpiote_trigger_enable+0xd0>)
    4474:	4a15      	ldr	r2, [pc, #84]	; (44cc <nrfx_gpiote_trigger_enable+0xd4>)
    4476:	f240 33ee 	movw	r3, #1006	; 0x3ee
    447a:	f004 fb4e 	bl	8b1a <printk>
    447e:	4813      	ldr	r0, [pc, #76]	; (44cc <nrfx_gpiote_trigger_enable+0xd4>)
    4480:	f240 31ee 	movw	r1, #1006	; 0x3ee
    4484:	f004 f95a 	bl	873c <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4488:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    448c:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4490:	2b04      	cmp	r3, #4
    4492:	d010      	beq.n	44b6 <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4494:	2b05      	cmp	r3, #5
    4496:	d010      	beq.n	44ba <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4498:	a801      	add	r0, sp, #4
    449a:	9401      	str	r4, [sp, #4]
    449c:	f7ff fdf2 	bl	4084 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    44a0:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    44a2:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    44a6:	40d9      	lsrs	r1, r3
    44a8:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    44ac:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    44ae:	4620      	mov	r0, r4
    44b0:	f004 fe17 	bl	90e2 <nrf_gpio_cfg_sense_set>
}
    44b4:	e7d9      	b.n	446a <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    44b6:	2103      	movs	r1, #3
    44b8:	e7f9      	b.n	44ae <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    44ba:	2102      	movs	r1, #2
    44bc:	e7f7      	b.n	44ae <nrfx_gpiote_trigger_enable+0xb6>
    44be:	bf00      	nop
    44c0:	20000100 	.word	0x20000100
    44c4:	0000a3b7 	.word	0x0000a3b7
    44c8:	00009ab1 	.word	0x00009ab1
    44cc:	0000a335 	.word	0x0000a335
    44d0:	40006000 	.word	0x40006000
    44d4:	0000a3cc 	.word	0x0000a3cc

000044d8 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    44d8:	4b0e      	ldr	r3, [pc, #56]	; (4514 <nrfx_gpiote_trigger_disable+0x3c>)
    44da:	f100 0208 	add.w	r2, r0, #8
    44de:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    44e2:	0699      	lsls	r1, r3, #26
    44e4:	d513      	bpl.n	450e <nrfx_gpiote_trigger_disable+0x36>
    44e6:	079a      	lsls	r2, r3, #30
    44e8:	d411      	bmi.n	450e <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    44ea:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    44ec:	2201      	movs	r2, #1
    44ee:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    44f0:	009b      	lsls	r3, r3, #2
    44f2:	4909      	ldr	r1, [pc, #36]	; (4518 <nrfx_gpiote_trigger_disable+0x40>)
    44f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    44f8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    44fc:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4500:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4504:	f022 0203 	bic.w	r2, r2, #3
    4508:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    450c:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    450e:	2100      	movs	r1, #0
    4510:	f004 bde7 	b.w	90e2 <nrf_gpio_cfg_sense_set>
    4514:	20000100 	.word	0x20000100
    4518:	40006000 	.word	0x40006000

0000451c <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    451c:	4b0e      	ldr	r3, [pc, #56]	; (4558 <nrfx_gpiote_pin_uninit+0x3c>)
    451e:	f100 0208 	add.w	r2, r0, #8
{
    4522:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4524:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4528:	07db      	lsls	r3, r3, #31
{
    452a:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    452c:	d511      	bpl.n	4552 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    452e:	f7ff ffd3 	bl	44d8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    4532:	4620      	mov	r0, r4
    4534:	f7ff fd8c 	bl	4050 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4538:	a801      	add	r0, sp, #4
    453a:	9401      	str	r4, [sp, #4]
    453c:	f7ff fda2 	bl	4084 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4540:	9b01      	ldr	r3, [sp, #4]
    4542:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4546:	2202      	movs	r2, #2
    4548:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    454c:	4803      	ldr	r0, [pc, #12]	; (455c <nrfx_gpiote_pin_uninit+0x40>)
}
    454e:	b002      	add	sp, #8
    4550:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4552:	4803      	ldr	r0, [pc, #12]	; (4560 <nrfx_gpiote_pin_uninit+0x44>)
    4554:	e7fb      	b.n	454e <nrfx_gpiote_pin_uninit+0x32>
    4556:	bf00      	nop
    4558:	20000100 	.word	0x20000100
    455c:	0bad0000 	.word	0x0bad0000
    4560:	0bad0004 	.word	0x0bad0004

00004564 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4568:	4b65      	ldr	r3, [pc, #404]	; (4700 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    456a:	4866      	ldr	r0, [pc, #408]	; (4704 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    456c:	4966      	ldr	r1, [pc, #408]	; (4708 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    456e:	2500      	movs	r5, #0
{
    4570:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4572:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4574:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4576:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4578:	b136      	cbz	r6, 4588 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    457a:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    457e:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4580:	bf1e      	ittt	ne
    4582:	601c      	strne	r4, [r3, #0]
    4584:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    4586:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4588:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    458a:	428b      	cmp	r3, r1
        mask <<= 1;
    458c:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4590:	d1f1      	bne.n	4576 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4592:	4f5e      	ldr	r7, [pc, #376]	; (470c <nrfx_gpiote_irq_handler+0x1a8>)
    4594:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    4596:	b37b      	cbz	r3, 45f8 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4598:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    459c:	4e5c      	ldr	r6, [pc, #368]	; (4710 <nrfx_gpiote_irq_handler+0x1ac>)
    459e:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    45a2:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    45a4:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    45a8:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    45ac:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    45ae:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    45b2:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    45b4:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    45b8:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    45bc:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    45c0:	f8d9 3000 	ldr.w	r3, [r9]
    45c4:	b9f3      	cbnz	r3, 4604 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    45c6:	f108 0820 	add.w	r8, r8, #32
    45ca:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    45ce:	f109 0904 	add.w	r9, r9, #4
    45d2:	d1f5      	bne.n	45c0 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    45d4:	603b      	str	r3, [r7, #0]
    45d6:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    45d8:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    45da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    45de:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    45e2:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    45e4:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    45e8:	9b01      	ldr	r3, [sp, #4]
    45ea:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    45ee:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    45f0:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    45f4:	4313      	orrs	r3, r2
    45f6:	d1dd      	bne.n	45b4 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    45f8:	2401      	movs	r4, #1
    while (mask)
    45fa:	2d00      	cmp	r5, #0
    45fc:	d168      	bne.n	46d0 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    45fe:	b009      	add	sp, #36	; 0x24
    4600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    4604:	fa93 f3a3 	rbit	r3, r3
    4608:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    460c:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4610:	f106 0208 	add.w	r2, r6, #8
    4614:	4b3f      	ldr	r3, [pc, #252]	; (4714 <nrfx_gpiote_irq_handler+0x1b0>)
    4616:	9605      	str	r6, [sp, #20]
    4618:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    461c:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4620:	08f4      	lsrs	r4, r6, #3
    4622:	9302      	str	r3, [sp, #8]
    4624:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    4626:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    4628:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    462c:	fa0b fc00 	lsl.w	ip, fp, r0
    4630:	5d18      	ldrb	r0, [r3, r4]
    4632:	ea20 000c 	bic.w	r0, r0, ip
    4636:	5518      	strb	r0, [r3, r4]
    4638:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    463a:	a805      	add	r0, sp, #20
    463c:	9103      	str	r1, [sp, #12]
    463e:	f7ff fd21 	bl	4084 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4642:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    4644:	9903      	ldr	r1, [sp, #12]
    4646:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    464a:	074b      	lsls	r3, r1, #29
    464c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4650:	f3c4 4401 	ubfx	r4, r4, #16, #2
    4654:	d523      	bpl.n	469e <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    4656:	4651      	mov	r1, sl
    4658:	4630      	mov	r0, r6
    465a:	f7ff fc9b 	bl	3f94 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    465e:	a805      	add	r0, sp, #20
    4660:	9605      	str	r6, [sp, #20]
    4662:	f7ff fd0f 	bl	4084 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4666:	9a05      	ldr	r2, [sp, #20]
    4668:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    466c:	b2e4      	uxtb	r4, r4
    466e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4672:	f3c2 4201 	ubfx	r2, r2, #16, #2
    4676:	4294      	cmp	r4, r2
    4678:	d107      	bne.n	468a <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    467a:	2100      	movs	r1, #0
    467c:	4630      	mov	r0, r6
    467e:	f004 fd30 	bl	90e2 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4682:	4621      	mov	r1, r4
    4684:	4630      	mov	r0, r6
    4686:	f004 fd2c 	bl	90e2 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    468a:	a805      	add	r0, sp, #20
    468c:	9605      	str	r6, [sp, #20]
    468e:	f7ff fcf9 	bl	4084 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    4692:	9b05      	ldr	r3, [sp, #20]
    4694:	fa0b f303 	lsl.w	r3, fp, r3
    4698:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    469c:	e790      	b.n	45c0 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    469e:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    46a0:	bf0c      	ite	eq
    46a2:	2103      	moveq	r1, #3
    46a4:	2102      	movne	r1, #2
    46a6:	4630      	mov	r0, r6
    46a8:	f004 fd1b 	bl	90e2 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    46ac:	9b02      	ldr	r3, [sp, #8]
    46ae:	2b03      	cmp	r3, #3
    46b0:	d004      	beq.n	46bc <nrfx_gpiote_irq_handler+0x158>
    46b2:	2c02      	cmp	r4, #2
    46b4:	d107      	bne.n	46c6 <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    46b6:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    46ba:	d1e6      	bne.n	468a <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    46bc:	4651      	mov	r1, sl
    46be:	4630      	mov	r0, r6
    46c0:	f7ff fc68 	bl	3f94 <call_handler>
    46c4:	e7e1      	b.n	468a <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    46c6:	2c03      	cmp	r4, #3
    46c8:	d1df      	bne.n	468a <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    46ca:	f1ba 0f02 	cmp.w	sl, #2
    46ce:	e7f4      	b.n	46ba <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    46d0:	fa95 f3a5 	rbit	r3, r5
    46d4:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    46d8:	fa04 f203 	lsl.w	r2, r4, r3
    46dc:	009b      	lsls	r3, r3, #2
    46de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    46e2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    46e6:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    46ea:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    46ee:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    46f2:	f3c0 2005 	ubfx	r0, r0, #8, #6
    46f6:	f3c1 4101 	ubfx	r1, r1, #16, #2
    46fa:	f7ff fc4b 	bl	3f94 <call_handler>
    46fe:	e77c      	b.n	45fa <nrfx_gpiote_irq_handler+0x96>
    4700:	40006100 	.word	0x40006100
    4704:	40006000 	.word	0x40006000
    4708:	40006120 	.word	0x40006120
    470c:	4000617c 	.word	0x4000617c
    4710:	50000300 	.word	0x50000300
    4714:	20000100 	.word	0x20000100

00004718 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    4718:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    471a:	4801      	ldr	r0, [pc, #4]	; (4720 <nrfx_ppi_channel_alloc+0x8>)
    471c:	f7ff bbe6 	b.w	3eec <nrfx_flag32_alloc>
    4720:	2000017c 	.word	0x2000017c

00004724 <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    4724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4728:	4604      	mov	r4, r0
    472a:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    472c:	4615      	mov	r5, r2
    472e:	b95a      	cbnz	r2, 4748 <nrf_pwm_sequence_set+0x24>
    4730:	4932      	ldr	r1, [pc, #200]	; (47fc <nrf_pwm_sequence_set+0xd8>)
    4732:	4833      	ldr	r0, [pc, #204]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    4734:	4a33      	ldr	r2, [pc, #204]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    4736:	f240 23a7 	movw	r3, #679	; 0x2a7
    473a:	f004 f9ee 	bl	8b1a <printk>
    473e:	4831      	ldr	r0, [pc, #196]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    4740:	f240 21a7 	movw	r1, #679	; 0x2a7
    4744:	f003 fffa 	bl	873c <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    4748:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    474a:	b95f      	cbnz	r7, 4764 <nrf_pwm_sequence_set+0x40>
    474c:	492e      	ldr	r1, [pc, #184]	; (4808 <nrf_pwm_sequence_set+0xe4>)
    474e:	482c      	ldr	r0, [pc, #176]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    4750:	4a2c      	ldr	r2, [pc, #176]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    4752:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    4756:	f004 f9e0 	bl	8b1a <printk>
    475a:	482a      	ldr	r0, [pc, #168]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    475c:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    4760:	f003 ffec 	bl	873c <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4764:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    4768:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    476c:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    476e:	2f00      	cmp	r7, #0
    4770:	d138      	bne.n	47e4 <nrf_pwm_sequence_set+0xc0>
    4772:	4926      	ldr	r1, [pc, #152]	; (480c <nrf_pwm_sequence_set+0xe8>)
    4774:	4a23      	ldr	r2, [pc, #140]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    4776:	4822      	ldr	r0, [pc, #136]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    4778:	f240 23bd 	movw	r3, #701	; 0x2bd
    477c:	f004 f9cd 	bl	8b1a <printk>
    4780:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    4784:	481f      	ldr	r0, [pc, #124]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    4786:	f003 ffd9 	bl	873c <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    478a:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    478e:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    4790:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    4794:	d30b      	bcc.n	47ae <nrf_pwm_sequence_set+0x8a>
    4796:	491e      	ldr	r1, [pc, #120]	; (4810 <nrf_pwm_sequence_set+0xec>)
    4798:	4819      	ldr	r0, [pc, #100]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    479a:	4a1a      	ldr	r2, [pc, #104]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    479c:	f240 23c7 	movw	r3, #711	; 0x2c7
    47a0:	f004 f9bb 	bl	8b1a <printk>
    47a4:	4817      	ldr	r0, [pc, #92]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    47a6:	f240 21c7 	movw	r1, #711	; 0x2c7
    47aa:	f003 ffc7 	bl	873c <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    47ae:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    47b0:	ea4f 1846 	mov.w	r8, r6, lsl #5
    47b4:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    47b8:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    47bc:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    47c0:	d30b      	bcc.n	47da <nrf_pwm_sequence_set+0xb6>
    47c2:	4914      	ldr	r1, [pc, #80]	; (4814 <nrf_pwm_sequence_set+0xf0>)
    47c4:	480e      	ldr	r0, [pc, #56]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    47c6:	4a0f      	ldr	r2, [pc, #60]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    47c8:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    47cc:	f004 f9a5 	bl	8b1a <printk>
    47d0:	480c      	ldr	r0, [pc, #48]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    47d2:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    47d6:	f003 ffb1 	bl	873c <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    47da:	4444      	add	r4, r8
    47dc:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    47e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    47e4:	043b      	lsls	r3, r7, #16
    47e6:	d5d0      	bpl.n	478a <nrf_pwm_sequence_set+0x66>
    47e8:	490b      	ldr	r1, [pc, #44]	; (4818 <nrf_pwm_sequence_set+0xf4>)
    47ea:	4a06      	ldr	r2, [pc, #24]	; (4804 <nrf_pwm_sequence_set+0xe0>)
    47ec:	4804      	ldr	r0, [pc, #16]	; (4800 <nrf_pwm_sequence_set+0xdc>)
    47ee:	f240 23be 	movw	r3, #702	; 0x2be
    47f2:	f004 f992 	bl	8b1a <printk>
    47f6:	f240 21be 	movw	r1, #702	; 0x2be
    47fa:	e7c3      	b.n	4784 <nrf_pwm_sequence_set+0x60>
    47fc:	0000a409 	.word	0x0000a409
    4800:	00009ab1 	.word	0x00009ab1
    4804:	0000a3d7 	.word	0x0000a3d7
    4808:	0000a41e 	.word	0x0000a41e
    480c:	0000a436 	.word	0x0000a436
    4810:	0000a460 	.word	0x0000a460
    4814:	0000a481 	.word	0x0000a481
    4818:	0000a442 	.word	0x0000a442

0000481c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    481c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    481e:	0953      	lsrs	r3, r2, #5
{
    4820:	b510      	push	{r4, lr}
    4822:	4604      	mov	r4, r0
    switch (port)
    4824:	d02c      	beq.n	4880 <nrf_gpio_pin_port_decode+0x64>
    4826:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    4828:	f64f 73ff 	movw	r3, #65535	; 0xffff
    482c:	bf18      	it	ne
    482e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4830:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    4834:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4836:	07db      	lsls	r3, r3, #31
    4838:	d40b      	bmi.n	4852 <nrf_gpio_pin_port_decode+0x36>
    483a:	4914      	ldr	r1, [pc, #80]	; (488c <nrf_gpio_pin_port_decode+0x70>)
    483c:	4814      	ldr	r0, [pc, #80]	; (4890 <nrf_gpio_pin_port_decode+0x74>)
    483e:	4a15      	ldr	r2, [pc, #84]	; (4894 <nrf_gpio_pin_port_decode+0x78>)
    4840:	f240 2329 	movw	r3, #553	; 0x229
    4844:	f004 f969 	bl	8b1a <printk>
    4848:	4812      	ldr	r0, [pc, #72]	; (4894 <nrf_gpio_pin_port_decode+0x78>)
    484a:	f240 2129 	movw	r1, #553	; 0x229
    484e:	f003 ff75 	bl	873c <assert_post_action>
    uint32_t pin_number = *p_pin;
    4852:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4854:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4858:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    485a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    485c:	d00d      	beq.n	487a <nrf_gpio_pin_port_decode+0x5e>
    485e:	2b01      	cmp	r3, #1
    4860:	d011      	beq.n	4886 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    4862:	490d      	ldr	r1, [pc, #52]	; (4898 <nrf_gpio_pin_port_decode+0x7c>)
    4864:	480a      	ldr	r0, [pc, #40]	; (4890 <nrf_gpio_pin_port_decode+0x74>)
    4866:	4a0b      	ldr	r2, [pc, #44]	; (4894 <nrf_gpio_pin_port_decode+0x78>)
    4868:	f240 232e 	movw	r3, #558	; 0x22e
    486c:	f004 f955 	bl	8b1a <printk>
    4870:	4808      	ldr	r0, [pc, #32]	; (4894 <nrf_gpio_pin_port_decode+0x78>)
    4872:	f240 212e 	movw	r1, #558	; 0x22e
    4876:	f003 ff61 	bl	873c <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    487a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    487e:	bd10      	pop	{r4, pc}
    switch (port)
    4880:	f04f 33ff 	mov.w	r3, #4294967295
    4884:	e7d4      	b.n	4830 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    4886:	4805      	ldr	r0, [pc, #20]	; (489c <nrf_gpio_pin_port_decode+0x80>)
    4888:	e7f9      	b.n	487e <nrf_gpio_pin_port_decode+0x62>
    488a:	bf00      	nop
    488c:	0000a260 	.word	0x0000a260
    4890:	00009ab1 	.word	0x00009ab1
    4894:	0000a22d 	.word	0x0000a22d
    4898:	0000a440 	.word	0x0000a440
    489c:	50000300 	.word	0x50000300

000048a0 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    48a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48a4:	4606      	mov	r6, r0
    48a6:	b087      	sub	sp, #28
    48a8:	4691      	mov	r9, r2
    48aa:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    48ac:	460c      	mov	r4, r1
    48ae:	b949      	cbnz	r1, 48c4 <nrfx_pwm_init+0x24>
    48b0:	4959      	ldr	r1, [pc, #356]	; (4a18 <nrfx_pwm_init+0x178>)
    48b2:	485a      	ldr	r0, [pc, #360]	; (4a1c <nrfx_pwm_init+0x17c>)
    48b4:	4a5a      	ldr	r2, [pc, #360]	; (4a20 <nrfx_pwm_init+0x180>)
    48b6:	238c      	movs	r3, #140	; 0x8c
    48b8:	f004 f92f 	bl	8b1a <printk>
    48bc:	4858      	ldr	r0, [pc, #352]	; (4a20 <nrfx_pwm_init+0x180>)
    48be:	218c      	movs	r1, #140	; 0x8c
    48c0:	f003 ff3c 	bl	873c <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    48c4:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    48c6:	4d57      	ldr	r5, [pc, #348]	; (4a24 <nrfx_pwm_init+0x184>)
    48c8:	210c      	movs	r1, #12
    48ca:	4379      	muls	r1, r7
    48cc:	186b      	adds	r3, r5, r1
    48ce:	7a1a      	ldrb	r2, [r3, #8]
    48d0:	2a00      	cmp	r2, #0
    48d2:	f040 809f 	bne.w	4a14 <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    48d6:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    48d8:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    48dc:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    48e0:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    48e2:	2a00      	cmp	r2, #0
    48e4:	d04d      	beq.n	4982 <nrfx_pwm_init+0xe2>
    48e6:	7b63      	ldrb	r3, [r4, #13]
    48e8:	2b00      	cmp	r3, #0
    48ea:	d04a      	beq.n	4982 <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    48ec:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    48f0:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    48f4:	2301      	movs	r3, #1
    48f6:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    48fa:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    48fe:	f894 b005 	ldrb.w	fp, [r4, #5]
    4902:	f894 a006 	ldrb.w	sl, [r4, #6]
    4906:	2b00      	cmp	r3, #0
    4908:	da0b      	bge.n	4922 <nrfx_pwm_init+0x82>
    490a:	4947      	ldr	r1, [pc, #284]	; (4a28 <nrfx_pwm_init+0x188>)
    490c:	4843      	ldr	r0, [pc, #268]	; (4a1c <nrfx_pwm_init+0x17c>)
    490e:	4a47      	ldr	r2, [pc, #284]	; (4a2c <nrfx_pwm_init+0x18c>)
    4910:	f44f 7327 	mov.w	r3, #668	; 0x29c
    4914:	f004 f901 	bl	8b1a <printk>
    4918:	4844      	ldr	r0, [pc, #272]	; (4a2c <nrfx_pwm_init+0x18c>)
    491a:	f44f 7127 	mov.w	r1, #668	; 0x29c
    491e:	f003 ff0d 	bl	873c <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    4922:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    4926:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    4928:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    492c:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    4930:	8963      	ldrh	r3, [r4, #10]
    4932:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    4936:	2300      	movs	r3, #0
    4938:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    493c:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4940:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    4944:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    4948:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    494c:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    4950:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    4954:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    4958:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    495c:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    4960:	230c      	movs	r3, #12
    4962:	437b      	muls	r3, r7
    4964:	58eb      	ldr	r3, [r5, r3]
    4966:	b11b      	cbz	r3, 4970 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    4968:	f340 3007 	sbfx	r0, r0, #12, #8
    496c:	f7fd f9c0 	bl	1cf0 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4970:	230c      	movs	r3, #12
    4972:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    4976:	482e      	ldr	r0, [pc, #184]	; (4a30 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4978:	2301      	movs	r3, #1
    497a:	722b      	strb	r3, [r5, #8]
}
    497c:	b007      	add	sp, #28
    497e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4982:	f104 39ff 	add.w	r9, r4, #4294967295
    4986:	f10d 0808 	add.w	r8, sp, #8
    498a:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    498e:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    4992:	2aff      	cmp	r2, #255	; 0xff
    4994:	d039      	beq.n	4a0a <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    4996:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    4998:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    499c:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    49a0:	b9b1      	cbnz	r1, 49d0 <nrfx_pwm_init+0x130>
    if (value == 0)
    49a2:	0613      	lsls	r3, r2, #24
    49a4:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    49a8:	a801      	add	r0, sp, #4
    if (value == 0)
    49aa:	d426      	bmi.n	49fa <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    49ac:	f7ff ff36 	bl	481c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    49b0:	9901      	ldr	r1, [sp, #4]
    49b2:	2201      	movs	r2, #1
    49b4:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    49b6:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    49ba:	a801      	add	r0, sp, #4
    49bc:	f8cd b004 	str.w	fp, [sp, #4]
    49c0:	f7ff ff2c 	bl	481c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    49c4:	9b01      	ldr	r3, [sp, #4]
    49c6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    49ca:	2203      	movs	r2, #3
    49cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    49d0:	45d1      	cmp	r9, sl
    49d2:	f108 0804 	add.w	r8, r8, #4
    49d6:	d1da      	bne.n	498e <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    49d8:	7b63      	ldrb	r3, [r4, #13]
    49da:	2b00      	cmp	r3, #0
    49dc:	d186      	bne.n	48ec <nrfx_pwm_init+0x4c>
    49de:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    49e0:	9a02      	ldr	r2, [sp, #8]
    49e2:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    49e6:	9a03      	ldr	r2, [sp, #12]
    49e8:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    49ec:	9a04      	ldr	r2, [sp, #16]
    49ee:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    49f2:	9a05      	ldr	r2, [sp, #20]
    49f4:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    49f8:	e778      	b.n	48ec <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    49fa:	f7ff ff0f 	bl	481c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    49fe:	9901      	ldr	r1, [sp, #4]
    4a00:	2201      	movs	r2, #1
    4a02:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    4a04:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    4a08:	e7d7      	b.n	49ba <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    4a0a:	f04f 33ff 	mov.w	r3, #4294967295
    4a0e:	f8c8 3000 	str.w	r3, [r8]
    4a12:	e7dd      	b.n	49d0 <nrfx_pwm_init+0x130>
        return err_code;
    4a14:	4807      	ldr	r0, [pc, #28]	; (4a34 <nrfx_pwm_init+0x194>)
    4a16:	e7b1      	b.n	497c <nrfx_pwm_init+0xdc>
    4a18:	0000a4df 	.word	0x0000a4df
    4a1c:	00009ab1 	.word	0x00009ab1
    4a20:	0000a4a4 	.word	0x0000a4a4
    4a24:	20000bf8 	.word	0x20000bf8
    4a28:	0000a4e8 	.word	0x0000a4e8
    4a2c:	0000a3d7 	.word	0x0000a3d7
    4a30:	0bad0000 	.word	0x0bad0000
    4a34:	0bad0005 	.word	0x0bad0005

00004a38 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    4a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4a3c:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4a3e:	7903      	ldrb	r3, [r0, #4]
{
    4a40:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4a42:	4a31      	ldr	r2, [pc, #196]	; (4b08 <nrfx_pwm_simple_playback+0xd0>)
{
    4a44:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4a46:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    4a4a:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4a4e:	210c      	movs	r1, #12
    4a50:	fb01 2303 	mla	r3, r1, r3, r2
{
    4a54:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4a56:	7a1b      	ldrb	r3, [r3, #8]
    4a58:	b95b      	cbnz	r3, 4a72 <nrfx_pwm_simple_playback+0x3a>
    4a5a:	492c      	ldr	r1, [pc, #176]	; (4b0c <nrfx_pwm_simple_playback+0xd4>)
    4a5c:	482c      	ldr	r0, [pc, #176]	; (4b10 <nrfx_pwm_simple_playback+0xd8>)
    4a5e:	4a2d      	ldr	r2, [pc, #180]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4a60:	f44f 7396 	mov.w	r3, #300	; 0x12c
    4a64:	f004 f859 	bl	8b1a <printk>
    4a68:	482a      	ldr	r0, [pc, #168]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4a6a:	f44f 7196 	mov.w	r1, #300	; 0x12c
    4a6e:	f003 fe65 	bl	873c <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    4a72:	b95c      	cbnz	r4, 4a8c <nrfx_pwm_simple_playback+0x54>
    4a74:	4928      	ldr	r1, [pc, #160]	; (4b18 <nrfx_pwm_simple_playback+0xe0>)
    4a76:	4826      	ldr	r0, [pc, #152]	; (4b10 <nrfx_pwm_simple_playback+0xd8>)
    4a78:	4a26      	ldr	r2, [pc, #152]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4a7a:	f240 132d 	movw	r3, #301	; 0x12d
    4a7e:	f004 f84c 	bl	8b1a <printk>
    4a82:	4824      	ldr	r0, [pc, #144]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4a84:	f240 112d 	movw	r1, #301	; 0x12d
    4a88:	f003 fe58 	bl	873c <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4a8c:	6833      	ldr	r3, [r6, #0]
    4a8e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    4a92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    4a96:	d00b      	beq.n	4ab0 <nrfx_pwm_simple_playback+0x78>
    4a98:	4920      	ldr	r1, [pc, #128]	; (4b1c <nrfx_pwm_simple_playback+0xe4>)
    4a9a:	481d      	ldr	r0, [pc, #116]	; (4b10 <nrfx_pwm_simple_playback+0xd8>)
    4a9c:	4a1d      	ldr	r2, [pc, #116]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4a9e:	f44f 7397 	mov.w	r3, #302	; 0x12e
    4aa2:	f004 f83a 	bl	8b1a <printk>
    4aa6:	481b      	ldr	r0, [pc, #108]	; (4b14 <nrfx_pwm_simple_playback+0xdc>)
    4aa8:	f44f 7197 	mov.w	r1, #302	; 0x12e
    4aac:	f003 fe46 	bl	873c <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    4ab0:	6828      	ldr	r0, [r5, #0]
    4ab2:	4632      	mov	r2, r6
    4ab4:	2100      	movs	r1, #0
    4ab6:	f7ff fe35 	bl	4724 <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    4aba:	6828      	ldr	r0, [r5, #0]
    4abc:	4632      	mov	r2, r6
    4abe:	2101      	movs	r1, #1
    4ac0:	f7ff fe30 	bl	4724 <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    4ac4:	6828      	ldr	r0, [r5, #0]
    4ac6:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    4aca:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    4ace:	f018 0f01 	tst.w	r8, #1
    4ad2:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    4ad6:	d114      	bne.n	4b02 <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    4ad8:	f018 0202 	ands.w	r2, r8, #2
    4adc:	d003      	beq.n	4ae6 <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    4ade:	2b00      	cmp	r3, #0
    4ae0:	bf14      	ite	ne
    4ae2:	2208      	movne	r2, #8
    4ae4:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    4ae6:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    4ae8:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    4aec:	4639      	mov	r1, r7
    4aee:	fa5f f288 	uxtb.w	r2, r8
    4af2:	bf18      	it	ne
    4af4:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    4af6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    4afa:	bf08      	it	eq
    4afc:	2308      	moveq	r3, #8
    4afe:	f004 baff 	b.w	9100 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    4b02:	2210      	movs	r2, #16
    4b04:	e7ef      	b.n	4ae6 <nrfx_pwm_simple_playback+0xae>
    4b06:	bf00      	nop
    4b08:	20000bf8 	.word	0x20000bf8
    4b0c:	0000a509 	.word	0x0000a509
    4b10:	00009ab1 	.word	0x00009ab1
    4b14:	0000a4a4 	.word	0x0000a4a4
    4b18:	0000a535 	.word	0x0000a535
    4b1c:	0000a548 	.word	0x0000a548

00004b20 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    4b20:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4b22:	4e12      	ldr	r6, [pc, #72]	; (4b6c <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4b24:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4b26:	220c      	movs	r2, #12
    4b28:	fb02 6204 	mla	r2, r2, r4, r6
{
    4b2c:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4b2e:	7a12      	ldrb	r2, [r2, #8]
    4b30:	b95a      	cbnz	r2, 4b4a <nrfx_pwm_is_stopped+0x2a>
    4b32:	490f      	ldr	r1, [pc, #60]	; (4b70 <nrfx_pwm_is_stopped+0x50>)
    4b34:	480f      	ldr	r0, [pc, #60]	; (4b74 <nrfx_pwm_is_stopped+0x54>)
    4b36:	4a10      	ldr	r2, [pc, #64]	; (4b78 <nrfx_pwm_is_stopped+0x58>)
    4b38:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    4b3c:	f003 ffed 	bl	8b1a <printk>
    4b40:	480d      	ldr	r0, [pc, #52]	; (4b78 <nrfx_pwm_is_stopped+0x58>)
    4b42:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    4b46:	f003 fdf9 	bl	873c <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4b4a:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    4b4c:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4b4e:	fb03 6404 	mla	r4, r3, r4, r6
    4b52:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4b54:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    4b58:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    4b5a:	b91a      	cbnz	r2, 4b64 <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4b5c:	1e98      	subs	r0, r3, #2
    4b5e:	bf18      	it	ne
    4b60:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    4b62:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4b64:	2001      	movs	r0, #1
    4b66:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    4b68:	e7fb      	b.n	4b62 <nrfx_pwm_is_stopped+0x42>
    4b6a:	bf00      	nop
    4b6c:	20000bf8 	.word	0x20000bf8
    4b70:	0000a509 	.word	0x0000a509
    4b74:	00009ab1 	.word	0x00009ab1
    4b78:	0000a4a4 	.word	0x0000a4a4

00004b7c <nrfx_pwm_stop>:
{
    4b7c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    4b7e:	4a14      	ldr	r2, [pc, #80]	; (4bd0 <nrfx_pwm_stop+0x54>)
    4b80:	7903      	ldrb	r3, [r0, #4]
{
    4b82:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    4b84:	210c      	movs	r1, #12
    4b86:	fb01 2303 	mla	r3, r1, r3, r2
{
    4b8a:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    4b8c:	7a1b      	ldrb	r3, [r3, #8]
    4b8e:	b95b      	cbnz	r3, 4ba8 <nrfx_pwm_stop+0x2c>
    4b90:	4910      	ldr	r1, [pc, #64]	; (4bd4 <nrfx_pwm_stop+0x58>)
    4b92:	4811      	ldr	r0, [pc, #68]	; (4bd8 <nrfx_pwm_stop+0x5c>)
    4b94:	4a11      	ldr	r2, [pc, #68]	; (4bdc <nrfx_pwm_stop+0x60>)
    4b96:	f240 1385 	movw	r3, #389	; 0x185
    4b9a:	f003 ffbe 	bl	8b1a <printk>
    4b9e:	480f      	ldr	r0, [pc, #60]	; (4bdc <nrfx_pwm_stop+0x60>)
    4ba0:	f240 1185 	movw	r1, #389	; 0x185
    4ba4:	f003 fdca 	bl	873c <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    4ba8:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    4baa:	2200      	movs	r2, #0
    4bac:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4bb0:	2201      	movs	r2, #1
    4bb2:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    4bb4:	4620      	mov	r0, r4
    4bb6:	f7ff ffb3 	bl	4b20 <nrfx_pwm_is_stopped>
    4bba:	b938      	cbnz	r0, 4bcc <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    4bbc:	4620      	mov	r0, r4
    4bbe:	f7ff ffaf 	bl	4b20 <nrfx_pwm_is_stopped>
    4bc2:	b918      	cbnz	r0, 4bcc <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    4bc4:	2d00      	cmp	r5, #0
    4bc6:	d1f9      	bne.n	4bbc <nrfx_pwm_stop+0x40>
}
    4bc8:	4628      	mov	r0, r5
    4bca:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    4bcc:	2501      	movs	r5, #1
    4bce:	e7fb      	b.n	4bc8 <nrfx_pwm_stop+0x4c>
    4bd0:	20000bf8 	.word	0x20000bf8
    4bd4:	0000a571 	.word	0x0000a571
    4bd8:	00009ab1 	.word	0x00009ab1
    4bdc:	0000a4a4 	.word	0x0000a4a4

00004be0 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4be0:	4b03      	ldr	r3, [pc, #12]	; (4bf0 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    4be2:	6818      	ldr	r0, [r3, #0]
}
    4be4:	f1a0 0308 	sub.w	r3, r0, #8
    4be8:	4258      	negs	r0, r3
    4bea:	4158      	adcs	r0, r3
    4bec:	4770      	bx	lr
    4bee:	bf00      	nop
    4bf0:	10000130 	.word	0x10000130

00004bf4 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4bf4:	4b06      	ldr	r3, [pc, #24]	; (4c10 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    4bf6:	681b      	ldr	r3, [r3, #0]
    4bf8:	2b08      	cmp	r3, #8
    4bfa:	d106      	bne.n	4c0a <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4bfc:	4b05      	ldr	r3, [pc, #20]	; (4c14 <nrf52_errata_103+0x20>)
    4bfe:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    4c00:	2b05      	cmp	r3, #5
    4c02:	d802      	bhi.n	4c0a <nrf52_errata_103+0x16>
    4c04:	4a04      	ldr	r2, [pc, #16]	; (4c18 <nrf52_errata_103+0x24>)
    4c06:	5cd0      	ldrb	r0, [r2, r3]
    4c08:	4770      	bx	lr
        return false;
    4c0a:	2000      	movs	r0, #0
}
    4c0c:	4770      	bx	lr
    4c0e:	bf00      	nop
    4c10:	10000130 	.word	0x10000130
    4c14:	10000134 	.word	0x10000134
    4c18:	0000a5bc 	.word	0x0000a5bc

00004c1c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4c1c:	4a02      	ldr	r2, [pc, #8]	; (4c28 <nvmc_wait+0xc>)
    4c1e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    4c22:	2b00      	cmp	r3, #0
    4c24:	d0fb      	beq.n	4c1e <nvmc_wait+0x2>
}
    4c26:	4770      	bx	lr
    4c28:	4001e000 	.word	0x4001e000

00004c2c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4c2c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4c2e:	f7ff ffd7 	bl	4be0 <nrf52_errata_136>
    4c32:	b140      	cbz	r0, 4c46 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    4c34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c38:	2200      	movs	r2, #0
    4c3a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4c3e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    4c42:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    4c46:	f7ff ffcb 	bl	4be0 <nrf52_errata_136>
    4c4a:	2800      	cmp	r0, #0
    4c4c:	d046      	beq.n	4cdc <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4c52:	4b5b      	ldr	r3, [pc, #364]	; (4dc0 <SystemInit+0x194>)
    4c54:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4c58:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4c5c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4c60:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    4c64:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4c68:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4c6c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4c70:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    4c74:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4c78:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4c7c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4c80:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    4c84:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4c88:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4c8c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4c90:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    4c94:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4c98:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4c9c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4ca0:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    4ca4:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    4ca8:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    4cac:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    4cb0:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    4cb4:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    4cb8:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    4cbc:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    4cc0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    4cc4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    4cc8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    4ccc:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    4cd0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    4cd4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    4cd8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    4cdc:	f7ff ff8a 	bl	4bf4 <nrf52_errata_103>
    4ce0:	b110      	cbz	r0, 4ce8 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    4ce2:	4b38      	ldr	r3, [pc, #224]	; (4dc4 <SystemInit+0x198>)
    4ce4:	4a38      	ldr	r2, [pc, #224]	; (4dc8 <SystemInit+0x19c>)
    4ce6:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    4ce8:	f7ff ff84 	bl	4bf4 <nrf52_errata_103>
    4cec:	b118      	cbz	r0, 4cf6 <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    4cee:	4b37      	ldr	r3, [pc, #220]	; (4dcc <SystemInit+0x1a0>)
    4cf0:	22fb      	movs	r2, #251	; 0xfb
    4cf2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    4cf6:	f7ff ff7d 	bl	4bf4 <nrf52_errata_103>
    4cfa:	b148      	cbz	r0, 4d10 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    4cfc:	4934      	ldr	r1, [pc, #208]	; (4dd0 <SystemInit+0x1a4>)
    4cfe:	4b35      	ldr	r3, [pc, #212]	; (4dd4 <SystemInit+0x1a8>)
    4d00:	680a      	ldr	r2, [r1, #0]
    4d02:	681b      	ldr	r3, [r3, #0]
    4d04:	f022 020f 	bic.w	r2, r2, #15
    4d08:	f003 030f 	and.w	r3, r3, #15
    4d0c:	4313      	orrs	r3, r2
    4d0e:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    4d10:	f7ff ff70 	bl	4bf4 <nrf52_errata_103>
    4d14:	b118      	cbz	r0, 4d1e <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    4d16:	4b30      	ldr	r3, [pc, #192]	; (4dd8 <SystemInit+0x1ac>)
    4d18:	f44f 7200 	mov.w	r2, #512	; 0x200
    4d1c:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4d1e:	f7ff ff5f 	bl	4be0 <nrf52_errata_136>
    4d22:	b148      	cbz	r0, 4d38 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    4d24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4d28:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4d2c:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4d2e:	bf44      	itt	mi
    4d30:	f06f 0201 	mvnmi.w	r2, #1
    4d34:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4d38:	4b28      	ldr	r3, [pc, #160]	; (4ddc <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    4d3a:	681b      	ldr	r3, [r3, #0]
    4d3c:	2b08      	cmp	r3, #8
    4d3e:	d10e      	bne.n	4d5e <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4d40:	4b27      	ldr	r3, [pc, #156]	; (4de0 <SystemInit+0x1b4>)
    4d42:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    4d44:	2b05      	cmp	r3, #5
    4d46:	d802      	bhi.n	4d4e <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4d48:	4a26      	ldr	r2, [pc, #152]	; (4de4 <SystemInit+0x1b8>)
    4d4a:	5cd3      	ldrb	r3, [r2, r3]
    4d4c:	b13b      	cbz	r3, 4d5e <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4d4e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4d52:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    4d56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4d5a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4d5e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    4d62:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4d66:	2a00      	cmp	r2, #0
    4d68:	db03      	blt.n	4d72 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    4d6a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4d6e:	2b00      	cmp	r3, #0
    4d70:	da22      	bge.n	4db8 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4d72:	491d      	ldr	r1, [pc, #116]	; (4de8 <SystemInit+0x1bc>)
    4d74:	2301      	movs	r3, #1
    4d76:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4d7a:	f7ff ff4f 	bl	4c1c <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4d7e:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    4d82:	2412      	movs	r4, #18
    4d84:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    4d88:	f7ff ff48 	bl	4c1c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    4d8c:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    4d90:	f7ff ff44 	bl	4c1c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    4d94:	2300      	movs	r3, #0
    4d96:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4d9a:	f7ff ff3f 	bl	4c1c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    4d9e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    4da2:	4912      	ldr	r1, [pc, #72]	; (4dec <SystemInit+0x1c0>)
    4da4:	4b12      	ldr	r3, [pc, #72]	; (4df0 <SystemInit+0x1c4>)
    4da6:	68ca      	ldr	r2, [r1, #12]
    4da8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4dac:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    4dae:	60cb      	str	r3, [r1, #12]
    4db0:	f3bf 8f4f 	dsb	sy
    __NOP();
    4db4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    4db6:	e7fd      	b.n	4db4 <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    4db8:	4b0e      	ldr	r3, [pc, #56]	; (4df4 <SystemInit+0x1c8>)
    4dba:	4a0f      	ldr	r2, [pc, #60]	; (4df8 <SystemInit+0x1cc>)
    4dbc:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    4dbe:	bd10      	pop	{r4, pc}
    4dc0:	4000c000 	.word	0x4000c000
    4dc4:	4000568c 	.word	0x4000568c
    4dc8:	00038148 	.word	0x00038148
    4dcc:	4000f000 	.word	0x4000f000
    4dd0:	40000ee4 	.word	0x40000ee4
    4dd4:	10000258 	.word	0x10000258
    4dd8:	40029640 	.word	0x40029640
    4ddc:	10000130 	.word	0x10000130
    4de0:	10000134 	.word	0x10000134
    4de4:	0000a5b6 	.word	0x0000a5b6
    4de8:	4001e000 	.word	0x4001e000
    4dec:	e000ed00 	.word	0xe000ed00
    4df0:	05fa0004 	.word	0x05fa0004
    4df4:	20000180 	.word	0x20000180
    4df8:	03d09000 	.word	0x03d09000

00004dfc <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4dfc:	4b0e      	ldr	r3, [pc, #56]	; (4e38 <z_sys_init_run_level+0x3c>)
{
    4dfe:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4e00:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4e04:	3001      	adds	r0, #1
    4e06:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4e0a:	42a6      	cmp	r6, r4
    4e0c:	d800      	bhi.n	4e10 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4e0e:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4e10:	e9d4 3500 	ldrd	r3, r5, [r4]
    4e14:	4628      	mov	r0, r5
    4e16:	4798      	blx	r3
		if (dev != NULL) {
    4e18:	b165      	cbz	r5, 4e34 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    4e1a:	68eb      	ldr	r3, [r5, #12]
    4e1c:	b130      	cbz	r0, 4e2c <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4e1e:	2800      	cmp	r0, #0
    4e20:	bfb8      	it	lt
    4e22:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4e24:	28ff      	cmp	r0, #255	; 0xff
    4e26:	bfa8      	it	ge
    4e28:	20ff      	movge	r0, #255	; 0xff
    4e2a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4e2c:	785a      	ldrb	r2, [r3, #1]
    4e2e:	f042 0201 	orr.w	r2, r2, #1
    4e32:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4e34:	3408      	adds	r4, #8
    4e36:	e7e8      	b.n	4e0a <z_sys_init_run_level+0xe>
    4e38:	0000979c 	.word	0x0000979c

00004e3c <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    4e3c:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    4e3e:	4605      	mov	r5, r0
    4e40:	b910      	cbnz	r0, 4e48 <z_impl_device_get_binding+0xc>
		return NULL;
    4e42:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    4e44:	4620      	mov	r0, r4
    4e46:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    4e48:	7803      	ldrb	r3, [r0, #0]
    4e4a:	2b00      	cmp	r3, #0
    4e4c:	d0f9      	beq.n	4e42 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    4e4e:	4a0f      	ldr	r2, [pc, #60]	; (4e8c <z_impl_device_get_binding+0x50>)
    4e50:	4c0f      	ldr	r4, [pc, #60]	; (4e90 <z_impl_device_get_binding+0x54>)
    4e52:	4616      	mov	r6, r2
    4e54:	4294      	cmp	r4, r2
    4e56:	d108      	bne.n	4e6a <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    4e58:	4c0d      	ldr	r4, [pc, #52]	; (4e90 <z_impl_device_get_binding+0x54>)
    4e5a:	42b4      	cmp	r4, r6
    4e5c:	d0f1      	beq.n	4e42 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4e5e:	4620      	mov	r0, r4
    4e60:	f004 f972 	bl	9148 <z_device_ready>
    4e64:	b950      	cbnz	r0, 4e7c <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    4e66:	3418      	adds	r4, #24
    4e68:	e7f7      	b.n	4e5a <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    4e6a:	4620      	mov	r0, r4
    4e6c:	f004 f96c 	bl	9148 <z_device_ready>
    4e70:	b110      	cbz	r0, 4e78 <z_impl_device_get_binding+0x3c>
    4e72:	6823      	ldr	r3, [r4, #0]
    4e74:	42ab      	cmp	r3, r5
    4e76:	d0e5      	beq.n	4e44 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    4e78:	3418      	adds	r4, #24
    4e7a:	e7eb      	b.n	4e54 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4e7c:	6821      	ldr	r1, [r4, #0]
    4e7e:	4628      	mov	r0, r5
    4e80:	f003 fe8b 	bl	8b9a <strcmp>
    4e84:	2800      	cmp	r0, #0
    4e86:	d1ee      	bne.n	4e66 <z_impl_device_get_binding+0x2a>
    4e88:	e7dc      	b.n	4e44 <z_impl_device_get_binding+0x8>
    4e8a:	bf00      	nop
    4e8c:	00009484 	.word	0x00009484
    4e90:	000093dc 	.word	0x000093dc

00004e94 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e96:	4604      	mov	r4, r0
    4e98:	460e      	mov	r6, r1
	__asm__ volatile(
    4e9a:	f04f 0320 	mov.w	r3, #32
    4e9e:	f3ef 8711 	mrs	r7, BASEPRI
    4ea2:	f383 8812 	msr	BASEPRI_MAX, r3
    4ea6:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    4eaa:	f001 feb9 	bl	6c20 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4eae:	4631      	mov	r1, r6
    4eb0:	4605      	mov	r5, r0
    4eb2:	4620      	mov	r0, r4
    4eb4:	f004 f8a3 	bl	8ffe <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    4eb8:	2c04      	cmp	r4, #4
    4eba:	d10c      	bne.n	4ed6 <z_fatal_error+0x42>
    4ebc:	490a      	ldr	r1, [pc, #40]	; (4ee8 <z_fatal_error+0x54>)
    4ebe:	4a0b      	ldr	r2, [pc, #44]	; (4eec <z_fatal_error+0x58>)
    4ec0:	480b      	ldr	r0, [pc, #44]	; (4ef0 <z_fatal_error+0x5c>)
    4ec2:	238f      	movs	r3, #143	; 0x8f
    4ec4:	f003 fe29 	bl	8b1a <printk>
    4ec8:	480a      	ldr	r0, [pc, #40]	; (4ef4 <z_fatal_error+0x60>)
    4eca:	f003 fe26 	bl	8b1a <printk>
    4ece:	4807      	ldr	r0, [pc, #28]	; (4eec <z_fatal_error+0x58>)
    4ed0:	218f      	movs	r1, #143	; 0x8f
    4ed2:	f003 fc33 	bl	873c <assert_post_action>
	__asm__ volatile(
    4ed6:	f387 8811 	msr	BASEPRI, r7
    4eda:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4ede:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4ee0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4ee4:	f7fd b9b0 	b.w	2248 <z_impl_k_thread_abort>
    4ee8:	0000a5e4 	.word	0x0000a5e4
    4eec:	0000a5c2 	.word	0x0000a5c2
    4ef0:	00009ab1 	.word	0x00009ab1
    4ef4:	0000a601 	.word	0x0000a601

00004ef8 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    4ef8:	4c11      	ldr	r4, [pc, #68]	; (4f40 <idle+0x48>)
    4efa:	68a2      	ldr	r2, [r4, #8]
    4efc:	f992 200e 	ldrsb.w	r2, [r2, #14]
    4f00:	2a00      	cmp	r2, #0
{
    4f02:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    4f04:	da09      	bge.n	4f1a <idle+0x22>
    4f06:	490f      	ldr	r1, [pc, #60]	; (4f44 <idle+0x4c>)
    4f08:	480f      	ldr	r0, [pc, #60]	; (4f48 <idle+0x50>)
    4f0a:	4a10      	ldr	r2, [pc, #64]	; (4f4c <idle+0x54>)
    4f0c:	2327      	movs	r3, #39	; 0x27
    4f0e:	f003 fe04 	bl	8b1a <printk>
    4f12:	480e      	ldr	r0, [pc, #56]	; (4f4c <idle+0x54>)
    4f14:	2127      	movs	r1, #39	; 0x27
    4f16:	f003 fc11 	bl	873c <assert_post_action>
	__asm__ volatile(
    4f1a:	f04f 0220 	mov.w	r2, #32
    4f1e:	f3ef 8311 	mrs	r3, BASEPRI
    4f22:	f382 8812 	msr	BASEPRI_MAX, r2
    4f26:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4f2a:	f002 fb6f 	bl	760c <z_get_next_timeout_expiry>
    4f2e:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    4f30:	f7fc fdb2 	bl	1a98 <pm_system_suspend>
    4f34:	2800      	cmp	r0, #0
    4f36:	d1f0      	bne.n	4f1a <idle+0x22>
	arch_cpu_idle();
    4f38:	f7fc fe64 	bl	1c04 <arch_cpu_idle>
}
    4f3c:	e7ed      	b.n	4f1a <idle+0x22>
    4f3e:	bf00      	nop
    4f40:	20000c04 	.word	0x20000c04
    4f44:	0000a657 	.word	0x0000a657
    4f48:	00009ab1 	.word	0x00009ab1
    4f4c:	0000a636 	.word	0x0000a636

00004f50 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    4f50:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    4f52:	2300      	movs	r3, #0
{
    4f54:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    4f56:	2201      	movs	r2, #1
    4f58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4f5c:	220f      	movs	r2, #15
    4f5e:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    4f62:	4c0d      	ldr	r4, [pc, #52]	; (4f98 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4f64:	4a0d      	ldr	r2, [pc, #52]	; (4f9c <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    4f66:	9301      	str	r3, [sp, #4]
    4f68:	490d      	ldr	r1, [pc, #52]	; (4fa0 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4f6a:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    4f6c:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4f70:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    4f74:	f44f 75b0 	mov.w	r5, #352	; 0x160
    4f78:	9300      	str	r3, [sp, #0]
    4f7a:	fb05 1100 	mla	r1, r5, r0, r1
    4f7e:	4b09      	ldr	r3, [pc, #36]	; (4fa4 <init_idle_thread+0x54>)
    4f80:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4f84:	4620      	mov	r0, r4
    4f86:	f002 f867 	bl	7058 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4f8a:	7b63      	ldrb	r3, [r4, #13]
    4f8c:	f023 0304 	bic.w	r3, r3, #4
    4f90:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    4f92:	b007      	add	sp, #28
    4f94:	bd30      	pop	{r4, r5, pc}
    4f96:	bf00      	nop
    4f98:	20000410 	.word	0x20000410
    4f9c:	20000c04 	.word	0x20000c04
    4fa0:	20001ec0 	.word	0x20001ec0
    4fa4:	00004ef9 	.word	0x00004ef9

00004fa8 <bg_thread_main>:
{
    4fa8:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    4faa:	4b0a      	ldr	r3, [pc, #40]	; (4fd4 <bg_thread_main+0x2c>)
    4fac:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4fae:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4fb0:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4fb2:	f7ff ff23 	bl	4dfc <z_sys_init_run_level>
	boot_banner();
    4fb6:	f003 f859 	bl	806c <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4fba:	2003      	movs	r0, #3
    4fbc:	f7ff ff1e 	bl	4dfc <z_sys_init_run_level>
	z_init_static_threads();
    4fc0:	f002 f8fc 	bl	71bc <z_init_static_threads>
	main();
    4fc4:	f7fb fb5e 	bl	684 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4fc8:	4a03      	ldr	r2, [pc, #12]	; (4fd8 <bg_thread_main+0x30>)
    4fca:	7b13      	ldrb	r3, [r2, #12]
    4fcc:	f023 0301 	bic.w	r3, r3, #1
    4fd0:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4fd2:	bd08      	pop	{r3, pc}
    4fd4:	20000c7b 	.word	0x20000c7b
    4fd8:	20000490 	.word	0x20000490

00004fdc <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    4fdc:	4802      	ldr	r0, [pc, #8]	; (4fe8 <z_bss_zero+0xc>)
    4fde:	4a03      	ldr	r2, [pc, #12]	; (4fec <z_bss_zero+0x10>)
    4fe0:	2100      	movs	r1, #0
    4fe2:	1a12      	subs	r2, r2, r0
    4fe4:	f003 bdf0 	b.w	8bc8 <memset>
    4fe8:	20000270 	.word	0x20000270
    4fec:	20000e38 	.word	0x20000e38

00004ff0 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4ff0:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4ff2:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 50cc <z_cstart+0xdc>
    4ff6:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4ff8:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4ffc:	4d2d      	ldr	r5, [pc, #180]	; (50b4 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    4ffe:	4e2e      	ldr	r6, [pc, #184]	; (50b8 <z_cstart+0xc8>)
    5000:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5002:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 50d0 <z_cstart+0xe0>
    5006:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    500a:	2400      	movs	r4, #0
    500c:	616b      	str	r3, [r5, #20]
    500e:	23e0      	movs	r3, #224	; 0xe0
    5010:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5014:	77ec      	strb	r4, [r5, #31]
    5016:	762c      	strb	r4, [r5, #24]
    5018:	766c      	strb	r4, [r5, #25]
    501a:	76ac      	strb	r4, [r5, #26]
    501c:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5020:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5022:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5026:	626b      	str	r3, [r5, #36]	; 0x24
    5028:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    502c:	f7fd f8b6 	bl	219c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5030:	f7fc fde2 	bl	1bf8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5034:	f04f 33ff 	mov.w	r3, #4294967295
    5038:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    503a:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    503c:	f7fd f9de 	bl	23fc <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5040:	f7fd f914 	bl	226c <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5044:	f240 1301 	movw	r3, #257	; 0x101
    5048:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    504c:	ab06      	add	r3, sp, #24
    504e:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5050:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5054:	f004 f877 	bl	9146 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    5058:	4620      	mov	r0, r4
    505a:	f7ff fecf 	bl	4dfc <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    505e:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    5060:	4d16      	ldr	r5, [pc, #88]	; (50bc <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5062:	f7ff fecb 	bl	4dfc <z_sys_init_run_level>
	z_sched_init();
    5066:	f001 fc45 	bl	68f4 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    506a:	4b15      	ldr	r3, [pc, #84]	; (50c0 <z_cstart+0xd0>)
    506c:	9305      	str	r3, [sp, #20]
    506e:	2301      	movs	r3, #1
    5070:	4914      	ldr	r1, [pc, #80]	; (50c4 <z_cstart+0xd4>)
    5072:	9400      	str	r4, [sp, #0]
    5074:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5078:	f44f 6280 	mov.w	r2, #1024	; 0x400
    507c:	464b      	mov	r3, r9
    507e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5082:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    5084:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5086:	f001 ffe7 	bl	7058 <z_setup_new_thread>
    508a:	7b6a      	ldrb	r2, [r5, #13]
    508c:	f022 0204 	bic.w	r2, r2, #4
    5090:	736a      	strb	r2, [r5, #13]
    5092:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    5094:	4628      	mov	r0, r5
    5096:	f001 f82d 	bl	60f4 <z_ready_thread>
		init_idle_thread(i);
    509a:	4620      	mov	r0, r4
    509c:	f7ff ff58 	bl	4f50 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    50a0:	4b09      	ldr	r3, [pc, #36]	; (50c8 <z_cstart+0xd8>)
    50a2:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    50a4:	464a      	mov	r2, r9
    50a6:	4639      	mov	r1, r7
    50a8:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    50aa:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    50ac:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    50b0:	f7fc fedc 	bl	1e6c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    50b4:	e000ed00 	.word	0xe000ed00
    50b8:	20000c04 	.word	0x20000c04
    50bc:	20000490 	.word	0x20000490
    50c0:	0000a67f 	.word	0x0000a67f
    50c4:	20001aa0 	.word	0x20001aa0
    50c8:	20000410 	.word	0x20000410
    50cc:	20002840 	.word	0x20002840
    50d0:	00004fa9 	.word	0x00004fa9

000050d4 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    50d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    50d8:	4d16      	ldr	r5, [pc, #88]	; (5134 <init_mem_slab_module+0x60>)
    50da:	4c17      	ldr	r4, [pc, #92]	; (5138 <init_mem_slab_module+0x64>)
    50dc:	4e17      	ldr	r6, [pc, #92]	; (513c <init_mem_slab_module+0x68>)
    50de:	46a8      	mov	r8, r5
    50e0:	42ac      	cmp	r4, r5
    50e2:	d90c      	bls.n	50fe <init_mem_slab_module+0x2a>
    50e4:	4916      	ldr	r1, [pc, #88]	; (5140 <init_mem_slab_module+0x6c>)
    50e6:	4817      	ldr	r0, [pc, #92]	; (5144 <init_mem_slab_module+0x70>)
    50e8:	233c      	movs	r3, #60	; 0x3c
    50ea:	4632      	mov	r2, r6
    50ec:	f003 fd15 	bl	8b1a <printk>
    50f0:	4815      	ldr	r0, [pc, #84]	; (5148 <init_mem_slab_module+0x74>)
    50f2:	f003 fd12 	bl	8b1a <printk>
    50f6:	213c      	movs	r1, #60	; 0x3c
    50f8:	4630      	mov	r0, r6
    50fa:	f003 fb1f 	bl	873c <assert_post_action>
    50fe:	4544      	cmp	r4, r8
    5100:	d302      	bcc.n	5108 <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5102:	2000      	movs	r0, #0
	return rc;
}
    5104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5108:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    510c:	ea41 0302 	orr.w	r3, r1, r2
    5110:	f013 0303 	ands.w	r3, r3, #3
    5114:	d10b      	bne.n	512e <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5116:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5118:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    511a:	4283      	cmp	r3, r0
    511c:	d101      	bne.n	5122 <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    511e:	3420      	adds	r4, #32
    5120:	e7de      	b.n	50e0 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5122:	69a7      	ldr	r7, [r4, #24]
    5124:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5126:	3301      	adds	r3, #1
		slab->free_list = p;
    5128:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    512a:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    512c:	e7f5      	b.n	511a <init_mem_slab_module+0x46>
		return -EINVAL;
    512e:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5132:	e7e7      	b.n	5104 <init_mem_slab_module+0x30>
    5134:	20000208 	.word	0x20000208
    5138:	20000208 	.word	0x20000208
    513c:	0000a684 	.word	0x0000a684
    5140:	0000a6a9 	.word	0x0000a6a9
    5144:	00009ab1 	.word	0x00009ab1
    5148:	0000a6c6 	.word	0x0000a6c6

0000514c <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    514c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5150:	4604      	mov	r4, r0
    5152:	460e      	mov	r6, r1
    5154:	4690      	mov	r8, r2
    5156:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5158:	f100 0508 	add.w	r5, r0, #8
    515c:	f04f 0320 	mov.w	r3, #32
    5160:	f3ef 8711 	mrs	r7, BASEPRI
    5164:	f383 8812 	msr	BASEPRI_MAX, r3
    5168:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    516c:	4628      	mov	r0, r5
    516e:	f002 f8b5 	bl	72dc <z_spin_lock_valid>
    5172:	b968      	cbnz	r0, 5190 <k_mem_slab_alloc+0x44>
    5174:	4a24      	ldr	r2, [pc, #144]	; (5208 <k_mem_slab_alloc+0xbc>)
    5176:	4925      	ldr	r1, [pc, #148]	; (520c <k_mem_slab_alloc+0xc0>)
    5178:	4825      	ldr	r0, [pc, #148]	; (5210 <k_mem_slab_alloc+0xc4>)
    517a:	2381      	movs	r3, #129	; 0x81
    517c:	f003 fccd 	bl	8b1a <printk>
    5180:	4824      	ldr	r0, [pc, #144]	; (5214 <k_mem_slab_alloc+0xc8>)
    5182:	4629      	mov	r1, r5
    5184:	f003 fcc9 	bl	8b1a <printk>
    5188:	481f      	ldr	r0, [pc, #124]	; (5208 <k_mem_slab_alloc+0xbc>)
    518a:	2181      	movs	r1, #129	; 0x81
    518c:	f003 fad6 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5190:	4628      	mov	r0, r5
    5192:	f002 f8c1 	bl	7318 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    5196:	69a3      	ldr	r3, [r4, #24]
    5198:	b1eb      	cbz	r3, 51d6 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    519a:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    519c:	681b      	ldr	r3, [r3, #0]
    519e:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    51a0:	69e3      	ldr	r3, [r4, #28]
    51a2:	3301      	adds	r3, #1
    51a4:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    51a6:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    51a8:	4628      	mov	r0, r5
    51aa:	f002 f8a5 	bl	72f8 <z_spin_unlock_valid>
    51ae:	b968      	cbnz	r0, 51cc <k_mem_slab_alloc+0x80>
    51b0:	4a15      	ldr	r2, [pc, #84]	; (5208 <k_mem_slab_alloc+0xbc>)
    51b2:	4919      	ldr	r1, [pc, #100]	; (5218 <k_mem_slab_alloc+0xcc>)
    51b4:	4816      	ldr	r0, [pc, #88]	; (5210 <k_mem_slab_alloc+0xc4>)
    51b6:	23ac      	movs	r3, #172	; 0xac
    51b8:	f003 fcaf 	bl	8b1a <printk>
    51bc:	4817      	ldr	r0, [pc, #92]	; (521c <k_mem_slab_alloc+0xd0>)
    51be:	4629      	mov	r1, r5
    51c0:	f003 fcab 	bl	8b1a <printk>
    51c4:	4810      	ldr	r0, [pc, #64]	; (5208 <k_mem_slab_alloc+0xbc>)
    51c6:	21ac      	movs	r1, #172	; 0xac
    51c8:	f003 fab8 	bl	873c <assert_post_action>
	__asm__ volatile(
    51cc:	f387 8811 	msr	BASEPRI, r7
    51d0:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    51d4:	e013      	b.n	51fe <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    51d6:	ea58 0209 	orrs.w	r2, r8, r9
    51da:	d103      	bne.n	51e4 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    51dc:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    51de:	f06f 040b 	mvn.w	r4, #11
    51e2:	e7e1      	b.n	51a8 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    51e4:	4622      	mov	r2, r4
    51e6:	e9cd 8900 	strd	r8, r9, [sp]
    51ea:	4639      	mov	r1, r7
    51ec:	4628      	mov	r0, r5
    51ee:	f001 f933 	bl	6458 <z_pend_curr>
		if (result == 0) {
    51f2:	4604      	mov	r4, r0
    51f4:	b918      	cbnz	r0, 51fe <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    51f6:	4b0a      	ldr	r3, [pc, #40]	; (5220 <k_mem_slab_alloc+0xd4>)
    51f8:	689b      	ldr	r3, [r3, #8]
    51fa:	695b      	ldr	r3, [r3, #20]
    51fc:	6033      	str	r3, [r6, #0]
}
    51fe:	4620      	mov	r0, r4
    5200:	b003      	add	sp, #12
    5202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5206:	bf00      	nop
    5208:	00009d74 	.word	0x00009d74
    520c:	00009dc6 	.word	0x00009dc6
    5210:	00009ab1 	.word	0x00009ab1
    5214:	00009ddb 	.word	0x00009ddb
    5218:	00009d9a 	.word	0x00009d9a
    521c:	00009db1 	.word	0x00009db1
    5220:	20000c04 	.word	0x20000c04

00005224 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5228:	4604      	mov	r4, r0
    522a:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    522c:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5230:	f04f 0320 	mov.w	r3, #32
    5234:	f3ef 8711 	mrs	r7, BASEPRI
    5238:	f383 8812 	msr	BASEPRI_MAX, r3
    523c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5240:	4628      	mov	r0, r5
    5242:	f002 f84b 	bl	72dc <z_spin_lock_valid>
    5246:	b968      	cbnz	r0, 5264 <k_mem_slab_free+0x40>
    5248:	4a22      	ldr	r2, [pc, #136]	; (52d4 <k_mem_slab_free+0xb0>)
    524a:	4923      	ldr	r1, [pc, #140]	; (52d8 <k_mem_slab_free+0xb4>)
    524c:	4823      	ldr	r0, [pc, #140]	; (52dc <k_mem_slab_free+0xb8>)
    524e:	2381      	movs	r3, #129	; 0x81
    5250:	f003 fc63 	bl	8b1a <printk>
    5254:	4822      	ldr	r0, [pc, #136]	; (52e0 <k_mem_slab_free+0xbc>)
    5256:	4629      	mov	r1, r5
    5258:	f003 fc5f 	bl	8b1a <printk>
    525c:	481d      	ldr	r0, [pc, #116]	; (52d4 <k_mem_slab_free+0xb0>)
    525e:	2181      	movs	r1, #129	; 0x81
    5260:	f003 fa6c 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5264:	4628      	mov	r0, r5
    5266:	f002 f857 	bl	7318 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    526a:	f8d4 8018 	ldr.w	r8, [r4, #24]
    526e:	f1b8 0f00 	cmp.w	r8, #0
    5272:	d10f      	bne.n	5294 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5274:	4620      	mov	r0, r4
    5276:	f001 faed 	bl	6854 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    527a:	b158      	cbz	r0, 5294 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    527c:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    527e:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5280:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    5284:	f000 ff36 	bl	60f4 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    5288:	4639      	mov	r1, r7
    528a:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    528c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    5290:	f000 bc90 	b.w	5bb4 <z_reschedule>
	**(char ***) mem = slab->free_list;
    5294:	6833      	ldr	r3, [r6, #0]
    5296:	69a2      	ldr	r2, [r4, #24]
    5298:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    529a:	6833      	ldr	r3, [r6, #0]
    529c:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    529e:	69e3      	ldr	r3, [r4, #28]
    52a0:	3b01      	subs	r3, #1
    52a2:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    52a4:	4628      	mov	r0, r5
    52a6:	f002 f827 	bl	72f8 <z_spin_unlock_valid>
    52aa:	b968      	cbnz	r0, 52c8 <k_mem_slab_free+0xa4>
    52ac:	4a09      	ldr	r2, [pc, #36]	; (52d4 <k_mem_slab_free+0xb0>)
    52ae:	490d      	ldr	r1, [pc, #52]	; (52e4 <k_mem_slab_free+0xc0>)
    52b0:	480a      	ldr	r0, [pc, #40]	; (52dc <k_mem_slab_free+0xb8>)
    52b2:	23ac      	movs	r3, #172	; 0xac
    52b4:	f003 fc31 	bl	8b1a <printk>
    52b8:	480b      	ldr	r0, [pc, #44]	; (52e8 <k_mem_slab_free+0xc4>)
    52ba:	4629      	mov	r1, r5
    52bc:	f003 fc2d 	bl	8b1a <printk>
    52c0:	4804      	ldr	r0, [pc, #16]	; (52d4 <k_mem_slab_free+0xb0>)
    52c2:	21ac      	movs	r1, #172	; 0xac
    52c4:	f003 fa3a 	bl	873c <assert_post_action>
	__asm__ volatile(
    52c8:	f387 8811 	msr	BASEPRI, r7
    52cc:	f3bf 8f6f 	isb	sy
}
    52d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    52d4:	00009d74 	.word	0x00009d74
    52d8:	00009dc6 	.word	0x00009dc6
    52dc:	00009ab1 	.word	0x00009ab1
    52e0:	00009ddb 	.word	0x00009ddb
    52e4:	00009d9a 	.word	0x00009d9a
    52e8:	00009db1 	.word	0x00009db1

000052ec <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    52ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    52f0:	4604      	mov	r4, r0
    52f2:	4616      	mov	r6, r2
    52f4:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    52f6:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    52fa:	b163      	cbz	r3, 5316 <z_impl_k_mutex_lock+0x2a>
    52fc:	4970      	ldr	r1, [pc, #448]	; (54c0 <z_impl_k_mutex_lock+0x1d4>)
    52fe:	4a71      	ldr	r2, [pc, #452]	; (54c4 <z_impl_k_mutex_lock+0x1d8>)
    5300:	4871      	ldr	r0, [pc, #452]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    5302:	2365      	movs	r3, #101	; 0x65
    5304:	f003 fc09 	bl	8b1a <printk>
    5308:	4870      	ldr	r0, [pc, #448]	; (54cc <z_impl_k_mutex_lock+0x1e0>)
    530a:	f003 fc06 	bl	8b1a <printk>
    530e:	486d      	ldr	r0, [pc, #436]	; (54c4 <z_impl_k_mutex_lock+0x1d8>)
    5310:	2165      	movs	r1, #101	; 0x65
    5312:	f003 fa13 	bl	873c <assert_post_action>
	__asm__ volatile(
    5316:	f04f 0320 	mov.w	r3, #32
    531a:	f3ef 8811 	mrs	r8, BASEPRI
    531e:	f383 8812 	msr	BASEPRI_MAX, r3
    5322:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5326:	486a      	ldr	r0, [pc, #424]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5328:	f001 ffd8 	bl	72dc <z_spin_lock_valid>
    532c:	b968      	cbnz	r0, 534a <z_impl_k_mutex_lock+0x5e>
    532e:	4a69      	ldr	r2, [pc, #420]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    5330:	4969      	ldr	r1, [pc, #420]	; (54d8 <z_impl_k_mutex_lock+0x1ec>)
    5332:	4865      	ldr	r0, [pc, #404]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    5334:	2381      	movs	r3, #129	; 0x81
    5336:	f003 fbf0 	bl	8b1a <printk>
    533a:	4965      	ldr	r1, [pc, #404]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    533c:	4867      	ldr	r0, [pc, #412]	; (54dc <z_impl_k_mutex_lock+0x1f0>)
    533e:	f003 fbec 	bl	8b1a <printk>
    5342:	4864      	ldr	r0, [pc, #400]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    5344:	2181      	movs	r1, #129	; 0x81
    5346:	f003 f9f9 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    534a:	4861      	ldr	r0, [pc, #388]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    534c:	f001 ffe4 	bl	7318 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5350:	68e3      	ldr	r3, [r4, #12]
    5352:	4a63      	ldr	r2, [pc, #396]	; (54e0 <z_impl_k_mutex_lock+0x1f4>)
    5354:	b1fb      	cbz	r3, 5396 <z_impl_k_mutex_lock+0xaa>
    5356:	68a0      	ldr	r0, [r4, #8]
    5358:	6891      	ldr	r1, [r2, #8]
    535a:	4288      	cmp	r0, r1
    535c:	d03d      	beq.n	53da <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    535e:	ea56 0307 	orrs.w	r3, r6, r7
    5362:	d13c      	bne.n	53de <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5364:	485a      	ldr	r0, [pc, #360]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5366:	f001 ffc7 	bl	72f8 <z_spin_unlock_valid>
    536a:	b968      	cbnz	r0, 5388 <z_impl_k_mutex_lock+0x9c>
    536c:	4a59      	ldr	r2, [pc, #356]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    536e:	495d      	ldr	r1, [pc, #372]	; (54e4 <z_impl_k_mutex_lock+0x1f8>)
    5370:	4855      	ldr	r0, [pc, #340]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    5372:	23ac      	movs	r3, #172	; 0xac
    5374:	f003 fbd1 	bl	8b1a <printk>
    5378:	4955      	ldr	r1, [pc, #340]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    537a:	485b      	ldr	r0, [pc, #364]	; (54e8 <z_impl_k_mutex_lock+0x1fc>)
    537c:	f003 fbcd 	bl	8b1a <printk>
    5380:	4854      	ldr	r0, [pc, #336]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    5382:	21ac      	movs	r1, #172	; 0xac
    5384:	f003 f9da 	bl	873c <assert_post_action>
	__asm__ volatile(
    5388:	f388 8811 	msr	BASEPRI, r8
    538c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    5390:	f06f 000f 	mvn.w	r0, #15
    5394:	e01e      	b.n	53d4 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    5396:	6891      	ldr	r1, [r2, #8]
    5398:	f991 100e 	ldrsb.w	r1, [r1, #14]
    539c:	484c      	ldr	r0, [pc, #304]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    539e:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    53a0:	3301      	adds	r3, #1
    53a2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    53a4:	6893      	ldr	r3, [r2, #8]
    53a6:	60a3      	str	r3, [r4, #8]
    53a8:	f001 ffa6 	bl	72f8 <z_spin_unlock_valid>
    53ac:	b968      	cbnz	r0, 53ca <z_impl_k_mutex_lock+0xde>
    53ae:	4a49      	ldr	r2, [pc, #292]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    53b0:	494c      	ldr	r1, [pc, #304]	; (54e4 <z_impl_k_mutex_lock+0x1f8>)
    53b2:	4845      	ldr	r0, [pc, #276]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    53b4:	23ac      	movs	r3, #172	; 0xac
    53b6:	f003 fbb0 	bl	8b1a <printk>
    53ba:	4945      	ldr	r1, [pc, #276]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    53bc:	484a      	ldr	r0, [pc, #296]	; (54e8 <z_impl_k_mutex_lock+0x1fc>)
    53be:	f003 fbac 	bl	8b1a <printk>
    53c2:	4844      	ldr	r0, [pc, #272]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    53c4:	21ac      	movs	r1, #172	; 0xac
    53c6:	f003 f9b9 	bl	873c <assert_post_action>
    53ca:	f388 8811 	msr	BASEPRI, r8
    53ce:	f3bf 8f6f 	isb	sy
		return 0;
    53d2:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    53d4:	b002      	add	sp, #8
    53d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    53da:	6921      	ldr	r1, [r4, #16]
    53dc:	e7de      	b.n	539c <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    53de:	f991 100e 	ldrsb.w	r1, [r1, #14]
    53e2:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    53e6:	4299      	cmp	r1, r3
    53e8:	bfa8      	it	ge
    53ea:	4619      	movge	r1, r3
    53ec:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    53f0:	4291      	cmp	r1, r2
    53f2:	bfb8      	it	lt
    53f4:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    53f6:	428b      	cmp	r3, r1
    53f8:	dd44      	ble.n	5484 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    53fa:	f001 f85d 	bl	64b8 <z_set_prio>
    53fe:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5400:	e9cd 6700 	strd	r6, r7, [sp]
    5404:	4832      	ldr	r0, [pc, #200]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5406:	4622      	mov	r2, r4
    5408:	4641      	mov	r1, r8
    540a:	f001 f825 	bl	6458 <z_pend_curr>
	if (got_mutex == 0) {
    540e:	2800      	cmp	r0, #0
    5410:	d0e0      	beq.n	53d4 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    5412:	f04f 0320 	mov.w	r3, #32
    5416:	f3ef 8611 	mrs	r6, BASEPRI
    541a:	f383 8812 	msr	BASEPRI_MAX, r3
    541e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5422:	482b      	ldr	r0, [pc, #172]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5424:	f001 ff5a 	bl	72dc <z_spin_lock_valid>
    5428:	b968      	cbnz	r0, 5446 <z_impl_k_mutex_lock+0x15a>
    542a:	4a2a      	ldr	r2, [pc, #168]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    542c:	492a      	ldr	r1, [pc, #168]	; (54d8 <z_impl_k_mutex_lock+0x1ec>)
    542e:	4826      	ldr	r0, [pc, #152]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    5430:	2381      	movs	r3, #129	; 0x81
    5432:	f003 fb72 	bl	8b1a <printk>
    5436:	4926      	ldr	r1, [pc, #152]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5438:	4828      	ldr	r0, [pc, #160]	; (54dc <z_impl_k_mutex_lock+0x1f0>)
    543a:	f003 fb6e 	bl	8b1a <printk>
    543e:	4825      	ldr	r0, [pc, #148]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    5440:	2181      	movs	r1, #129	; 0x81
    5442:	f003 f97b 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5446:	4822      	ldr	r0, [pc, #136]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5448:	f001 ff66 	bl	7318 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    544c:	6823      	ldr	r3, [r4, #0]
    544e:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5450:	429c      	cmp	r4, r3
    5452:	d00a      	beq.n	546a <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5454:	b14b      	cbz	r3, 546a <z_impl_k_mutex_lock+0x17e>
    5456:	f993 300e 	ldrsb.w	r3, [r3, #14]
    545a:	4299      	cmp	r1, r3
    545c:	bfa8      	it	ge
    545e:	4619      	movge	r1, r3
    5460:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5464:	4299      	cmp	r1, r3
    5466:	bfb8      	it	lt
    5468:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    546a:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    546c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5470:	4299      	cmp	r1, r3
    5472:	d109      	bne.n	5488 <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    5474:	b16d      	cbz	r5, 5492 <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    5476:	4816      	ldr	r0, [pc, #88]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5478:	4631      	mov	r1, r6
    547a:	f000 fb9b 	bl	5bb4 <z_reschedule>
	return -EAGAIN;
    547e:	f06f 000a 	mvn.w	r0, #10
    5482:	e7a7      	b.n	53d4 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    5484:	2500      	movs	r5, #0
    5486:	e7bb      	b.n	5400 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    5488:	f001 f816 	bl	64b8 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    548c:	2800      	cmp	r0, #0
    548e:	d1f2      	bne.n	5476 <z_impl_k_mutex_lock+0x18a>
    5490:	e7f0      	b.n	5474 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5492:	480f      	ldr	r0, [pc, #60]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    5494:	f001 ff30 	bl	72f8 <z_spin_unlock_valid>
    5498:	b968      	cbnz	r0, 54b6 <z_impl_k_mutex_lock+0x1ca>
    549a:	4a0e      	ldr	r2, [pc, #56]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    549c:	4911      	ldr	r1, [pc, #68]	; (54e4 <z_impl_k_mutex_lock+0x1f8>)
    549e:	480a      	ldr	r0, [pc, #40]	; (54c8 <z_impl_k_mutex_lock+0x1dc>)
    54a0:	23ac      	movs	r3, #172	; 0xac
    54a2:	f003 fb3a 	bl	8b1a <printk>
    54a6:	490a      	ldr	r1, [pc, #40]	; (54d0 <z_impl_k_mutex_lock+0x1e4>)
    54a8:	480f      	ldr	r0, [pc, #60]	; (54e8 <z_impl_k_mutex_lock+0x1fc>)
    54aa:	f003 fb36 	bl	8b1a <printk>
    54ae:	4809      	ldr	r0, [pc, #36]	; (54d4 <z_impl_k_mutex_lock+0x1e8>)
    54b0:	21ac      	movs	r1, #172	; 0xac
    54b2:	f003 f943 	bl	873c <assert_post_action>
	__asm__ volatile(
    54b6:	f386 8811 	msr	BASEPRI, r6
    54ba:	f3bf 8f6f 	isb	sy
    54be:	e7de      	b.n	547e <z_impl_k_mutex_lock+0x192>
    54c0:	0000a707 	.word	0x0000a707
    54c4:	0000a6e5 	.word	0x0000a6e5
    54c8:	00009ab1 	.word	0x00009ab1
    54cc:	0000a719 	.word	0x0000a719
    54d0:	20000c2c 	.word	0x20000c2c
    54d4:	00009d74 	.word	0x00009d74
    54d8:	00009dc6 	.word	0x00009dc6
    54dc:	00009ddb 	.word	0x00009ddb
    54e0:	20000c04 	.word	0x20000c04
    54e4:	00009d9a 	.word	0x00009d9a
    54e8:	00009db1 	.word	0x00009db1

000054ec <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    54ec:	b538      	push	{r3, r4, r5, lr}
    54ee:	4604      	mov	r4, r0
    54f0:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    54f4:	b163      	cbz	r3, 5510 <z_impl_k_mutex_unlock+0x24>
    54f6:	4952      	ldr	r1, [pc, #328]	; (5640 <z_impl_k_mutex_unlock+0x154>)
    54f8:	4a52      	ldr	r2, [pc, #328]	; (5644 <z_impl_k_mutex_unlock+0x158>)
    54fa:	4853      	ldr	r0, [pc, #332]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    54fc:	23c7      	movs	r3, #199	; 0xc7
    54fe:	f003 fb0c 	bl	8b1a <printk>
    5502:	4852      	ldr	r0, [pc, #328]	; (564c <z_impl_k_mutex_unlock+0x160>)
    5504:	f003 fb09 	bl	8b1a <printk>
    5508:	484e      	ldr	r0, [pc, #312]	; (5644 <z_impl_k_mutex_unlock+0x158>)
    550a:	21c7      	movs	r1, #199	; 0xc7
    550c:	f003 f916 	bl	873c <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5510:	68a3      	ldr	r3, [r4, #8]
    5512:	2b00      	cmp	r3, #0
    5514:	f000 808d 	beq.w	5632 <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5518:	4d4d      	ldr	r5, [pc, #308]	; (5650 <z_impl_k_mutex_unlock+0x164>)
    551a:	68aa      	ldr	r2, [r5, #8]
    551c:	4293      	cmp	r3, r2
    551e:	f040 808b 	bne.w	5638 <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    5522:	68e3      	ldr	r3, [r4, #12]
    5524:	b94b      	cbnz	r3, 553a <z_impl_k_mutex_unlock+0x4e>
    5526:	494b      	ldr	r1, [pc, #300]	; (5654 <z_impl_k_mutex_unlock+0x168>)
    5528:	4847      	ldr	r0, [pc, #284]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    552a:	4a46      	ldr	r2, [pc, #280]	; (5644 <z_impl_k_mutex_unlock+0x158>)
    552c:	23df      	movs	r3, #223	; 0xdf
    552e:	f003 faf4 	bl	8b1a <printk>
    5532:	4844      	ldr	r0, [pc, #272]	; (5644 <z_impl_k_mutex_unlock+0x158>)
    5534:	21df      	movs	r1, #223	; 0xdf
    5536:	f003 f901 	bl	873c <assert_post_action>
    553a:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    553e:	b163      	cbz	r3, 555a <z_impl_k_mutex_unlock+0x6e>
    5540:	493f      	ldr	r1, [pc, #252]	; (5640 <z_impl_k_mutex_unlock+0x154>)
    5542:	4a45      	ldr	r2, [pc, #276]	; (5658 <z_impl_k_mutex_unlock+0x16c>)
    5544:	4840      	ldr	r0, [pc, #256]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    5546:	23fd      	movs	r3, #253	; 0xfd
    5548:	f003 fae7 	bl	8b1a <printk>
    554c:	4843      	ldr	r0, [pc, #268]	; (565c <z_impl_k_mutex_unlock+0x170>)
    554e:	f003 fae4 	bl	8b1a <printk>
    5552:	4841      	ldr	r0, [pc, #260]	; (5658 <z_impl_k_mutex_unlock+0x16c>)
    5554:	21fd      	movs	r1, #253	; 0xfd
    5556:	f003 f8f1 	bl	873c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    555a:	68ab      	ldr	r3, [r5, #8]
    555c:	7bdb      	ldrb	r3, [r3, #15]
    555e:	2b01      	cmp	r3, #1
    5560:	d10c      	bne.n	557c <z_impl_k_mutex_unlock+0x90>
    5562:	493f      	ldr	r1, [pc, #252]	; (5660 <z_impl_k_mutex_unlock+0x174>)
    5564:	4a3c      	ldr	r2, [pc, #240]	; (5658 <z_impl_k_mutex_unlock+0x16c>)
    5566:	4838      	ldr	r0, [pc, #224]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    5568:	23fe      	movs	r3, #254	; 0xfe
    556a:	f003 fad6 	bl	8b1a <printk>
    556e:	483b      	ldr	r0, [pc, #236]	; (565c <z_impl_k_mutex_unlock+0x170>)
    5570:	f003 fad3 	bl	8b1a <printk>
    5574:	4838      	ldr	r0, [pc, #224]	; (5658 <z_impl_k_mutex_unlock+0x16c>)
    5576:	21fe      	movs	r1, #254	; 0xfe
    5578:	f003 f8e0 	bl	873c <assert_post_action>

	--_current->base.sched_locked;
    557c:	68aa      	ldr	r2, [r5, #8]
    557e:	7bd3      	ldrb	r3, [r2, #15]
    5580:	3b01      	subs	r3, #1
    5582:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5584:	68e3      	ldr	r3, [r4, #12]
    5586:	2b01      	cmp	r3, #1
    5588:	d905      	bls.n	5596 <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    558a:	3b01      	subs	r3, #1
    558c:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    558e:	f001 f899 	bl	66c4 <k_sched_unlock>

	return 0;
    5592:	2000      	movs	r0, #0
}
    5594:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5596:	f04f 0320 	mov.w	r3, #32
    559a:	f3ef 8511 	mrs	r5, BASEPRI
    559e:	f383 8812 	msr	BASEPRI_MAX, r3
    55a2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    55a6:	482f      	ldr	r0, [pc, #188]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    55a8:	f001 fe98 	bl	72dc <z_spin_lock_valid>
    55ac:	b968      	cbnz	r0, 55ca <z_impl_k_mutex_unlock+0xde>
    55ae:	4a2e      	ldr	r2, [pc, #184]	; (5668 <z_impl_k_mutex_unlock+0x17c>)
    55b0:	492e      	ldr	r1, [pc, #184]	; (566c <z_impl_k_mutex_unlock+0x180>)
    55b2:	4825      	ldr	r0, [pc, #148]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    55b4:	2381      	movs	r3, #129	; 0x81
    55b6:	f003 fab0 	bl	8b1a <printk>
    55ba:	492a      	ldr	r1, [pc, #168]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    55bc:	482c      	ldr	r0, [pc, #176]	; (5670 <z_impl_k_mutex_unlock+0x184>)
    55be:	f003 faac 	bl	8b1a <printk>
    55c2:	4829      	ldr	r0, [pc, #164]	; (5668 <z_impl_k_mutex_unlock+0x17c>)
    55c4:	2181      	movs	r1, #129	; 0x81
    55c6:	f003 f8b9 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    55ca:	4826      	ldr	r0, [pc, #152]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    55cc:	f001 fea4 	bl	7318 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    55d0:	68a0      	ldr	r0, [r4, #8]
    55d2:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    55d4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    55d8:	4299      	cmp	r1, r3
    55da:	d001      	beq.n	55e0 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    55dc:	f000 ff6c 	bl	64b8 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    55e0:	4620      	mov	r0, r4
    55e2:	f001 f937 	bl	6854 <z_unpend_first_thread>
	mutex->owner = new_owner;
    55e6:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    55e8:	b158      	cbz	r0, 5602 <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    55ea:	f990 200e 	ldrsb.w	r2, [r0, #14]
    55ee:	6122      	str	r2, [r4, #16]
    55f0:	2200      	movs	r2, #0
    55f2:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    55f4:	f000 fd7e 	bl	60f4 <z_ready_thread>
		z_reschedule(&lock, key);
    55f8:	481a      	ldr	r0, [pc, #104]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    55fa:	4629      	mov	r1, r5
    55fc:	f000 fada 	bl	5bb4 <z_reschedule>
    5600:	e7c5      	b.n	558e <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    5602:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5604:	4817      	ldr	r0, [pc, #92]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    5606:	f001 fe77 	bl	72f8 <z_spin_unlock_valid>
    560a:	b968      	cbnz	r0, 5628 <z_impl_k_mutex_unlock+0x13c>
    560c:	4a16      	ldr	r2, [pc, #88]	; (5668 <z_impl_k_mutex_unlock+0x17c>)
    560e:	4919      	ldr	r1, [pc, #100]	; (5674 <z_impl_k_mutex_unlock+0x188>)
    5610:	480d      	ldr	r0, [pc, #52]	; (5648 <z_impl_k_mutex_unlock+0x15c>)
    5612:	23ac      	movs	r3, #172	; 0xac
    5614:	f003 fa81 	bl	8b1a <printk>
    5618:	4912      	ldr	r1, [pc, #72]	; (5664 <z_impl_k_mutex_unlock+0x178>)
    561a:	4817      	ldr	r0, [pc, #92]	; (5678 <z_impl_k_mutex_unlock+0x18c>)
    561c:	f003 fa7d 	bl	8b1a <printk>
    5620:	4811      	ldr	r0, [pc, #68]	; (5668 <z_impl_k_mutex_unlock+0x17c>)
    5622:	21ac      	movs	r1, #172	; 0xac
    5624:	f003 f88a 	bl	873c <assert_post_action>
	__asm__ volatile(
    5628:	f385 8811 	msr	BASEPRI, r5
    562c:	f3bf 8f6f 	isb	sy
    5630:	e7ad      	b.n	558e <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    5632:	f06f 0015 	mvn.w	r0, #21
    5636:	e7ad      	b.n	5594 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    5638:	f04f 30ff 	mov.w	r0, #4294967295
    563c:	e7aa      	b.n	5594 <z_impl_k_mutex_unlock+0xa8>
    563e:	bf00      	nop
    5640:	0000a707 	.word	0x0000a707
    5644:	0000a6e5 	.word	0x0000a6e5
    5648:	00009ab1 	.word	0x00009ab1
    564c:	0000a719 	.word	0x0000a719
    5650:	20000c04 	.word	0x20000c04
    5654:	0000a73e 	.word	0x0000a73e
    5658:	0000a755 	.word	0x0000a755
    565c:	0000a780 	.word	0x0000a780
    5660:	0000a783 	.word	0x0000a783
    5664:	20000c2c 	.word	0x20000c2c
    5668:	00009d74 	.word	0x00009d74
    566c:	00009dc6 	.word	0x00009dc6
    5670:	00009ddb 	.word	0x00009ddb
    5674:	00009d9a 	.word	0x00009d9a
    5678:	00009db1 	.word	0x00009db1

0000567c <signal_poll_event>:
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
{
    567c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    5680:	6884      	ldr	r4, [r0, #8]
{
    5682:	4605      	mov	r5, r0
    5684:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
    5686:	b1d4      	cbz	r4, 56be <signal_poll_event+0x42>
		if (poller->mode == MODE_POLL) {
    5688:	7863      	ldrb	r3, [r4, #1]
    568a:	2b01      	cmp	r3, #1
    568c:	d14b      	bne.n	5726 <signal_poll_event+0xaa>
	__ASSERT(thread != NULL, "poller should have a thread\n");
    568e:	f1b4 0760 	subs.w	r7, r4, #96	; 0x60
    5692:	d10e      	bne.n	56b2 <signal_poll_event+0x36>
    5694:	4a30      	ldr	r2, [pc, #192]	; (5758 <signal_poll_event+0xdc>)
    5696:	4931      	ldr	r1, [pc, #196]	; (575c <signal_poll_event+0xe0>)
    5698:	4831      	ldr	r0, [pc, #196]	; (5760 <signal_poll_event+0xe4>)
    569a:	23f9      	movs	r3, #249	; 0xf9
    569c:	f003 fa3d 	bl	8b1a <printk>
    56a0:	4830      	ldr	r0, [pc, #192]	; (5764 <signal_poll_event+0xe8>)
    56a2:	f003 fa3a 	bl	8b1a <printk>
    56a6:	482c      	ldr	r0, [pc, #176]	; (5758 <signal_poll_event+0xdc>)
    56a8:	21f9      	movs	r1, #249	; 0xf9
    56aa:	f003 f847 	bl	873c <assert_post_action>
	if (!z_is_thread_pending(thread)) {
    56ae:	7b7b      	ldrb	r3, [r7, #13]
    56b0:	deff      	udf	#255	; 0xff
    56b2:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    56b6:	f013 0302 	ands.w	r3, r3, #2
    56ba:	d10a      	bne.n	56d2 <signal_poll_event+0x56>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
    56bc:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    56be:	68eb      	ldr	r3, [r5, #12]
    56c0:	f3c3 3145 	ubfx	r1, r3, #13, #6
    56c4:	430e      	orrs	r6, r1
	event->poller = NULL;
    56c6:	2000      	movs	r0, #0
	event->state |= state;
    56c8:	f366 3352 	bfi	r3, r6, #13, #6
	event->poller = NULL;
    56cc:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    56ce:	60eb      	str	r3, [r5, #12]
			return retcode;
		}
	}

	set_event_ready(event, state);
	return retcode;
    56d0:	e00d      	b.n	56ee <signal_poll_event+0x72>
	if (z_is_thread_timeout_expired(thread)) {
    56d2:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    56d6:	f04f 31ff 	mov.w	r1, #4294967295
    56da:	f06f 0001 	mvn.w	r0, #1
    56de:	428b      	cmp	r3, r1
    56e0:	bf08      	it	eq
    56e2:	4282      	cmpeq	r2, r0
    56e4:	d105      	bne.n	56f2 <signal_poll_event+0x76>
		poller->is_polling = false;
    56e6:	2300      	movs	r3, #0
    56e8:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    56ea:	f06f 000a 	mvn.w	r0, #10
}
    56ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	z_unpend_thread(thread);
    56f2:	4638      	mov	r0, r7
    56f4:	f000 fb5a 	bl	5dac <z_unpend_thread>
	arch_thread_return_value_set(thread,
    56f8:	2e08      	cmp	r6, #8
    56fa:	bf0c      	ite	eq
    56fc:	f06f 0303 	mvneq.w	r3, #3
    5700:	2300      	movne	r3, #0
    5702:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5704:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    5708:	06db      	lsls	r3, r3, #27
    570a:	d104      	bne.n	5716 <signal_poll_event+0x9a>
	if (!z_is_thread_ready(thread)) {
    570c:	f854 8c48 	ldr.w	r8, [r4, #-72]
    5710:	f1b8 0f00 	cmp.w	r8, #0
    5714:	d001      	beq.n	571a <signal_poll_event+0x9e>
		poller->is_polling = false;
    5716:	2300      	movs	r3, #0
    5718:	e7d0      	b.n	56bc <signal_poll_event+0x40>
	z_ready_thread(thread);
    571a:	4638      	mov	r0, r7
    571c:	f000 fcea 	bl	60f4 <z_ready_thread>
		poller->is_polling = false;
    5720:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    5724:	e7cb      	b.n	56be <signal_poll_event+0x42>
		} else if (poller->mode == MODE_TRIGGERED) {
    5726:	2b02      	cmp	r3, #2
    5728:	d1f5      	bne.n	5716 <signal_poll_event+0x9a>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    572a:	7823      	ldrb	r3, [r4, #0]
    572c:	2b00      	cmp	r3, #0
    572e:	d0c6      	beq.n	56be <signal_poll_event+0x42>
    5730:	f854 7c04 	ldr.w	r7, [r4, #-4]
    5734:	b177      	cbz	r7, 5754 <signal_poll_event+0xd8>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
    5736:	f1a4 0914 	sub.w	r9, r4, #20
    573a:	f104 0014 	add.w	r0, r4, #20
		twork->poll_result = 0;
    573e:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    5742:	f001 ff15 	bl	7570 <z_abort_timeout>
		twork->poll_result = 0;
    5746:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
    574a:	4649      	mov	r1, r9
    574c:	4638      	mov	r0, r7
    574e:	f002 fb9d 	bl	7e8c <k_work_submit_to_queue>
    5752:	e7e5      	b.n	5720 <signal_poll_event+0xa4>
		poller->is_polling = false;
    5754:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    5756:	e7b2      	b.n	56be <signal_poll_event+0x42>
    5758:	0000a7b4 	.word	0x0000a7b4
    575c:	0000a8af 	.word	0x0000a8af
    5760:	00009ab1 	.word	0x00009ab1
    5764:	0000a8c5 	.word	0x0000a8c5

00005768 <z_impl_k_poll_signal_raise>:
{
    5768:	b570      	push	{r4, r5, r6, lr}
    576a:	4604      	mov	r4, r0
    576c:	460d      	mov	r5, r1
	__asm__ volatile(
    576e:	f04f 0320 	mov.w	r3, #32
    5772:	f3ef 8611 	mrs	r6, BASEPRI
    5776:	f383 8812 	msr	BASEPRI_MAX, r3
    577a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    577e:	4821      	ldr	r0, [pc, #132]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    5780:	f001 fdac 	bl	72dc <z_spin_lock_valid>
    5784:	b968      	cbnz	r0, 57a2 <z_impl_k_poll_signal_raise+0x3a>
    5786:	4a20      	ldr	r2, [pc, #128]	; (5808 <z_impl_k_poll_signal_raise+0xa0>)
    5788:	4920      	ldr	r1, [pc, #128]	; (580c <z_impl_k_poll_signal_raise+0xa4>)
    578a:	4821      	ldr	r0, [pc, #132]	; (5810 <z_impl_k_poll_signal_raise+0xa8>)
    578c:	2381      	movs	r3, #129	; 0x81
    578e:	f003 f9c4 	bl	8b1a <printk>
    5792:	491c      	ldr	r1, [pc, #112]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    5794:	481f      	ldr	r0, [pc, #124]	; (5814 <z_impl_k_poll_signal_raise+0xac>)
    5796:	f003 f9c0 	bl	8b1a <printk>
    579a:	481b      	ldr	r0, [pc, #108]	; (5808 <z_impl_k_poll_signal_raise+0xa0>)
    579c:	2181      	movs	r1, #129	; 0x81
    579e:	f002 ffcd 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    57a2:	4818      	ldr	r0, [pc, #96]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    57a4:	f001 fdb8 	bl	7318 <z_spin_lock_set_owner>
	return list->head == list;
    57a8:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
    57aa:	60e5      	str	r5, [r4, #12]
	sig->signaled = 1U;
    57ac:	2101      	movs	r1, #1

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    57ae:	4284      	cmp	r4, r0
    57b0:	60a1      	str	r1, [r4, #8]
    57b2:	d117      	bne.n	57e4 <z_impl_k_poll_signal_raise+0x7c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    57b4:	4813      	ldr	r0, [pc, #76]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    57b6:	f001 fd9f 	bl	72f8 <z_spin_unlock_valid>
    57ba:	b968      	cbnz	r0, 57d8 <z_impl_k_poll_signal_raise+0x70>
    57bc:	4a12      	ldr	r2, [pc, #72]	; (5808 <z_impl_k_poll_signal_raise+0xa0>)
    57be:	4916      	ldr	r1, [pc, #88]	; (5818 <z_impl_k_poll_signal_raise+0xb0>)
    57c0:	4813      	ldr	r0, [pc, #76]	; (5810 <z_impl_k_poll_signal_raise+0xa8>)
    57c2:	23ac      	movs	r3, #172	; 0xac
    57c4:	f003 f9a9 	bl	8b1a <printk>
    57c8:	490e      	ldr	r1, [pc, #56]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    57ca:	4814      	ldr	r0, [pc, #80]	; (581c <z_impl_k_poll_signal_raise+0xb4>)
    57cc:	f003 f9a5 	bl	8b1a <printk>
    57d0:	480d      	ldr	r0, [pc, #52]	; (5808 <z_impl_k_poll_signal_raise+0xa0>)
    57d2:	21ac      	movs	r1, #172	; 0xac
    57d4:	f002 ffb2 	bl	873c <assert_post_action>
	__asm__ volatile(
    57d8:	f386 8811 	msr	BASEPRI, r6
    57dc:	f3bf 8f6f 	isb	sy
		return 0;
    57e0:	2400      	movs	r4, #0
    57e2:	e00d      	b.n	5800 <z_impl_k_poll_signal_raise+0x98>
	sys_dnode_t *const next = node->next;
    57e4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    57e8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    57ea:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    57ec:	2300      	movs	r3, #0
	node->prev = NULL;
    57ee:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    57f2:	f7ff ff43 	bl	567c <signal_poll_event>
	z_reschedule(&lock, key);
    57f6:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    57f8:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    57fa:	4802      	ldr	r0, [pc, #8]	; (5804 <z_impl_k_poll_signal_raise+0x9c>)
    57fc:	f000 f9da 	bl	5bb4 <z_reschedule>
}
    5800:	4620      	mov	r0, r4
    5802:	bd70      	pop	{r4, r5, r6, pc}
    5804:	20000c30 	.word	0x20000c30
    5808:	00009d74 	.word	0x00009d74
    580c:	00009dc6 	.word	0x00009dc6
    5810:	00009ab1 	.word	0x00009ab1
    5814:	00009ddb 	.word	0x00009ddb
    5818:	00009d9a 	.word	0x00009d9a
    581c:	00009db1 	.word	0x00009db1

00005820 <queue_insert>:
#include <syscalls/k_queue_cancel_wait_mrsh.c>
#endif

static int32_t queue_insert(struct k_queue *queue, void *prev, void *data,
			    bool alloc, bool is_append)
{
    5820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5824:	4604      	mov	r4, r0
    5826:	f89d a020 	ldrb.w	sl, [sp, #32]
    582a:	460e      	mov	r6, r1
    582c:	4690      	mov	r8, r2
    582e:	4699      	mov	r9, r3
	struct k_thread *first_pending_thread;
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    5830:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5834:	f04f 0320 	mov.w	r3, #32
    5838:	f3ef 8711 	mrs	r7, BASEPRI
    583c:	f383 8812 	msr	BASEPRI_MAX, r3
    5840:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5844:	4628      	mov	r0, r5
    5846:	f001 fd49 	bl	72dc <z_spin_lock_valid>
    584a:	b968      	cbnz	r0, 5868 <queue_insert+0x48>
    584c:	4a3b      	ldr	r2, [pc, #236]	; (593c <queue_insert+0x11c>)
    584e:	493c      	ldr	r1, [pc, #240]	; (5940 <queue_insert+0x120>)
    5850:	483c      	ldr	r0, [pc, #240]	; (5944 <queue_insert+0x124>)
    5852:	2381      	movs	r3, #129	; 0x81
    5854:	f003 f961 	bl	8b1a <printk>
    5858:	483b      	ldr	r0, [pc, #236]	; (5948 <queue_insert+0x128>)
    585a:	4629      	mov	r1, r5
    585c:	f003 f95d 	bl	8b1a <printk>
    5860:	4836      	ldr	r0, [pc, #216]	; (593c <queue_insert+0x11c>)
    5862:	2181      	movs	r1, #129	; 0x81
    5864:	f002 ff6a 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5868:	4628      	mov	r0, r5
    586a:	f001 fd55 	bl	7318 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, queue_insert, queue, alloc);

	if (is_append) {
    586e:	f1ba 0f00 	cmp.w	sl, #0
    5872:	d000      	beq.n	5876 <queue_insert+0x56>
		prev = sys_sflist_peek_tail(&queue->data_q);
    5874:	6866      	ldr	r6, [r4, #4]
	}
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    5876:	f104 000c 	add.w	r0, r4, #12
    587a:	f000 ffeb 	bl	6854 <z_unpend_first_thread>

	if (first_pending_thread != NULL) {
    587e:	b158      	cbz	r0, 5898 <queue_insert+0x78>
    5880:	2400      	movs	r4, #0
    5882:	67c4      	str	r4, [r0, #124]	; 0x7c
    5884:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    5888:	f000 fc34 	bl	60f4 <z_ready_thread>

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, queue_insert, queue, alloc, K_FOREVER);

	sys_sflist_insert(&queue->data_q, prev, data);
	handle_poll_events(queue, K_POLL_STATE_DATA_AVAILABLE);
	z_reschedule(&queue->lock, key);
    588c:	4628      	mov	r0, r5
    588e:	4639      	mov	r1, r7
    5890:	f000 f990 	bl	5bb4 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, queue_insert, queue, alloc, 0);

	return 0;
    5894:	2000      	movs	r0, #0
    5896:	e01e      	b.n	58d6 <queue_insert+0xb6>
	if (alloc) {
    5898:	f1b9 0f00 	cmp.w	r9, #0
    589c:	d02d      	beq.n	58fa <queue_insert+0xda>
	return z_thread_aligned_alloc(0, size);
    589e:	2108      	movs	r1, #8
    58a0:	f002 fc26 	bl	80f0 <z_thread_aligned_alloc>
		if (anode == NULL) {
    58a4:	b9c8      	cbnz	r0, 58da <queue_insert+0xba>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    58a6:	4628      	mov	r0, r5
    58a8:	f001 fd26 	bl	72f8 <z_spin_unlock_valid>
    58ac:	b968      	cbnz	r0, 58ca <queue_insert+0xaa>
    58ae:	4a23      	ldr	r2, [pc, #140]	; (593c <queue_insert+0x11c>)
    58b0:	4926      	ldr	r1, [pc, #152]	; (594c <queue_insert+0x12c>)
    58b2:	4824      	ldr	r0, [pc, #144]	; (5944 <queue_insert+0x124>)
    58b4:	23ac      	movs	r3, #172	; 0xac
    58b6:	f003 f930 	bl	8b1a <printk>
    58ba:	4825      	ldr	r0, [pc, #148]	; (5950 <queue_insert+0x130>)
    58bc:	4629      	mov	r1, r5
    58be:	f003 f92c 	bl	8b1a <printk>
    58c2:	481e      	ldr	r0, [pc, #120]	; (593c <queue_insert+0x11c>)
    58c4:	21ac      	movs	r1, #172	; 0xac
    58c6:	f002 ff39 	bl	873c <assert_post_action>
	__asm__ volatile(
    58ca:	f387 8811 	msr	BASEPRI, r7
    58ce:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    58d2:	f06f 000b 	mvn.w	r0, #11
}
    58d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param flags A value between 0 and 3 to set the flags value
 */
static inline void sys_sfnode_init(sys_sfnode_t *node, uint8_t flags)
{
	__ASSERT((flags & ~SYS_SFLIST_FLAGS_MASK) == 0UL, "flags too large");
	node->next_and_flags = flags;
    58da:	2301      	movs	r3, #1
		anode->data = data;
    58dc:	f8c0 8004 	str.w	r8, [r0, #4]
    58e0:	6003      	str	r3, [r0, #0]
 */
static inline void sys_sflist_insert(sys_sflist_t *list,
				     sys_sfnode_t *prev,
				     sys_sfnode_t *node);

Z_GENLIST_INSERT(sflist, sfnode)
    58e2:	6803      	ldr	r3, [r0, #0]
    58e4:	f003 0303 	and.w	r3, r3, #3
    58e8:	b95e      	cbnz	r6, 5902 <queue_insert+0xe2>
	parent->next_and_flags = cur_flags | (unative_t)child;
    58ea:	6822      	ldr	r2, [r4, #0]
    58ec:	4313      	orrs	r3, r2
    58ee:	6003      	str	r3, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    58f0:	6863      	ldr	r3, [r4, #4]
	list->head = node;
    58f2:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    58f4:	b973      	cbnz	r3, 5914 <queue_insert+0xf4>
	list->tail = node;
    58f6:	6060      	str	r0, [r4, #4]
}
    58f8:	e00c      	b.n	5914 <queue_insert+0xf4>
	node->next_and_flags = flags;
    58fa:	f8c8 9000 	str.w	r9, [r8]
}
    58fe:	4640      	mov	r0, r8
    5900:	e7ef      	b.n	58e2 <queue_insert+0xc2>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    5902:	6832      	ldr	r2, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    5904:	f032 0203 	bics.w	r2, r2, #3
    5908:	d110      	bne.n	592c <queue_insert+0x10c>
Z_GENLIST_APPEND(sflist, sfnode)
    590a:	6862      	ldr	r2, [r4, #4]
	parent->next_and_flags = cur_flags | (unative_t)child;
    590c:	6003      	str	r3, [r0, #0]
Z_GENLIST_APPEND(sflist, sfnode)
    590e:	b93a      	cbnz	r2, 5920 <queue_insert+0x100>
	list->head = node;
    5910:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
    5914:	2104      	movs	r1, #4
    5916:	f104 0014 	add.w	r0, r4, #20
    591a:	f003 fc49 	bl	91b0 <z_handle_obj_poll_events>
    591e:	e7b5      	b.n	588c <queue_insert+0x6c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    5920:	6813      	ldr	r3, [r2, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    5922:	f003 0303 	and.w	r3, r3, #3
    5926:	4303      	orrs	r3, r0
    5928:	6013      	str	r3, [r2, #0]
    592a:	e7e4      	b.n	58f6 <queue_insert+0xd6>
    592c:	4313      	orrs	r3, r2
    592e:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    5930:	6833      	ldr	r3, [r6, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    5932:	f003 0303 	and.w	r3, r3, #3
    5936:	4303      	orrs	r3, r0
    5938:	6033      	str	r3, [r6, #0]
}
    593a:	e7eb      	b.n	5914 <queue_insert+0xf4>
    593c:	00009d74 	.word	0x00009d74
    5940:	00009dc6 	.word	0x00009dc6
    5944:	00009ab1 	.word	0x00009ab1
    5948:	00009ddb 	.word	0x00009ddb
    594c:	00009d9a 	.word	0x00009d9a
    5950:	00009db1 	.word	0x00009db1

00005954 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    5954:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5958:	4606      	mov	r6, r0
    595a:	4690      	mov	r8, r2
    595c:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    595e:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5962:	f04f 0320 	mov.w	r3, #32
    5966:	f3ef 8711 	mrs	r7, BASEPRI
    596a:	f383 8812 	msr	BASEPRI_MAX, r3
    596e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5972:	4628      	mov	r0, r5
    5974:	f001 fcb2 	bl	72dc <z_spin_lock_valid>
    5978:	b968      	cbnz	r0, 5996 <z_impl_k_queue_get+0x42>
    597a:	4a25      	ldr	r2, [pc, #148]	; (5a10 <z_impl_k_queue_get+0xbc>)
    597c:	4925      	ldr	r1, [pc, #148]	; (5a14 <z_impl_k_queue_get+0xc0>)
    597e:	4826      	ldr	r0, [pc, #152]	; (5a18 <z_impl_k_queue_get+0xc4>)
    5980:	2381      	movs	r3, #129	; 0x81
    5982:	f003 f8ca 	bl	8b1a <printk>
    5986:	4825      	ldr	r0, [pc, #148]	; (5a1c <z_impl_k_queue_get+0xc8>)
    5988:	4629      	mov	r1, r5
    598a:	f003 f8c6 	bl	8b1a <printk>
    598e:	4820      	ldr	r0, [pc, #128]	; (5a10 <z_impl_k_queue_get+0xbc>)
    5990:	2181      	movs	r1, #129	; 0x81
    5992:	f002 fed3 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5996:	4628      	mov	r0, r5
    5998:	f001 fcbe 	bl	7318 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(sflist)
    599c:	6834      	ldr	r4, [r6, #0]
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    599e:	b334      	cbz	r4, 59ee <z_impl_k_queue_get+0x9a>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    59a0:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    59a2:	6872      	ldr	r2, [r6, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    59a4:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    59a8:	4294      	cmp	r4, r2
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    59aa:	4620      	mov	r0, r4
	list->head = node;
    59ac:	6033      	str	r3, [r6, #0]
	list->tail = node;
    59ae:	bf08      	it	eq
    59b0:	6073      	streq	r3, [r6, #4]
    59b2:	2101      	movs	r1, #1
    59b4:	f003 fc0a 	bl	91cc <z_queue_node_peek>
    59b8:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    59ba:	4628      	mov	r0, r5
    59bc:	f001 fc9c 	bl	72f8 <z_spin_unlock_valid>
    59c0:	b968      	cbnz	r0, 59de <z_impl_k_queue_get+0x8a>
    59c2:	4a13      	ldr	r2, [pc, #76]	; (5a10 <z_impl_k_queue_get+0xbc>)
    59c4:	4916      	ldr	r1, [pc, #88]	; (5a20 <z_impl_k_queue_get+0xcc>)
    59c6:	4814      	ldr	r0, [pc, #80]	; (5a18 <z_impl_k_queue_get+0xc4>)
    59c8:	23ac      	movs	r3, #172	; 0xac
    59ca:	f003 f8a6 	bl	8b1a <printk>
    59ce:	4815      	ldr	r0, [pc, #84]	; (5a24 <z_impl_k_queue_get+0xd0>)
    59d0:	4629      	mov	r1, r5
    59d2:	f003 f8a2 	bl	8b1a <printk>
    59d6:	480e      	ldr	r0, [pc, #56]	; (5a10 <z_impl_k_queue_get+0xbc>)
    59d8:	21ac      	movs	r1, #172	; 0xac
    59da:	f002 feaf 	bl	873c <assert_post_action>
	__asm__ volatile(
    59de:	f387 8811 	msr	BASEPRI, r7
    59e2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    59e6:	4620      	mov	r0, r4
    59e8:	b003      	add	sp, #12
    59ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    59ee:	ea58 0309 	orrs.w	r3, r8, r9
    59f2:	d0e2      	beq.n	59ba <z_impl_k_queue_get+0x66>
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    59f4:	e9cd 8900 	strd	r8, r9, [sp]
    59f8:	f106 020c 	add.w	r2, r6, #12
    59fc:	4639      	mov	r1, r7
    59fe:	4628      	mov	r0, r5
    5a00:	f000 fd2a 	bl	6458 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    5a04:	2800      	cmp	r0, #0
    5a06:	d1ee      	bne.n	59e6 <z_impl_k_queue_get+0x92>
    5a08:	4b07      	ldr	r3, [pc, #28]	; (5a28 <z_impl_k_queue_get+0xd4>)
    5a0a:	689b      	ldr	r3, [r3, #8]
    5a0c:	695c      	ldr	r4, [r3, #20]
    5a0e:	e7ea      	b.n	59e6 <z_impl_k_queue_get+0x92>
    5a10:	00009d74 	.word	0x00009d74
    5a14:	00009dc6 	.word	0x00009dc6
    5a18:	00009ab1 	.word	0x00009ab1
    5a1c:	00009ddb 	.word	0x00009ddb
    5a20:	00009d9a 	.word	0x00009d9a
    5a24:	00009db1 	.word	0x00009db1
    5a28:	20000c04 	.word	0x20000c04

00005a2c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    5a2c:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    5a2e:	4c08      	ldr	r4, [pc, #32]	; (5a50 <z_reset_time_slice+0x24>)
    5a30:	6823      	ldr	r3, [r4, #0]
    5a32:	b15b      	cbz	r3, 5a4c <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5a34:	f7fe f8e2 	bl	3bfc <sys_clock_elapsed>
    5a38:	4603      	mov	r3, r0
    5a3a:	6820      	ldr	r0, [r4, #0]
    5a3c:	4a05      	ldr	r2, [pc, #20]	; (5a54 <z_reset_time_slice+0x28>)
    5a3e:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    5a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5a44:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    5a46:	2100      	movs	r1, #0
    5a48:	f001 be28 	b.w	769c <z_set_timeout_expiry>
}
    5a4c:	bd10      	pop	{r4, pc}
    5a4e:	bf00      	nop
    5a50:	20000c40 	.word	0x20000c40
    5a54:	20000c04 	.word	0x20000c04

00005a58 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    5a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a5a:	4604      	mov	r4, r0
    5a5c:	460d      	mov	r5, r1
	__asm__ volatile(
    5a5e:	f04f 0320 	mov.w	r3, #32
    5a62:	f3ef 8611 	mrs	r6, BASEPRI
    5a66:	f383 8812 	msr	BASEPRI_MAX, r3
    5a6a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5a6e:	4823      	ldr	r0, [pc, #140]	; (5afc <k_sched_time_slice_set+0xa4>)
    5a70:	f001 fc34 	bl	72dc <z_spin_lock_valid>
    5a74:	b968      	cbnz	r0, 5a92 <k_sched_time_slice_set+0x3a>
    5a76:	4a22      	ldr	r2, [pc, #136]	; (5b00 <k_sched_time_slice_set+0xa8>)
    5a78:	4922      	ldr	r1, [pc, #136]	; (5b04 <k_sched_time_slice_set+0xac>)
    5a7a:	4823      	ldr	r0, [pc, #140]	; (5b08 <k_sched_time_slice_set+0xb0>)
    5a7c:	2381      	movs	r3, #129	; 0x81
    5a7e:	f003 f84c 	bl	8b1a <printk>
    5a82:	491e      	ldr	r1, [pc, #120]	; (5afc <k_sched_time_slice_set+0xa4>)
    5a84:	4821      	ldr	r0, [pc, #132]	; (5b0c <k_sched_time_slice_set+0xb4>)
    5a86:	f003 f848 	bl	8b1a <printk>
    5a8a:	481d      	ldr	r0, [pc, #116]	; (5b00 <k_sched_time_slice_set+0xa8>)
    5a8c:	2181      	movs	r1, #129	; 0x81
    5a8e:	f002 fe55 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5a92:	481a      	ldr	r0, [pc, #104]	; (5afc <k_sched_time_slice_set+0xa4>)
    5a94:	f001 fc40 	bl	7318 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    5a98:	4b1d      	ldr	r3, [pc, #116]	; (5b10 <k_sched_time_slice_set+0xb8>)
    5a9a:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    5a9c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    5aa0:	f240 30e7 	movw	r0, #999	; 0x3e7
    5aa4:	2100      	movs	r1, #0
    5aa6:	611a      	str	r2, [r3, #16]
    5aa8:	fbe7 0104 	umlal	r0, r1, r7, r4
    5aac:	2300      	movs	r3, #0
    5aae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5ab2:	f7fa fb25 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    5ab6:	2c00      	cmp	r4, #0
    5ab8:	4b16      	ldr	r3, [pc, #88]	; (5b14 <k_sched_time_slice_set+0xbc>)
    5aba:	dc1b      	bgt.n	5af4 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    5abc:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    5abe:	4b16      	ldr	r3, [pc, #88]	; (5b18 <k_sched_time_slice_set+0xc0>)
    5ac0:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    5ac2:	f7ff ffb3 	bl	5a2c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5ac6:	480d      	ldr	r0, [pc, #52]	; (5afc <k_sched_time_slice_set+0xa4>)
    5ac8:	f001 fc16 	bl	72f8 <z_spin_unlock_valid>
    5acc:	b968      	cbnz	r0, 5aea <k_sched_time_slice_set+0x92>
    5ace:	4a0c      	ldr	r2, [pc, #48]	; (5b00 <k_sched_time_slice_set+0xa8>)
    5ad0:	4912      	ldr	r1, [pc, #72]	; (5b1c <k_sched_time_slice_set+0xc4>)
    5ad2:	480d      	ldr	r0, [pc, #52]	; (5b08 <k_sched_time_slice_set+0xb0>)
    5ad4:	23ac      	movs	r3, #172	; 0xac
    5ad6:	f003 f820 	bl	8b1a <printk>
    5ada:	4908      	ldr	r1, [pc, #32]	; (5afc <k_sched_time_slice_set+0xa4>)
    5adc:	4810      	ldr	r0, [pc, #64]	; (5b20 <k_sched_time_slice_set+0xc8>)
    5ade:	f003 f81c 	bl	8b1a <printk>
    5ae2:	4807      	ldr	r0, [pc, #28]	; (5b00 <k_sched_time_slice_set+0xa8>)
    5ae4:	21ac      	movs	r1, #172	; 0xac
    5ae6:	f002 fe29 	bl	873c <assert_post_action>
	__asm__ volatile(
    5aea:	f386 8811 	msr	BASEPRI, r6
    5aee:	f3bf 8f6f 	isb	sy
	}
}
    5af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    5af4:	2802      	cmp	r0, #2
    5af6:	bfb8      	it	lt
    5af8:	2002      	movlt	r0, #2
    5afa:	e7df      	b.n	5abc <k_sched_time_slice_set+0x64>
    5afc:	20000c38 	.word	0x20000c38
    5b00:	00009d74 	.word	0x00009d74
    5b04:	00009dc6 	.word	0x00009dc6
    5b08:	00009ab1 	.word	0x00009ab1
    5b0c:	00009ddb 	.word	0x00009ddb
    5b10:	20000c04 	.word	0x20000c04
    5b14:	20000c40 	.word	0x20000c40
    5b18:	20000c3c 	.word	0x20000c3c
    5b1c:	00009d9a 	.word	0x00009d9a
    5b20:	00009db1 	.word	0x00009db1

00005b24 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    5b24:	b538      	push	{r3, r4, r5, lr}
    5b26:	4604      	mov	r4, r0
	__asm__ volatile(
    5b28:	f04f 0320 	mov.w	r3, #32
    5b2c:	f3ef 8511 	mrs	r5, BASEPRI
    5b30:	f383 8812 	msr	BASEPRI_MAX, r3
    5b34:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b38:	4817      	ldr	r0, [pc, #92]	; (5b98 <z_unpend_thread_no_timeout+0x74>)
    5b3a:	f001 fbcf 	bl	72dc <z_spin_lock_valid>
    5b3e:	b968      	cbnz	r0, 5b5c <z_unpend_thread_no_timeout+0x38>
    5b40:	4a16      	ldr	r2, [pc, #88]	; (5b9c <z_unpend_thread_no_timeout+0x78>)
    5b42:	4917      	ldr	r1, [pc, #92]	; (5ba0 <z_unpend_thread_no_timeout+0x7c>)
    5b44:	4817      	ldr	r0, [pc, #92]	; (5ba4 <z_unpend_thread_no_timeout+0x80>)
    5b46:	2381      	movs	r3, #129	; 0x81
    5b48:	f002 ffe7 	bl	8b1a <printk>
    5b4c:	4912      	ldr	r1, [pc, #72]	; (5b98 <z_unpend_thread_no_timeout+0x74>)
    5b4e:	4816      	ldr	r0, [pc, #88]	; (5ba8 <z_unpend_thread_no_timeout+0x84>)
    5b50:	f002 ffe3 	bl	8b1a <printk>
    5b54:	4811      	ldr	r0, [pc, #68]	; (5b9c <z_unpend_thread_no_timeout+0x78>)
    5b56:	2181      	movs	r1, #129	; 0x81
    5b58:	f002 fdf0 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5b5c:	480e      	ldr	r0, [pc, #56]	; (5b98 <z_unpend_thread_no_timeout+0x74>)
    5b5e:	f001 fbdb 	bl	7318 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    5b62:	4620      	mov	r0, r4
    5b64:	f000 f900 	bl	5d68 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5b68:	480b      	ldr	r0, [pc, #44]	; (5b98 <z_unpend_thread_no_timeout+0x74>)
    5b6a:	f001 fbc5 	bl	72f8 <z_spin_unlock_valid>
    5b6e:	b968      	cbnz	r0, 5b8c <z_unpend_thread_no_timeout+0x68>
    5b70:	4a0a      	ldr	r2, [pc, #40]	; (5b9c <z_unpend_thread_no_timeout+0x78>)
    5b72:	490e      	ldr	r1, [pc, #56]	; (5bac <z_unpend_thread_no_timeout+0x88>)
    5b74:	480b      	ldr	r0, [pc, #44]	; (5ba4 <z_unpend_thread_no_timeout+0x80>)
    5b76:	23ac      	movs	r3, #172	; 0xac
    5b78:	f002 ffcf 	bl	8b1a <printk>
    5b7c:	4906      	ldr	r1, [pc, #24]	; (5b98 <z_unpend_thread_no_timeout+0x74>)
    5b7e:	480c      	ldr	r0, [pc, #48]	; (5bb0 <z_unpend_thread_no_timeout+0x8c>)
    5b80:	f002 ffcb 	bl	8b1a <printk>
    5b84:	4805      	ldr	r0, [pc, #20]	; (5b9c <z_unpend_thread_no_timeout+0x78>)
    5b86:	21ac      	movs	r1, #172	; 0xac
    5b88:	f002 fdd8 	bl	873c <assert_post_action>
	__asm__ volatile(
    5b8c:	f385 8811 	msr	BASEPRI, r5
    5b90:	f3bf 8f6f 	isb	sy
	}
}
    5b94:	bd38      	pop	{r3, r4, r5, pc}
    5b96:	bf00      	nop
    5b98:	20000c38 	.word	0x20000c38
    5b9c:	00009d74 	.word	0x00009d74
    5ba0:	00009dc6 	.word	0x00009dc6
    5ba4:	00009ab1 	.word	0x00009ab1
    5ba8:	00009ddb 	.word	0x00009ddb
    5bac:	00009d9a 	.word	0x00009d9a
    5bb0:	00009db1 	.word	0x00009db1

00005bb4 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    5bb4:	b538      	push	{r3, r4, r5, lr}
    5bb6:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5bb8:	460d      	mov	r5, r1
    5bba:	b9e9      	cbnz	r1, 5bf8 <z_reschedule+0x44>
    5bbc:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    5bc0:	b9d3      	cbnz	r3, 5bf8 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    5bc2:	4b19      	ldr	r3, [pc, #100]	; (5c28 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    5bc4:	69da      	ldr	r2, [r3, #28]
    5bc6:	689b      	ldr	r3, [r3, #8]
    5bc8:	429a      	cmp	r2, r3
    5bca:	d015      	beq.n	5bf8 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5bcc:	f001 fb94 	bl	72f8 <z_spin_unlock_valid>
    5bd0:	b968      	cbnz	r0, 5bee <z_reschedule+0x3a>
    5bd2:	4a16      	ldr	r2, [pc, #88]	; (5c2c <z_reschedule+0x78>)
    5bd4:	4916      	ldr	r1, [pc, #88]	; (5c30 <z_reschedule+0x7c>)
    5bd6:	4817      	ldr	r0, [pc, #92]	; (5c34 <z_reschedule+0x80>)
    5bd8:	23c3      	movs	r3, #195	; 0xc3
    5bda:	f002 ff9e 	bl	8b1a <printk>
    5bde:	4816      	ldr	r0, [pc, #88]	; (5c38 <z_reschedule+0x84>)
    5be0:	4621      	mov	r1, r4
    5be2:	f002 ff9a 	bl	8b1a <printk>
    5be6:	4811      	ldr	r0, [pc, #68]	; (5c2c <z_reschedule+0x78>)
    5be8:	21c3      	movs	r1, #195	; 0xc3
    5bea:	f002 fda7 	bl	873c <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    5bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    5bf2:	2000      	movs	r0, #0
    5bf4:	f7fc b8ea 	b.w	1dcc <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5bf8:	4620      	mov	r0, r4
    5bfa:	f001 fb7d 	bl	72f8 <z_spin_unlock_valid>
    5bfe:	b968      	cbnz	r0, 5c1c <z_reschedule+0x68>
    5c00:	4a0a      	ldr	r2, [pc, #40]	; (5c2c <z_reschedule+0x78>)
    5c02:	490b      	ldr	r1, [pc, #44]	; (5c30 <z_reschedule+0x7c>)
    5c04:	480b      	ldr	r0, [pc, #44]	; (5c34 <z_reschedule+0x80>)
    5c06:	23ac      	movs	r3, #172	; 0xac
    5c08:	f002 ff87 	bl	8b1a <printk>
    5c0c:	480a      	ldr	r0, [pc, #40]	; (5c38 <z_reschedule+0x84>)
    5c0e:	4621      	mov	r1, r4
    5c10:	f002 ff83 	bl	8b1a <printk>
    5c14:	4805      	ldr	r0, [pc, #20]	; (5c2c <z_reschedule+0x78>)
    5c16:	21ac      	movs	r1, #172	; 0xac
    5c18:	f002 fd90 	bl	873c <assert_post_action>
    5c1c:	f385 8811 	msr	BASEPRI, r5
    5c20:	f3bf 8f6f 	isb	sy
    5c24:	bd38      	pop	{r3, r4, r5, pc}
    5c26:	bf00      	nop
    5c28:	20000c04 	.word	0x20000c04
    5c2c:	00009d74 	.word	0x00009d74
    5c30:	00009d9a 	.word	0x00009d9a
    5c34:	00009ab1 	.word	0x00009ab1
    5c38:	00009db1 	.word	0x00009db1

00005c3c <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    5c3c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5c3e:	f04f 0320 	mov.w	r3, #32
    5c42:	f3ef 8511 	mrs	r5, BASEPRI
    5c46:	f383 8812 	msr	BASEPRI_MAX, r3
    5c4a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5c4e:	4829      	ldr	r0, [pc, #164]	; (5cf4 <k_sched_lock+0xb8>)
    5c50:	f001 fb44 	bl	72dc <z_spin_lock_valid>
    5c54:	b968      	cbnz	r0, 5c72 <k_sched_lock+0x36>
    5c56:	4a28      	ldr	r2, [pc, #160]	; (5cf8 <k_sched_lock+0xbc>)
    5c58:	4928      	ldr	r1, [pc, #160]	; (5cfc <k_sched_lock+0xc0>)
    5c5a:	4829      	ldr	r0, [pc, #164]	; (5d00 <k_sched_lock+0xc4>)
    5c5c:	2381      	movs	r3, #129	; 0x81
    5c5e:	f002 ff5c 	bl	8b1a <printk>
    5c62:	4924      	ldr	r1, [pc, #144]	; (5cf4 <k_sched_lock+0xb8>)
    5c64:	4827      	ldr	r0, [pc, #156]	; (5d04 <k_sched_lock+0xc8>)
    5c66:	f002 ff58 	bl	8b1a <printk>
    5c6a:	4823      	ldr	r0, [pc, #140]	; (5cf8 <k_sched_lock+0xbc>)
    5c6c:	2181      	movs	r1, #129	; 0x81
    5c6e:	f002 fd65 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5c72:	4820      	ldr	r0, [pc, #128]	; (5cf4 <k_sched_lock+0xb8>)
    5c74:	f001 fb50 	bl	7318 <z_spin_lock_set_owner>
    5c78:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5c7c:	b163      	cbz	r3, 5c98 <k_sched_lock+0x5c>
    5c7e:	4922      	ldr	r1, [pc, #136]	; (5d08 <k_sched_lock+0xcc>)
    5c80:	4a22      	ldr	r2, [pc, #136]	; (5d0c <k_sched_lock+0xd0>)
    5c82:	481f      	ldr	r0, [pc, #124]	; (5d00 <k_sched_lock+0xc4>)
    5c84:	23fd      	movs	r3, #253	; 0xfd
    5c86:	f002 ff48 	bl	8b1a <printk>
    5c8a:	4821      	ldr	r0, [pc, #132]	; (5d10 <k_sched_lock+0xd4>)
    5c8c:	f002 ff45 	bl	8b1a <printk>
    5c90:	481e      	ldr	r0, [pc, #120]	; (5d0c <k_sched_lock+0xd0>)
    5c92:	21fd      	movs	r1, #253	; 0xfd
    5c94:	f002 fd52 	bl	873c <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5c98:	4c1e      	ldr	r4, [pc, #120]	; (5d14 <k_sched_lock+0xd8>)
    5c9a:	68a2      	ldr	r2, [r4, #8]
    5c9c:	7bd2      	ldrb	r2, [r2, #15]
    5c9e:	2a01      	cmp	r2, #1
    5ca0:	d10c      	bne.n	5cbc <k_sched_lock+0x80>
    5ca2:	491d      	ldr	r1, [pc, #116]	; (5d18 <k_sched_lock+0xdc>)
    5ca4:	4a19      	ldr	r2, [pc, #100]	; (5d0c <k_sched_lock+0xd0>)
    5ca6:	4816      	ldr	r0, [pc, #88]	; (5d00 <k_sched_lock+0xc4>)
    5ca8:	23fe      	movs	r3, #254	; 0xfe
    5caa:	f002 ff36 	bl	8b1a <printk>
    5cae:	4818      	ldr	r0, [pc, #96]	; (5d10 <k_sched_lock+0xd4>)
    5cb0:	f002 ff33 	bl	8b1a <printk>
    5cb4:	4815      	ldr	r0, [pc, #84]	; (5d0c <k_sched_lock+0xd0>)
    5cb6:	21fe      	movs	r1, #254	; 0xfe
    5cb8:	f002 fd40 	bl	873c <assert_post_action>
	--_current->base.sched_locked;
    5cbc:	68a2      	ldr	r2, [r4, #8]
    5cbe:	7bd3      	ldrb	r3, [r2, #15]
    5cc0:	3b01      	subs	r3, #1
    5cc2:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5cc4:	480b      	ldr	r0, [pc, #44]	; (5cf4 <k_sched_lock+0xb8>)
    5cc6:	f001 fb17 	bl	72f8 <z_spin_unlock_valid>
    5cca:	b968      	cbnz	r0, 5ce8 <k_sched_lock+0xac>
    5ccc:	4a0a      	ldr	r2, [pc, #40]	; (5cf8 <k_sched_lock+0xbc>)
    5cce:	4913      	ldr	r1, [pc, #76]	; (5d1c <k_sched_lock+0xe0>)
    5cd0:	480b      	ldr	r0, [pc, #44]	; (5d00 <k_sched_lock+0xc4>)
    5cd2:	23ac      	movs	r3, #172	; 0xac
    5cd4:	f002 ff21 	bl	8b1a <printk>
    5cd8:	4906      	ldr	r1, [pc, #24]	; (5cf4 <k_sched_lock+0xb8>)
    5cda:	4811      	ldr	r0, [pc, #68]	; (5d20 <k_sched_lock+0xe4>)
    5cdc:	f002 ff1d 	bl	8b1a <printk>
    5ce0:	4805      	ldr	r0, [pc, #20]	; (5cf8 <k_sched_lock+0xbc>)
    5ce2:	21ac      	movs	r1, #172	; 0xac
    5ce4:	f002 fd2a 	bl	873c <assert_post_action>
	__asm__ volatile(
    5ce8:	f385 8811 	msr	BASEPRI, r5
    5cec:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    5cf0:	bd38      	pop	{r3, r4, r5, pc}
    5cf2:	bf00      	nop
    5cf4:	20000c38 	.word	0x20000c38
    5cf8:	00009d74 	.word	0x00009d74
    5cfc:	00009dc6 	.word	0x00009dc6
    5d00:	00009ab1 	.word	0x00009ab1
    5d04:	00009ddb 	.word	0x00009ddb
    5d08:	0000a707 	.word	0x0000a707
    5d0c:	0000a755 	.word	0x0000a755
    5d10:	0000a780 	.word	0x0000a780
    5d14:	20000c04 	.word	0x20000c04
    5d18:	0000a783 	.word	0x0000a783
    5d1c:	00009d9a 	.word	0x00009d9a
    5d20:	00009db1 	.word	0x00009db1

00005d24 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5d24:	4b0c      	ldr	r3, [pc, #48]	; (5d58 <z_priq_dumb_remove+0x34>)
    5d26:	4299      	cmp	r1, r3
{
    5d28:	b510      	push	{r4, lr}
    5d2a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5d2c:	d10b      	bne.n	5d46 <z_priq_dumb_remove+0x22>
    5d2e:	490b      	ldr	r1, [pc, #44]	; (5d5c <z_priq_dumb_remove+0x38>)
    5d30:	480b      	ldr	r0, [pc, #44]	; (5d60 <z_priq_dumb_remove+0x3c>)
    5d32:	4a0c      	ldr	r2, [pc, #48]	; (5d64 <z_priq_dumb_remove+0x40>)
    5d34:	f240 33e7 	movw	r3, #999	; 0x3e7
    5d38:	f002 feef 	bl	8b1a <printk>
    5d3c:	4809      	ldr	r0, [pc, #36]	; (5d64 <z_priq_dumb_remove+0x40>)
    5d3e:	f240 31e7 	movw	r1, #999	; 0x3e7
    5d42:	f002 fcfb 	bl	873c <assert_post_action>
	sys_dnode_t *const next = node->next;
    5d46:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
    5d4a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5d4c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5d4e:	2300      	movs	r3, #0
	node->prev = NULL;
    5d50:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    5d54:	bd10      	pop	{r4, pc}
    5d56:	bf00      	nop
    5d58:	20000410 	.word	0x20000410
    5d5c:	0000a906 	.word	0x0000a906
    5d60:	00009ab1 	.word	0x00009ab1
    5d64:	0000a8e4 	.word	0x0000a8e4

00005d68 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    5d68:	6883      	ldr	r3, [r0, #8]
{
    5d6a:	b510      	push	{r4, lr}
    5d6c:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    5d6e:	b95b      	cbnz	r3, 5d88 <unpend_thread_no_timeout+0x20>
    5d70:	490b      	ldr	r1, [pc, #44]	; (5da0 <unpend_thread_no_timeout+0x38>)
    5d72:	480c      	ldr	r0, [pc, #48]	; (5da4 <unpend_thread_no_timeout+0x3c>)
    5d74:	4a0c      	ldr	r2, [pc, #48]	; (5da8 <unpend_thread_no_timeout+0x40>)
    5d76:	f240 2383 	movw	r3, #643	; 0x283
    5d7a:	f002 fece 	bl	8b1a <printk>
    5d7e:	480a      	ldr	r0, [pc, #40]	; (5da8 <unpend_thread_no_timeout+0x40>)
    5d80:	f240 2183 	movw	r1, #643	; 0x283
    5d84:	f002 fcda 	bl	873c <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5d88:	68a0      	ldr	r0, [r4, #8]
    5d8a:	4621      	mov	r1, r4
    5d8c:	f7ff ffca 	bl	5d24 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5d90:	7b63      	ldrb	r3, [r4, #13]
    5d92:	f023 0302 	bic.w	r3, r3, #2
    5d96:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5d98:	2300      	movs	r3, #0
    5d9a:	60a3      	str	r3, [r4, #8]
}
    5d9c:	bd10      	pop	{r4, pc}
    5d9e:	bf00      	nop
    5da0:	0000a927 	.word	0x0000a927
    5da4:	00009ab1 	.word	0x00009ab1
    5da8:	0000a8e4 	.word	0x0000a8e4

00005dac <z_unpend_thread>:
{
    5dac:	b538      	push	{r3, r4, r5, lr}
    5dae:	4604      	mov	r4, r0
	__asm__ volatile(
    5db0:	f04f 0320 	mov.w	r3, #32
    5db4:	f3ef 8511 	mrs	r5, BASEPRI
    5db8:	f383 8812 	msr	BASEPRI_MAX, r3
    5dbc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5dc0:	4819      	ldr	r0, [pc, #100]	; (5e28 <z_unpend_thread+0x7c>)
    5dc2:	f001 fa8b 	bl	72dc <z_spin_lock_valid>
    5dc6:	b968      	cbnz	r0, 5de4 <z_unpend_thread+0x38>
    5dc8:	4a18      	ldr	r2, [pc, #96]	; (5e2c <z_unpend_thread+0x80>)
    5dca:	4919      	ldr	r1, [pc, #100]	; (5e30 <z_unpend_thread+0x84>)
    5dcc:	4819      	ldr	r0, [pc, #100]	; (5e34 <z_unpend_thread+0x88>)
    5dce:	2381      	movs	r3, #129	; 0x81
    5dd0:	f002 fea3 	bl	8b1a <printk>
    5dd4:	4914      	ldr	r1, [pc, #80]	; (5e28 <z_unpend_thread+0x7c>)
    5dd6:	4818      	ldr	r0, [pc, #96]	; (5e38 <z_unpend_thread+0x8c>)
    5dd8:	f002 fe9f 	bl	8b1a <printk>
    5ddc:	4813      	ldr	r0, [pc, #76]	; (5e2c <z_unpend_thread+0x80>)
    5dde:	2181      	movs	r1, #129	; 0x81
    5de0:	f002 fcac 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5de4:	4810      	ldr	r0, [pc, #64]	; (5e28 <z_unpend_thread+0x7c>)
    5de6:	f001 fa97 	bl	7318 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
    5dea:	4620      	mov	r0, r4
    5dec:	f7ff ffbc 	bl	5d68 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5df0:	480d      	ldr	r0, [pc, #52]	; (5e28 <z_unpend_thread+0x7c>)
    5df2:	f001 fa81 	bl	72f8 <z_spin_unlock_valid>
    5df6:	b968      	cbnz	r0, 5e14 <z_unpend_thread+0x68>
    5df8:	4a0c      	ldr	r2, [pc, #48]	; (5e2c <z_unpend_thread+0x80>)
    5dfa:	4910      	ldr	r1, [pc, #64]	; (5e3c <z_unpend_thread+0x90>)
    5dfc:	480d      	ldr	r0, [pc, #52]	; (5e34 <z_unpend_thread+0x88>)
    5dfe:	23ac      	movs	r3, #172	; 0xac
    5e00:	f002 fe8b 	bl	8b1a <printk>
    5e04:	4908      	ldr	r1, [pc, #32]	; (5e28 <z_unpend_thread+0x7c>)
    5e06:	480e      	ldr	r0, [pc, #56]	; (5e40 <z_unpend_thread+0x94>)
    5e08:	f002 fe87 	bl	8b1a <printk>
    5e0c:	4807      	ldr	r0, [pc, #28]	; (5e2c <z_unpend_thread+0x80>)
    5e0e:	21ac      	movs	r1, #172	; 0xac
    5e10:	f002 fc94 	bl	873c <assert_post_action>
	__asm__ volatile(
    5e14:	f385 8811 	msr	BASEPRI, r5
    5e18:	f3bf 8f6f 	isb	sy
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5e1c:	f104 0018 	add.w	r0, r4, #24
}
    5e20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5e24:	f001 bba4 	b.w	7570 <z_abort_timeout>
    5e28:	20000c38 	.word	0x20000c38
    5e2c:	00009d74 	.word	0x00009d74
    5e30:	00009dc6 	.word	0x00009dc6
    5e34:	00009ab1 	.word	0x00009ab1
    5e38:	00009ddb 	.word	0x00009ddb
    5e3c:	00009d9a 	.word	0x00009d9a
    5e40:	00009db1 	.word	0x00009db1

00005e44 <update_cache>:
{
    5e44:	b538      	push	{r3, r4, r5, lr}
    5e46:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    5e48:	4814      	ldr	r0, [pc, #80]	; (5e9c <update_cache+0x58>)
    5e4a:	4d15      	ldr	r5, [pc, #84]	; (5ea0 <update_cache+0x5c>)
    5e4c:	f003 f9f8 	bl	9240 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5e50:	4604      	mov	r4, r0
    5e52:	b900      	cbnz	r0, 5e56 <update_cache+0x12>
    5e54:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    5e56:	b9ca      	cbnz	r2, 5e8c <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    5e58:	68ab      	ldr	r3, [r5, #8]
    5e5a:	b963      	cbnz	r3, 5e76 <update_cache+0x32>
    5e5c:	4911      	ldr	r1, [pc, #68]	; (5ea4 <update_cache+0x60>)
    5e5e:	4a12      	ldr	r2, [pc, #72]	; (5ea8 <update_cache+0x64>)
    5e60:	4812      	ldr	r0, [pc, #72]	; (5eac <update_cache+0x68>)
    5e62:	2389      	movs	r3, #137	; 0x89
    5e64:	f002 fe59 	bl	8b1a <printk>
    5e68:	4811      	ldr	r0, [pc, #68]	; (5eb0 <update_cache+0x6c>)
    5e6a:	f002 fe56 	bl	8b1a <printk>
    5e6e:	480e      	ldr	r0, [pc, #56]	; (5ea8 <update_cache+0x64>)
    5e70:	2189      	movs	r1, #137	; 0x89
    5e72:	f002 fc63 	bl	873c <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    5e76:	68ab      	ldr	r3, [r5, #8]
    5e78:	7b5a      	ldrb	r2, [r3, #13]
    5e7a:	06d2      	lsls	r2, r2, #27
    5e7c:	d106      	bne.n	5e8c <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5e7e:	69a2      	ldr	r2, [r4, #24]
    5e80:	b922      	cbnz	r2, 5e8c <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    5e82:	89da      	ldrh	r2, [r3, #14]
    5e84:	2a7f      	cmp	r2, #127	; 0x7f
    5e86:	d901      	bls.n	5e8c <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    5e88:	61eb      	str	r3, [r5, #28]
}
    5e8a:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    5e8c:	68ab      	ldr	r3, [r5, #8]
    5e8e:	42a3      	cmp	r3, r4
    5e90:	d001      	beq.n	5e96 <update_cache+0x52>
			z_reset_time_slice();
    5e92:	f7ff fdcb 	bl	5a2c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    5e96:	61ec      	str	r4, [r5, #28]
}
    5e98:	e7f7      	b.n	5e8a <update_cache+0x46>
    5e9a:	bf00      	nop
    5e9c:	20000c24 	.word	0x20000c24
    5ea0:	20000c04 	.word	0x20000c04
    5ea4:	0000a93e 	.word	0x0000a93e
    5ea8:	0000a8e4 	.word	0x0000a8e4
    5eac:	00009ab1 	.word	0x00009ab1
    5eb0:	0000a780 	.word	0x0000a780

00005eb4 <move_thread_to_end_of_prio_q>:
{
    5eb4:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    5eb6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    5eba:	7b43      	ldrb	r3, [r0, #13]
    5ebc:	2a00      	cmp	r2, #0
{
    5ebe:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    5ec0:	da06      	bge.n	5ed0 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5ec2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5ec6:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5ec8:	4601      	mov	r1, r0
    5eca:	481f      	ldr	r0, [pc, #124]	; (5f48 <move_thread_to_end_of_prio_q+0x94>)
    5ecc:	f7ff ff2a 	bl	5d24 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5ed0:	7b63      	ldrb	r3, [r4, #13]
    5ed2:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5ed6:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5ed8:	4b1c      	ldr	r3, [pc, #112]	; (5f4c <move_thread_to_end_of_prio_q+0x98>)
    5eda:	429c      	cmp	r4, r3
    5edc:	d109      	bne.n	5ef2 <move_thread_to_end_of_prio_q+0x3e>
    5ede:	491c      	ldr	r1, [pc, #112]	; (5f50 <move_thread_to_end_of_prio_q+0x9c>)
    5ee0:	481c      	ldr	r0, [pc, #112]	; (5f54 <move_thread_to_end_of_prio_q+0xa0>)
    5ee2:	4a1d      	ldr	r2, [pc, #116]	; (5f58 <move_thread_to_end_of_prio_q+0xa4>)
    5ee4:	23ba      	movs	r3, #186	; 0xba
    5ee6:	f002 fe18 	bl	8b1a <printk>
    5eea:	481b      	ldr	r0, [pc, #108]	; (5f58 <move_thread_to_end_of_prio_q+0xa4>)
    5eec:	21ba      	movs	r1, #186	; 0xba
    5eee:	f002 fc25 	bl	873c <assert_post_action>
	return list->head == list;
    5ef2:	4a1a      	ldr	r2, [pc, #104]	; (5f5c <move_thread_to_end_of_prio_q+0xa8>)
    5ef4:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5ef6:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    5ef8:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5efc:	428b      	cmp	r3, r1
    5efe:	bf08      	it	eq
    5f00:	2300      	moveq	r3, #0
    5f02:	2b00      	cmp	r3, #0
    5f04:	bf38      	it	cc
    5f06:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5f08:	b1cb      	cbz	r3, 5f3e <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    5f0a:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5f0e:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    5f12:	4286      	cmp	r6, r0
    5f14:	d00f      	beq.n	5f36 <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    5f16:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5f18:	2800      	cmp	r0, #0
    5f1a:	dd0c      	ble.n	5f36 <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    5f1c:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    5f1e:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    5f22:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    5f24:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    5f26:	6890      	ldr	r0, [r2, #8]
    5f28:	1b03      	subs	r3, r0, r4
    5f2a:	4258      	negs	r0, r3
}
    5f2c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    5f30:	4158      	adcs	r0, r3
    5f32:	f7ff bf87 	b.w	5e44 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    5f36:	42ab      	cmp	r3, r5
    5f38:	d001      	beq.n	5f3e <move_thread_to_end_of_prio_q+0x8a>
    5f3a:	681b      	ldr	r3, [r3, #0]
    5f3c:	e7e4      	b.n	5f08 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    5f3e:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    5f42:	602c      	str	r4, [r5, #0]
	list->tail = node;
    5f44:	6254      	str	r4, [r2, #36]	; 0x24
}
    5f46:	e7ee      	b.n	5f26 <move_thread_to_end_of_prio_q+0x72>
    5f48:	20000c24 	.word	0x20000c24
    5f4c:	20000410 	.word	0x20000410
    5f50:	0000a906 	.word	0x0000a906
    5f54:	00009ab1 	.word	0x00009ab1
    5f58:	0000a8e4 	.word	0x0000a8e4
    5f5c:	20000c04 	.word	0x20000c04

00005f60 <z_time_slice>:
{
    5f60:	b570      	push	{r4, r5, r6, lr}
    5f62:	4604      	mov	r4, r0
	__asm__ volatile(
    5f64:	f04f 0320 	mov.w	r3, #32
    5f68:	f3ef 8511 	mrs	r5, BASEPRI
    5f6c:	f383 8812 	msr	BASEPRI_MAX, r3
    5f70:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5f74:	482a      	ldr	r0, [pc, #168]	; (6020 <z_time_slice+0xc0>)
    5f76:	f001 f9b1 	bl	72dc <z_spin_lock_valid>
    5f7a:	b968      	cbnz	r0, 5f98 <z_time_slice+0x38>
    5f7c:	4a29      	ldr	r2, [pc, #164]	; (6024 <z_time_slice+0xc4>)
    5f7e:	492a      	ldr	r1, [pc, #168]	; (6028 <z_time_slice+0xc8>)
    5f80:	482a      	ldr	r0, [pc, #168]	; (602c <z_time_slice+0xcc>)
    5f82:	2381      	movs	r3, #129	; 0x81
    5f84:	f002 fdc9 	bl	8b1a <printk>
    5f88:	4925      	ldr	r1, [pc, #148]	; (6020 <z_time_slice+0xc0>)
    5f8a:	4829      	ldr	r0, [pc, #164]	; (6030 <z_time_slice+0xd0>)
    5f8c:	f002 fdc5 	bl	8b1a <printk>
    5f90:	4824      	ldr	r0, [pc, #144]	; (6024 <z_time_slice+0xc4>)
    5f92:	2181      	movs	r1, #129	; 0x81
    5f94:	f002 fbd2 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    5f98:	4821      	ldr	r0, [pc, #132]	; (6020 <z_time_slice+0xc0>)
    5f9a:	f001 f9bd 	bl	7318 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    5f9e:	4b25      	ldr	r3, [pc, #148]	; (6034 <z_time_slice+0xd4>)
    5fa0:	4a25      	ldr	r2, [pc, #148]	; (6038 <z_time_slice+0xd8>)
    5fa2:	6898      	ldr	r0, [r3, #8]
    5fa4:	6811      	ldr	r1, [r2, #0]
    5fa6:	4288      	cmp	r0, r1
    5fa8:	4619      	mov	r1, r3
    5faa:	d118      	bne.n	5fde <z_time_slice+0x7e>
			z_reset_time_slice();
    5fac:	f7ff fd3e 	bl	5a2c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5fb0:	481b      	ldr	r0, [pc, #108]	; (6020 <z_time_slice+0xc0>)
    5fb2:	f001 f9a1 	bl	72f8 <z_spin_unlock_valid>
    5fb6:	b968      	cbnz	r0, 5fd4 <z_time_slice+0x74>
    5fb8:	4a1a      	ldr	r2, [pc, #104]	; (6024 <z_time_slice+0xc4>)
    5fba:	4920      	ldr	r1, [pc, #128]	; (603c <z_time_slice+0xdc>)
    5fbc:	481b      	ldr	r0, [pc, #108]	; (602c <z_time_slice+0xcc>)
    5fbe:	23ac      	movs	r3, #172	; 0xac
    5fc0:	f002 fdab 	bl	8b1a <printk>
    5fc4:	4916      	ldr	r1, [pc, #88]	; (6020 <z_time_slice+0xc0>)
    5fc6:	481e      	ldr	r0, [pc, #120]	; (6040 <z_time_slice+0xe0>)
    5fc8:	f002 fda7 	bl	8b1a <printk>
    5fcc:	4815      	ldr	r0, [pc, #84]	; (6024 <z_time_slice+0xc4>)
    5fce:	21ac      	movs	r1, #172	; 0xac
    5fd0:	f002 fbb4 	bl	873c <assert_post_action>
	__asm__ volatile(
    5fd4:	f385 8811 	msr	BASEPRI, r5
    5fd8:	f3bf 8f6f 	isb	sy
}
    5fdc:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    5fde:	2600      	movs	r6, #0
    5fe0:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    5fe2:	4a18      	ldr	r2, [pc, #96]	; (6044 <z_time_slice+0xe4>)
    5fe4:	6812      	ldr	r2, [r2, #0]
    5fe6:	b1ba      	cbz	r2, 6018 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    5fe8:	89c2      	ldrh	r2, [r0, #14]
    5fea:	2a7f      	cmp	r2, #127	; 0x7f
    5fec:	d814      	bhi.n	6018 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    5fee:	7b42      	ldrb	r2, [r0, #13]
    5ff0:	06d2      	lsls	r2, r2, #27
    5ff2:	d111      	bne.n	6018 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    5ff4:	4a14      	ldr	r2, [pc, #80]	; (6048 <z_time_slice+0xe8>)
    5ff6:	f990 600e 	ldrsb.w	r6, [r0, #14]
    5ffa:	6812      	ldr	r2, [r2, #0]
    5ffc:	4296      	cmp	r6, r2
    5ffe:	db0b      	blt.n	6018 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6000:	4a12      	ldr	r2, [pc, #72]	; (604c <z_time_slice+0xec>)
    6002:	4290      	cmp	r0, r2
    6004:	d008      	beq.n	6018 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    6006:	691a      	ldr	r2, [r3, #16]
    6008:	42a2      	cmp	r2, r4
    600a:	dc02      	bgt.n	6012 <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    600c:	f7ff ff52 	bl	5eb4 <move_thread_to_end_of_prio_q>
    6010:	e7cc      	b.n	5fac <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    6012:	1b12      	subs	r2, r2, r4
    6014:	611a      	str	r2, [r3, #16]
    6016:	e7cb      	b.n	5fb0 <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    6018:	2300      	movs	r3, #0
    601a:	610b      	str	r3, [r1, #16]
    601c:	e7c8      	b.n	5fb0 <z_time_slice+0x50>
    601e:	bf00      	nop
    6020:	20000c38 	.word	0x20000c38
    6024:	00009d74 	.word	0x00009d74
    6028:	00009dc6 	.word	0x00009dc6
    602c:	00009ab1 	.word	0x00009ab1
    6030:	00009ddb 	.word	0x00009ddb
    6034:	20000c04 	.word	0x20000c04
    6038:	20000c34 	.word	0x20000c34
    603c:	00009d9a 	.word	0x00009d9a
    6040:	00009db1 	.word	0x00009db1
    6044:	20000c40 	.word	0x20000c40
    6048:	20000c3c 	.word	0x20000c3c
    604c:	20000410 	.word	0x20000410

00006050 <ready_thread>:
{
    6050:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6052:	f990 200d 	ldrsb.w	r2, [r0, #13]
    6056:	7b43      	ldrb	r3, [r0, #13]
    6058:	2a00      	cmp	r2, #0
{
    605a:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    605c:	db3e      	blt.n	60dc <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    605e:	06da      	lsls	r2, r3, #27
    6060:	d13c      	bne.n	60dc <ready_thread+0x8c>
	return !sys_dnode_is_linked(&to->node);
    6062:	6985      	ldr	r5, [r0, #24]
    6064:	2d00      	cmp	r5, #0
    6066:	d139      	bne.n	60dc <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6068:	f063 037f 	orn	r3, r3, #127	; 0x7f
    606c:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    606e:	4b1c      	ldr	r3, [pc, #112]	; (60e0 <ready_thread+0x90>)
    6070:	4298      	cmp	r0, r3
    6072:	d109      	bne.n	6088 <ready_thread+0x38>
    6074:	491b      	ldr	r1, [pc, #108]	; (60e4 <ready_thread+0x94>)
    6076:	481c      	ldr	r0, [pc, #112]	; (60e8 <ready_thread+0x98>)
    6078:	4a1c      	ldr	r2, [pc, #112]	; (60ec <ready_thread+0x9c>)
    607a:	23ba      	movs	r3, #186	; 0xba
    607c:	f002 fd4d 	bl	8b1a <printk>
    6080:	481a      	ldr	r0, [pc, #104]	; (60ec <ready_thread+0x9c>)
    6082:	21ba      	movs	r1, #186	; 0xba
    6084:	f002 fb5a 	bl	873c <assert_post_action>
	return list->head == list;
    6088:	4919      	ldr	r1, [pc, #100]	; (60f0 <ready_thread+0xa0>)
    608a:	460b      	mov	r3, r1
    608c:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6090:	4298      	cmp	r0, r3
    6092:	bf18      	it	ne
    6094:	4605      	movne	r5, r0
    6096:	2d00      	cmp	r5, #0
    6098:	461a      	mov	r2, r3
    609a:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    609c:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    609e:	bf38      	it	cc
    60a0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    60a2:	b1b3      	cbz	r3, 60d2 <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    60a4:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    60a8:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    60ac:	4286      	cmp	r6, r0
    60ae:	d00c      	beq.n	60ca <ready_thread+0x7a>
		return b2 - b1;
    60b0:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    60b2:	2800      	cmp	r0, #0
    60b4:	dd09      	ble.n	60ca <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    60b6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    60b8:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    60bc:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    60be:	605c      	str	r4, [r3, #4]
}
    60c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    60c4:	2000      	movs	r0, #0
    60c6:	f7ff bebd 	b.w	5e44 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    60ca:	42ab      	cmp	r3, r5
    60cc:	d001      	beq.n	60d2 <ready_thread+0x82>
    60ce:	681b      	ldr	r3, [r3, #0]
    60d0:	e7e7      	b.n	60a2 <ready_thread+0x52>
	node->prev = tail;
    60d2:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    60d6:	602c      	str	r4, [r5, #0]
	list->tail = node;
    60d8:	624c      	str	r4, [r1, #36]	; 0x24
}
    60da:	e7f1      	b.n	60c0 <ready_thread+0x70>
}
    60dc:	bd70      	pop	{r4, r5, r6, pc}
    60de:	bf00      	nop
    60e0:	20000410 	.word	0x20000410
    60e4:	0000a906 	.word	0x0000a906
    60e8:	00009ab1 	.word	0x00009ab1
    60ec:	0000a8e4 	.word	0x0000a8e4
    60f0:	20000c04 	.word	0x20000c04

000060f4 <z_ready_thread>:
{
    60f4:	b538      	push	{r3, r4, r5, lr}
    60f6:	4604      	mov	r4, r0
	__asm__ volatile(
    60f8:	f04f 0320 	mov.w	r3, #32
    60fc:	f3ef 8511 	mrs	r5, BASEPRI
    6100:	f383 8812 	msr	BASEPRI_MAX, r3
    6104:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6108:	4817      	ldr	r0, [pc, #92]	; (6168 <z_ready_thread+0x74>)
    610a:	f001 f8e7 	bl	72dc <z_spin_lock_valid>
    610e:	b968      	cbnz	r0, 612c <z_ready_thread+0x38>
    6110:	4a16      	ldr	r2, [pc, #88]	; (616c <z_ready_thread+0x78>)
    6112:	4917      	ldr	r1, [pc, #92]	; (6170 <z_ready_thread+0x7c>)
    6114:	4817      	ldr	r0, [pc, #92]	; (6174 <z_ready_thread+0x80>)
    6116:	2381      	movs	r3, #129	; 0x81
    6118:	f002 fcff 	bl	8b1a <printk>
    611c:	4912      	ldr	r1, [pc, #72]	; (6168 <z_ready_thread+0x74>)
    611e:	4816      	ldr	r0, [pc, #88]	; (6178 <z_ready_thread+0x84>)
    6120:	f002 fcfb 	bl	8b1a <printk>
    6124:	4811      	ldr	r0, [pc, #68]	; (616c <z_ready_thread+0x78>)
    6126:	2181      	movs	r1, #129	; 0x81
    6128:	f002 fb08 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    612c:	480e      	ldr	r0, [pc, #56]	; (6168 <z_ready_thread+0x74>)
    612e:	f001 f8f3 	bl	7318 <z_spin_lock_set_owner>
			ready_thread(thread);
    6132:	4620      	mov	r0, r4
    6134:	f7ff ff8c 	bl	6050 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6138:	480b      	ldr	r0, [pc, #44]	; (6168 <z_ready_thread+0x74>)
    613a:	f001 f8dd 	bl	72f8 <z_spin_unlock_valid>
    613e:	b968      	cbnz	r0, 615c <z_ready_thread+0x68>
    6140:	4a0a      	ldr	r2, [pc, #40]	; (616c <z_ready_thread+0x78>)
    6142:	490e      	ldr	r1, [pc, #56]	; (617c <z_ready_thread+0x88>)
    6144:	480b      	ldr	r0, [pc, #44]	; (6174 <z_ready_thread+0x80>)
    6146:	23ac      	movs	r3, #172	; 0xac
    6148:	f002 fce7 	bl	8b1a <printk>
    614c:	4906      	ldr	r1, [pc, #24]	; (6168 <z_ready_thread+0x74>)
    614e:	480c      	ldr	r0, [pc, #48]	; (6180 <z_ready_thread+0x8c>)
    6150:	f002 fce3 	bl	8b1a <printk>
    6154:	4805      	ldr	r0, [pc, #20]	; (616c <z_ready_thread+0x78>)
    6156:	21ac      	movs	r1, #172	; 0xac
    6158:	f002 faf0 	bl	873c <assert_post_action>
	__asm__ volatile(
    615c:	f385 8811 	msr	BASEPRI, r5
    6160:	f3bf 8f6f 	isb	sy
}
    6164:	bd38      	pop	{r3, r4, r5, pc}
    6166:	bf00      	nop
    6168:	20000c38 	.word	0x20000c38
    616c:	00009d74 	.word	0x00009d74
    6170:	00009dc6 	.word	0x00009dc6
    6174:	00009ab1 	.word	0x00009ab1
    6178:	00009ddb 	.word	0x00009ddb
    617c:	00009d9a 	.word	0x00009d9a
    6180:	00009db1 	.word	0x00009db1

00006184 <z_sched_start>:
{
    6184:	b538      	push	{r3, r4, r5, lr}
    6186:	4604      	mov	r4, r0
	__asm__ volatile(
    6188:	f04f 0320 	mov.w	r3, #32
    618c:	f3ef 8511 	mrs	r5, BASEPRI
    6190:	f383 8812 	msr	BASEPRI_MAX, r3
    6194:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6198:	481d      	ldr	r0, [pc, #116]	; (6210 <z_sched_start+0x8c>)
    619a:	f001 f89f 	bl	72dc <z_spin_lock_valid>
    619e:	b968      	cbnz	r0, 61bc <z_sched_start+0x38>
    61a0:	4a1c      	ldr	r2, [pc, #112]	; (6214 <z_sched_start+0x90>)
    61a2:	491d      	ldr	r1, [pc, #116]	; (6218 <z_sched_start+0x94>)
    61a4:	481d      	ldr	r0, [pc, #116]	; (621c <z_sched_start+0x98>)
    61a6:	2381      	movs	r3, #129	; 0x81
    61a8:	f002 fcb7 	bl	8b1a <printk>
    61ac:	4918      	ldr	r1, [pc, #96]	; (6210 <z_sched_start+0x8c>)
    61ae:	481c      	ldr	r0, [pc, #112]	; (6220 <z_sched_start+0x9c>)
    61b0:	f002 fcb3 	bl	8b1a <printk>
    61b4:	4817      	ldr	r0, [pc, #92]	; (6214 <z_sched_start+0x90>)
    61b6:	2181      	movs	r1, #129	; 0x81
    61b8:	f002 fac0 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    61bc:	4814      	ldr	r0, [pc, #80]	; (6210 <z_sched_start+0x8c>)
    61be:	f001 f8ab 	bl	7318 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    61c2:	7b63      	ldrb	r3, [r4, #13]
    61c4:	075a      	lsls	r2, r3, #29
    61c6:	d416      	bmi.n	61f6 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    61c8:	4811      	ldr	r0, [pc, #68]	; (6210 <z_sched_start+0x8c>)
    61ca:	f001 f895 	bl	72f8 <z_spin_unlock_valid>
    61ce:	b968      	cbnz	r0, 61ec <z_sched_start+0x68>
    61d0:	4a10      	ldr	r2, [pc, #64]	; (6214 <z_sched_start+0x90>)
    61d2:	4914      	ldr	r1, [pc, #80]	; (6224 <z_sched_start+0xa0>)
    61d4:	4811      	ldr	r0, [pc, #68]	; (621c <z_sched_start+0x98>)
    61d6:	23ac      	movs	r3, #172	; 0xac
    61d8:	f002 fc9f 	bl	8b1a <printk>
    61dc:	490c      	ldr	r1, [pc, #48]	; (6210 <z_sched_start+0x8c>)
    61de:	4812      	ldr	r0, [pc, #72]	; (6228 <z_sched_start+0xa4>)
    61e0:	f002 fc9b 	bl	8b1a <printk>
    61e4:	480b      	ldr	r0, [pc, #44]	; (6214 <z_sched_start+0x90>)
    61e6:	21ac      	movs	r1, #172	; 0xac
    61e8:	f002 faa8 	bl	873c <assert_post_action>
	__asm__ volatile(
    61ec:	f385 8811 	msr	BASEPRI, r5
    61f0:	f3bf 8f6f 	isb	sy
}
    61f4:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    61f6:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    61fa:	4620      	mov	r0, r4
    61fc:	7363      	strb	r3, [r4, #13]
    61fe:	f7ff ff27 	bl	6050 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    6202:	4629      	mov	r1, r5
    6204:	4802      	ldr	r0, [pc, #8]	; (6210 <z_sched_start+0x8c>)
}
    6206:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    620a:	f7ff bcd3 	b.w	5bb4 <z_reschedule>
    620e:	bf00      	nop
    6210:	20000c38 	.word	0x20000c38
    6214:	00009d74 	.word	0x00009d74
    6218:	00009dc6 	.word	0x00009dc6
    621c:	00009ab1 	.word	0x00009ab1
    6220:	00009ddb 	.word	0x00009ddb
    6224:	00009d9a 	.word	0x00009d9a
    6228:	00009db1 	.word	0x00009db1

0000622c <z_thread_timeout>:
{
    622c:	b570      	push	{r4, r5, r6, lr}
    622e:	4604      	mov	r4, r0
	__asm__ volatile(
    6230:	f04f 0320 	mov.w	r3, #32
    6234:	f3ef 8611 	mrs	r6, BASEPRI
    6238:	f383 8812 	msr	BASEPRI_MAX, r3
    623c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6240:	4820      	ldr	r0, [pc, #128]	; (62c4 <z_thread_timeout+0x98>)
    6242:	f001 f84b 	bl	72dc <z_spin_lock_valid>
    6246:	b968      	cbnz	r0, 6264 <z_thread_timeout+0x38>
    6248:	4a1f      	ldr	r2, [pc, #124]	; (62c8 <z_thread_timeout+0x9c>)
    624a:	4920      	ldr	r1, [pc, #128]	; (62cc <z_thread_timeout+0xa0>)
    624c:	4820      	ldr	r0, [pc, #128]	; (62d0 <z_thread_timeout+0xa4>)
    624e:	2381      	movs	r3, #129	; 0x81
    6250:	f002 fc63 	bl	8b1a <printk>
    6254:	491b      	ldr	r1, [pc, #108]	; (62c4 <z_thread_timeout+0x98>)
    6256:	481f      	ldr	r0, [pc, #124]	; (62d4 <z_thread_timeout+0xa8>)
    6258:	f002 fc5f 	bl	8b1a <printk>
    625c:	481a      	ldr	r0, [pc, #104]	; (62c8 <z_thread_timeout+0x9c>)
    625e:	2181      	movs	r1, #129	; 0x81
    6260:	f002 fa6c 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    6264:	4817      	ldr	r0, [pc, #92]	; (62c4 <z_thread_timeout+0x98>)
    6266:	f001 f857 	bl	7318 <z_spin_lock_set_owner>
		if (!killed) {
    626a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    626e:	f013 0f28 	tst.w	r3, #40	; 0x28
    6272:	d110      	bne.n	6296 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    6274:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6278:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    627c:	b113      	cbz	r3, 6284 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    627e:	4628      	mov	r0, r5
    6280:	f7ff fd72 	bl	5d68 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6284:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6288:	f023 0314 	bic.w	r3, r3, #20
    628c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6290:	4628      	mov	r0, r5
    6292:	f7ff fedd 	bl	6050 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6296:	480b      	ldr	r0, [pc, #44]	; (62c4 <z_thread_timeout+0x98>)
    6298:	f001 f82e 	bl	72f8 <z_spin_unlock_valid>
    629c:	b968      	cbnz	r0, 62ba <z_thread_timeout+0x8e>
    629e:	4a0a      	ldr	r2, [pc, #40]	; (62c8 <z_thread_timeout+0x9c>)
    62a0:	490d      	ldr	r1, [pc, #52]	; (62d8 <z_thread_timeout+0xac>)
    62a2:	480b      	ldr	r0, [pc, #44]	; (62d0 <z_thread_timeout+0xa4>)
    62a4:	23ac      	movs	r3, #172	; 0xac
    62a6:	f002 fc38 	bl	8b1a <printk>
    62aa:	4906      	ldr	r1, [pc, #24]	; (62c4 <z_thread_timeout+0x98>)
    62ac:	480b      	ldr	r0, [pc, #44]	; (62dc <z_thread_timeout+0xb0>)
    62ae:	f002 fc34 	bl	8b1a <printk>
    62b2:	4805      	ldr	r0, [pc, #20]	; (62c8 <z_thread_timeout+0x9c>)
    62b4:	21ac      	movs	r1, #172	; 0xac
    62b6:	f002 fa41 	bl	873c <assert_post_action>
	__asm__ volatile(
    62ba:	f386 8811 	msr	BASEPRI, r6
    62be:	f3bf 8f6f 	isb	sy
}
    62c2:	bd70      	pop	{r4, r5, r6, pc}
    62c4:	20000c38 	.word	0x20000c38
    62c8:	00009d74 	.word	0x00009d74
    62cc:	00009dc6 	.word	0x00009dc6
    62d0:	00009ab1 	.word	0x00009ab1
    62d4:	00009ddb 	.word	0x00009ddb
    62d8:	00009d9a 	.word	0x00009d9a
    62dc:	00009db1 	.word	0x00009db1

000062e0 <unready_thread>:
{
    62e0:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    62e2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    62e6:	7b43      	ldrb	r3, [r0, #13]
    62e8:	2a00      	cmp	r2, #0
{
    62ea:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    62ec:	da06      	bge.n	62fc <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    62ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    62f2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    62f4:	4601      	mov	r1, r0
    62f6:	4806      	ldr	r0, [pc, #24]	; (6310 <unready_thread+0x30>)
    62f8:	f7ff fd14 	bl	5d24 <z_priq_dumb_remove>
	update_cache(thread == _current);
    62fc:	4b05      	ldr	r3, [pc, #20]	; (6314 <unready_thread+0x34>)
    62fe:	6898      	ldr	r0, [r3, #8]
    6300:	1b03      	subs	r3, r0, r4
    6302:	4258      	negs	r0, r3
}
    6304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6308:	4158      	adcs	r0, r3
    630a:	f7ff bd9b 	b.w	5e44 <update_cache>
    630e:	bf00      	nop
    6310:	20000c24 	.word	0x20000c24
    6314:	20000c04 	.word	0x20000c04

00006318 <add_to_waitq_locked>:
{
    6318:	b538      	push	{r3, r4, r5, lr}
    631a:	4604      	mov	r4, r0
    631c:	460d      	mov	r5, r1
	unready_thread(thread);
    631e:	f7ff ffdf 	bl	62e0 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6322:	7b63      	ldrb	r3, [r4, #13]
    6324:	f043 0302 	orr.w	r3, r3, #2
    6328:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    632a:	b31d      	cbz	r5, 6374 <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    632c:	4b17      	ldr	r3, [pc, #92]	; (638c <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    632e:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6330:	429c      	cmp	r4, r3
    6332:	d109      	bne.n	6348 <add_to_waitq_locked+0x30>
    6334:	4916      	ldr	r1, [pc, #88]	; (6390 <add_to_waitq_locked+0x78>)
    6336:	4817      	ldr	r0, [pc, #92]	; (6394 <add_to_waitq_locked+0x7c>)
    6338:	4a17      	ldr	r2, [pc, #92]	; (6398 <add_to_waitq_locked+0x80>)
    633a:	23ba      	movs	r3, #186	; 0xba
    633c:	f002 fbed 	bl	8b1a <printk>
    6340:	4815      	ldr	r0, [pc, #84]	; (6398 <add_to_waitq_locked+0x80>)
    6342:	21ba      	movs	r1, #186	; 0xba
    6344:	f002 f9fa 	bl	873c <assert_post_action>
	return list->head == list;
    6348:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    634a:	429d      	cmp	r5, r3
    634c:	bf08      	it	eq
    634e:	2300      	moveq	r3, #0
    6350:	2b00      	cmp	r3, #0
    6352:	bf38      	it	cc
    6354:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6356:	b19b      	cbz	r3, 6380 <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    6358:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    635c:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6360:	4291      	cmp	r1, r2
    6362:	d008      	beq.n	6376 <add_to_waitq_locked+0x5e>
		return b2 - b1;
    6364:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6366:	2a00      	cmp	r2, #0
    6368:	dd05      	ble.n	6376 <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    636a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    636c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6370:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6372:	605c      	str	r4, [r3, #4]
}
    6374:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6376:	686a      	ldr	r2, [r5, #4]
    6378:	4293      	cmp	r3, r2
    637a:	d001      	beq.n	6380 <add_to_waitq_locked+0x68>
    637c:	681b      	ldr	r3, [r3, #0]
    637e:	e7ea      	b.n	6356 <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    6380:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6382:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6386:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6388:	606c      	str	r4, [r5, #4]
    638a:	e7f3      	b.n	6374 <add_to_waitq_locked+0x5c>
    638c:	20000410 	.word	0x20000410
    6390:	0000a906 	.word	0x0000a906
    6394:	00009ab1 	.word	0x00009ab1
    6398:	0000a8e4 	.word	0x0000a8e4

0000639c <pend>:
{
    639c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    63a0:	4604      	mov	r4, r0
    63a2:	460d      	mov	r5, r1
    63a4:	4616      	mov	r6, r2
    63a6:	461f      	mov	r7, r3
	__asm__ volatile(
    63a8:	f04f 0320 	mov.w	r3, #32
    63ac:	f3ef 8811 	mrs	r8, BASEPRI
    63b0:	f383 8812 	msr	BASEPRI_MAX, r3
    63b4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    63b8:	481f      	ldr	r0, [pc, #124]	; (6438 <pend+0x9c>)
    63ba:	f000 ff8f 	bl	72dc <z_spin_lock_valid>
    63be:	b968      	cbnz	r0, 63dc <pend+0x40>
    63c0:	4a1e      	ldr	r2, [pc, #120]	; (643c <pend+0xa0>)
    63c2:	491f      	ldr	r1, [pc, #124]	; (6440 <pend+0xa4>)
    63c4:	481f      	ldr	r0, [pc, #124]	; (6444 <pend+0xa8>)
    63c6:	2381      	movs	r3, #129	; 0x81
    63c8:	f002 fba7 	bl	8b1a <printk>
    63cc:	491a      	ldr	r1, [pc, #104]	; (6438 <pend+0x9c>)
    63ce:	481e      	ldr	r0, [pc, #120]	; (6448 <pend+0xac>)
    63d0:	f002 fba3 	bl	8b1a <printk>
    63d4:	4819      	ldr	r0, [pc, #100]	; (643c <pend+0xa0>)
    63d6:	2181      	movs	r1, #129	; 0x81
    63d8:	f002 f9b0 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    63dc:	4816      	ldr	r0, [pc, #88]	; (6438 <pend+0x9c>)
    63de:	f000 ff9b 	bl	7318 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    63e2:	4620      	mov	r0, r4
    63e4:	4629      	mov	r1, r5
    63e6:	f7ff ff97 	bl	6318 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    63ea:	4813      	ldr	r0, [pc, #76]	; (6438 <pend+0x9c>)
    63ec:	f000 ff84 	bl	72f8 <z_spin_unlock_valid>
    63f0:	b968      	cbnz	r0, 640e <pend+0x72>
    63f2:	4a12      	ldr	r2, [pc, #72]	; (643c <pend+0xa0>)
    63f4:	4915      	ldr	r1, [pc, #84]	; (644c <pend+0xb0>)
    63f6:	4813      	ldr	r0, [pc, #76]	; (6444 <pend+0xa8>)
    63f8:	23ac      	movs	r3, #172	; 0xac
    63fa:	f002 fb8e 	bl	8b1a <printk>
    63fe:	490e      	ldr	r1, [pc, #56]	; (6438 <pend+0x9c>)
    6400:	4813      	ldr	r0, [pc, #76]	; (6450 <pend+0xb4>)
    6402:	f002 fb8a 	bl	8b1a <printk>
    6406:	480d      	ldr	r0, [pc, #52]	; (643c <pend+0xa0>)
    6408:	21ac      	movs	r1, #172	; 0xac
    640a:	f002 f997 	bl	873c <assert_post_action>
	__asm__ volatile(
    640e:	f388 8811 	msr	BASEPRI, r8
    6412:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6416:	1c7b      	adds	r3, r7, #1
    6418:	bf08      	it	eq
    641a:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    641e:	d008      	beq.n	6432 <pend+0x96>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6420:	4632      	mov	r2, r6
    6422:	463b      	mov	r3, r7
    6424:	f104 0018 	add.w	r0, r4, #24
    6428:	490a      	ldr	r1, [pc, #40]	; (6454 <pend+0xb8>)
}
    642a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    642e:	f000 bfcb 	b.w	73c8 <z_add_timeout>
    6432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6436:	bf00      	nop
    6438:	20000c38 	.word	0x20000c38
    643c:	00009d74 	.word	0x00009d74
    6440:	00009dc6 	.word	0x00009dc6
    6444:	00009ab1 	.word	0x00009ab1
    6448:	00009ddb 	.word	0x00009ddb
    644c:	00009d9a 	.word	0x00009d9a
    6450:	00009db1 	.word	0x00009db1
    6454:	0000622d 	.word	0x0000622d

00006458 <z_pend_curr>:
{
    6458:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    645a:	4b11      	ldr	r3, [pc, #68]	; (64a0 <z_pend_curr+0x48>)
{
    645c:	4604      	mov	r4, r0
	pending_current = _current;
    645e:	6898      	ldr	r0, [r3, #8]
    6460:	4b10      	ldr	r3, [pc, #64]	; (64a4 <z_pend_curr+0x4c>)
{
    6462:	460d      	mov	r5, r1
	pending_current = _current;
    6464:	6018      	str	r0, [r3, #0]
{
    6466:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    6468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    646c:	f7ff ff96 	bl	639c <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6470:	4620      	mov	r0, r4
    6472:	f000 ff41 	bl	72f8 <z_spin_unlock_valid>
    6476:	b968      	cbnz	r0, 6494 <z_pend_curr+0x3c>
    6478:	4a0b      	ldr	r2, [pc, #44]	; (64a8 <z_pend_curr+0x50>)
    647a:	490c      	ldr	r1, [pc, #48]	; (64ac <z_pend_curr+0x54>)
    647c:	480c      	ldr	r0, [pc, #48]	; (64b0 <z_pend_curr+0x58>)
    647e:	23c3      	movs	r3, #195	; 0xc3
    6480:	f002 fb4b 	bl	8b1a <printk>
    6484:	480b      	ldr	r0, [pc, #44]	; (64b4 <z_pend_curr+0x5c>)
    6486:	4621      	mov	r1, r4
    6488:	f002 fb47 	bl	8b1a <printk>
    648c:	4806      	ldr	r0, [pc, #24]	; (64a8 <z_pend_curr+0x50>)
    648e:	21c3      	movs	r1, #195	; 0xc3
    6490:	f002 f954 	bl	873c <assert_post_action>
    6494:	4628      	mov	r0, r5
}
    6496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    649a:	f7fb bc97 	b.w	1dcc <arch_swap>
    649e:	bf00      	nop
    64a0:	20000c04 	.word	0x20000c04
    64a4:	20000c34 	.word	0x20000c34
    64a8:	00009d74 	.word	0x00009d74
    64ac:	00009d9a 	.word	0x00009d9a
    64b0:	00009ab1 	.word	0x00009ab1
    64b4:	00009db1 	.word	0x00009db1

000064b8 <z_set_prio>:
{
    64b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    64ba:	4604      	mov	r4, r0
    64bc:	460e      	mov	r6, r1
	__asm__ volatile(
    64be:	f04f 0320 	mov.w	r3, #32
    64c2:	f3ef 8711 	mrs	r7, BASEPRI
    64c6:	f383 8812 	msr	BASEPRI_MAX, r3
    64ca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    64ce:	483c      	ldr	r0, [pc, #240]	; (65c0 <z_set_prio+0x108>)
    64d0:	f000 ff04 	bl	72dc <z_spin_lock_valid>
    64d4:	b968      	cbnz	r0, 64f2 <z_set_prio+0x3a>
    64d6:	4a3b      	ldr	r2, [pc, #236]	; (65c4 <z_set_prio+0x10c>)
    64d8:	493b      	ldr	r1, [pc, #236]	; (65c8 <z_set_prio+0x110>)
    64da:	483c      	ldr	r0, [pc, #240]	; (65cc <z_set_prio+0x114>)
    64dc:	2381      	movs	r3, #129	; 0x81
    64de:	f002 fb1c 	bl	8b1a <printk>
    64e2:	4937      	ldr	r1, [pc, #220]	; (65c0 <z_set_prio+0x108>)
    64e4:	483a      	ldr	r0, [pc, #232]	; (65d0 <z_set_prio+0x118>)
    64e6:	f002 fb18 	bl	8b1a <printk>
    64ea:	4836      	ldr	r0, [pc, #216]	; (65c4 <z_set_prio+0x10c>)
    64ec:	2181      	movs	r1, #129	; 0x81
    64ee:	f002 f925 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    64f2:	4833      	ldr	r0, [pc, #204]	; (65c0 <z_set_prio+0x108>)
    64f4:	f000 ff10 	bl	7318 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    64f8:	7b63      	ldrb	r3, [r4, #13]
    64fa:	06da      	lsls	r2, r3, #27
    64fc:	b276      	sxtb	r6, r6
    64fe:	d15c      	bne.n	65ba <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    6500:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    6502:	2d00      	cmp	r5, #0
    6504:	d159      	bne.n	65ba <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    650a:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    650c:	4831      	ldr	r0, [pc, #196]	; (65d4 <z_set_prio+0x11c>)
    650e:	4621      	mov	r1, r4
    6510:	f7ff fc08 	bl	5d24 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6514:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    6516:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    6518:	f063 037f 	orn	r3, r3, #127	; 0x7f
    651c:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    651e:	4b2e      	ldr	r3, [pc, #184]	; (65d8 <z_set_prio+0x120>)
    6520:	429c      	cmp	r4, r3
    6522:	d109      	bne.n	6538 <z_set_prio+0x80>
    6524:	492d      	ldr	r1, [pc, #180]	; (65dc <z_set_prio+0x124>)
    6526:	4829      	ldr	r0, [pc, #164]	; (65cc <z_set_prio+0x114>)
    6528:	4a2d      	ldr	r2, [pc, #180]	; (65e0 <z_set_prio+0x128>)
    652a:	23ba      	movs	r3, #186	; 0xba
    652c:	f002 faf5 	bl	8b1a <printk>
    6530:	482b      	ldr	r0, [pc, #172]	; (65e0 <z_set_prio+0x128>)
    6532:	21ba      	movs	r1, #186	; 0xba
    6534:	f002 f902 	bl	873c <assert_post_action>
	return list->head == list;
    6538:	492a      	ldr	r1, [pc, #168]	; (65e4 <z_set_prio+0x12c>)
    653a:	460b      	mov	r3, r1
    653c:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6540:	4298      	cmp	r0, r3
    6542:	bf18      	it	ne
    6544:	4605      	movne	r5, r0
    6546:	2d00      	cmp	r5, #0
    6548:	461a      	mov	r2, r3
    654a:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    654c:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    654e:	bf38      	it	cc
    6550:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6552:	b36b      	cbz	r3, 65b0 <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    6554:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6558:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    655c:	4286      	cmp	r6, r0
    655e:	d023      	beq.n	65a8 <z_set_prio+0xf0>
		return b2 - b1;
    6560:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6562:	2800      	cmp	r0, #0
    6564:	dd20      	ble.n	65a8 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    6566:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6568:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    656c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    656e:	605c      	str	r4, [r3, #4]
			update_cache(1);
    6570:	2001      	movs	r0, #1
    6572:	f7ff fc67 	bl	5e44 <update_cache>
    6576:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6578:	4811      	ldr	r0, [pc, #68]	; (65c0 <z_set_prio+0x108>)
    657a:	f000 febd 	bl	72f8 <z_spin_unlock_valid>
    657e:	b968      	cbnz	r0, 659c <z_set_prio+0xe4>
    6580:	4a10      	ldr	r2, [pc, #64]	; (65c4 <z_set_prio+0x10c>)
    6582:	4919      	ldr	r1, [pc, #100]	; (65e8 <z_set_prio+0x130>)
    6584:	4811      	ldr	r0, [pc, #68]	; (65cc <z_set_prio+0x114>)
    6586:	23ac      	movs	r3, #172	; 0xac
    6588:	f002 fac7 	bl	8b1a <printk>
    658c:	490c      	ldr	r1, [pc, #48]	; (65c0 <z_set_prio+0x108>)
    658e:	4817      	ldr	r0, [pc, #92]	; (65ec <z_set_prio+0x134>)
    6590:	f002 fac3 	bl	8b1a <printk>
    6594:	480b      	ldr	r0, [pc, #44]	; (65c4 <z_set_prio+0x10c>)
    6596:	21ac      	movs	r1, #172	; 0xac
    6598:	f002 f8d0 	bl	873c <assert_post_action>
	__asm__ volatile(
    659c:	f387 8811 	msr	BASEPRI, r7
    65a0:	f3bf 8f6f 	isb	sy
}
    65a4:	4620      	mov	r0, r4
    65a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    65a8:	42ab      	cmp	r3, r5
    65aa:	d001      	beq.n	65b0 <z_set_prio+0xf8>
    65ac:	681b      	ldr	r3, [r3, #0]
    65ae:	e7d0      	b.n	6552 <z_set_prio+0x9a>
	node->prev = tail;
    65b0:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    65b4:	602c      	str	r4, [r5, #0]
	list->tail = node;
    65b6:	624c      	str	r4, [r1, #36]	; 0x24
}
    65b8:	e7da      	b.n	6570 <z_set_prio+0xb8>
			thread->base.prio = prio;
    65ba:	73a6      	strb	r6, [r4, #14]
    65bc:	2400      	movs	r4, #0
    65be:	e7db      	b.n	6578 <z_set_prio+0xc0>
    65c0:	20000c38 	.word	0x20000c38
    65c4:	00009d74 	.word	0x00009d74
    65c8:	00009dc6 	.word	0x00009dc6
    65cc:	00009ab1 	.word	0x00009ab1
    65d0:	00009ddb 	.word	0x00009ddb
    65d4:	20000c24 	.word	0x20000c24
    65d8:	20000410 	.word	0x20000410
    65dc:	0000a906 	.word	0x0000a906
    65e0:	0000a8e4 	.word	0x0000a8e4
    65e4:	20000c04 	.word	0x20000c04
    65e8:	00009d9a 	.word	0x00009d9a
    65ec:	00009db1 	.word	0x00009db1

000065f0 <z_impl_k_thread_suspend>:
{
    65f0:	b570      	push	{r4, r5, r6, lr}
    65f2:	4604      	mov	r4, r0
	return z_abort_timeout(&thread->base.timeout);
    65f4:	3018      	adds	r0, #24
    65f6:	f000 ffbb 	bl	7570 <z_abort_timeout>
	__asm__ volatile(
    65fa:	f04f 0320 	mov.w	r3, #32
    65fe:	f3ef 8611 	mrs	r6, BASEPRI
    6602:	f383 8812 	msr	BASEPRI_MAX, r3
    6606:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    660a:	4825      	ldr	r0, [pc, #148]	; (66a0 <z_impl_k_thread_suspend+0xb0>)
    660c:	f000 fe66 	bl	72dc <z_spin_lock_valid>
    6610:	b968      	cbnz	r0, 662e <z_impl_k_thread_suspend+0x3e>
    6612:	4a24      	ldr	r2, [pc, #144]	; (66a4 <z_impl_k_thread_suspend+0xb4>)
    6614:	4924      	ldr	r1, [pc, #144]	; (66a8 <z_impl_k_thread_suspend+0xb8>)
    6616:	4825      	ldr	r0, [pc, #148]	; (66ac <z_impl_k_thread_suspend+0xbc>)
    6618:	2381      	movs	r3, #129	; 0x81
    661a:	f002 fa7e 	bl	8b1a <printk>
    661e:	4920      	ldr	r1, [pc, #128]	; (66a0 <z_impl_k_thread_suspend+0xb0>)
    6620:	4823      	ldr	r0, [pc, #140]	; (66b0 <z_impl_k_thread_suspend+0xc0>)
    6622:	f002 fa7a 	bl	8b1a <printk>
    6626:	481f      	ldr	r0, [pc, #124]	; (66a4 <z_impl_k_thread_suspend+0xb4>)
    6628:	2181      	movs	r1, #129	; 0x81
    662a:	f002 f887 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    662e:	481c      	ldr	r0, [pc, #112]	; (66a0 <z_impl_k_thread_suspend+0xb0>)
    6630:	f000 fe72 	bl	7318 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    6634:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6638:	7b63      	ldrb	r3, [r4, #13]
    663a:	2a00      	cmp	r2, #0
    663c:	da06      	bge.n	664c <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    663e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    6642:	481c      	ldr	r0, [pc, #112]	; (66b4 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6644:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6646:	4621      	mov	r1, r4
    6648:	f7ff fb6c 	bl	5d24 <z_priq_dumb_remove>
		update_cache(thread == _current);
    664c:	4d1a      	ldr	r5, [pc, #104]	; (66b8 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    664e:	7b63      	ldrb	r3, [r4, #13]
    6650:	68a8      	ldr	r0, [r5, #8]
    6652:	f043 0310 	orr.w	r3, r3, #16
    6656:	7363      	strb	r3, [r4, #13]
    6658:	1b03      	subs	r3, r0, r4
    665a:	4258      	negs	r0, r3
    665c:	4158      	adcs	r0, r3
    665e:	f7ff fbf1 	bl	5e44 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6662:	480f      	ldr	r0, [pc, #60]	; (66a0 <z_impl_k_thread_suspend+0xb0>)
    6664:	f000 fe48 	bl	72f8 <z_spin_unlock_valid>
    6668:	b968      	cbnz	r0, 6686 <z_impl_k_thread_suspend+0x96>
    666a:	4a0e      	ldr	r2, [pc, #56]	; (66a4 <z_impl_k_thread_suspend+0xb4>)
    666c:	4913      	ldr	r1, [pc, #76]	; (66bc <z_impl_k_thread_suspend+0xcc>)
    666e:	480f      	ldr	r0, [pc, #60]	; (66ac <z_impl_k_thread_suspend+0xbc>)
    6670:	23ac      	movs	r3, #172	; 0xac
    6672:	f002 fa52 	bl	8b1a <printk>
    6676:	490a      	ldr	r1, [pc, #40]	; (66a0 <z_impl_k_thread_suspend+0xb0>)
    6678:	4811      	ldr	r0, [pc, #68]	; (66c0 <z_impl_k_thread_suspend+0xd0>)
    667a:	f002 fa4e 	bl	8b1a <printk>
    667e:	4809      	ldr	r0, [pc, #36]	; (66a4 <z_impl_k_thread_suspend+0xb4>)
    6680:	21ac      	movs	r1, #172	; 0xac
    6682:	f002 f85b 	bl	873c <assert_post_action>
	__asm__ volatile(
    6686:	f386 8811 	msr	BASEPRI, r6
    668a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    668e:	68ab      	ldr	r3, [r5, #8]
    6690:	42a3      	cmp	r3, r4
    6692:	d103      	bne.n	669c <z_impl_k_thread_suspend+0xac>
}
    6694:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    6698:	f002 bdc8 	b.w	922c <z_reschedule_unlocked>
}
    669c:	bd70      	pop	{r4, r5, r6, pc}
    669e:	bf00      	nop
    66a0:	20000c38 	.word	0x20000c38
    66a4:	00009d74 	.word	0x00009d74
    66a8:	00009dc6 	.word	0x00009dc6
    66ac:	00009ab1 	.word	0x00009ab1
    66b0:	00009ddb 	.word	0x00009ddb
    66b4:	20000c24 	.word	0x20000c24
    66b8:	20000c04 	.word	0x20000c04
    66bc:	00009d9a 	.word	0x00009d9a
    66c0:	00009db1 	.word	0x00009db1

000066c4 <k_sched_unlock>:
{
    66c4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    66c6:	f04f 0320 	mov.w	r3, #32
    66ca:	f3ef 8511 	mrs	r5, BASEPRI
    66ce:	f383 8812 	msr	BASEPRI_MAX, r3
    66d2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    66d6:	482d      	ldr	r0, [pc, #180]	; (678c <k_sched_unlock+0xc8>)
    66d8:	f000 fe00 	bl	72dc <z_spin_lock_valid>
    66dc:	b968      	cbnz	r0, 66fa <k_sched_unlock+0x36>
    66de:	4a2c      	ldr	r2, [pc, #176]	; (6790 <k_sched_unlock+0xcc>)
    66e0:	492c      	ldr	r1, [pc, #176]	; (6794 <k_sched_unlock+0xd0>)
    66e2:	482d      	ldr	r0, [pc, #180]	; (6798 <k_sched_unlock+0xd4>)
    66e4:	2381      	movs	r3, #129	; 0x81
    66e6:	f002 fa18 	bl	8b1a <printk>
    66ea:	4928      	ldr	r1, [pc, #160]	; (678c <k_sched_unlock+0xc8>)
    66ec:	482b      	ldr	r0, [pc, #172]	; (679c <k_sched_unlock+0xd8>)
    66ee:	f002 fa14 	bl	8b1a <printk>
    66f2:	4827      	ldr	r0, [pc, #156]	; (6790 <k_sched_unlock+0xcc>)
    66f4:	2181      	movs	r1, #129	; 0x81
    66f6:	f002 f821 	bl	873c <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    66fa:	4c29      	ldr	r4, [pc, #164]	; (67a0 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    66fc:	4823      	ldr	r0, [pc, #140]	; (678c <k_sched_unlock+0xc8>)
    66fe:	f000 fe0b 	bl	7318 <z_spin_lock_set_owner>
    6702:	68a2      	ldr	r2, [r4, #8]
    6704:	7bd2      	ldrb	r2, [r2, #15]
    6706:	b972      	cbnz	r2, 6726 <k_sched_unlock+0x62>
    6708:	4926      	ldr	r1, [pc, #152]	; (67a4 <k_sched_unlock+0xe0>)
    670a:	4a27      	ldr	r2, [pc, #156]	; (67a8 <k_sched_unlock+0xe4>)
    670c:	4822      	ldr	r0, [pc, #136]	; (6798 <k_sched_unlock+0xd4>)
    670e:	f240 3385 	movw	r3, #901	; 0x385
    6712:	f002 fa02 	bl	8b1a <printk>
    6716:	4825      	ldr	r0, [pc, #148]	; (67ac <k_sched_unlock+0xe8>)
    6718:	f002 f9ff 	bl	8b1a <printk>
    671c:	4822      	ldr	r0, [pc, #136]	; (67a8 <k_sched_unlock+0xe4>)
    671e:	f240 3185 	movw	r1, #901	; 0x385
    6722:	f002 f80b 	bl	873c <assert_post_action>
    6726:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    672a:	b173      	cbz	r3, 674a <k_sched_unlock+0x86>
    672c:	4920      	ldr	r1, [pc, #128]	; (67b0 <k_sched_unlock+0xec>)
    672e:	4a1e      	ldr	r2, [pc, #120]	; (67a8 <k_sched_unlock+0xe4>)
    6730:	4819      	ldr	r0, [pc, #100]	; (6798 <k_sched_unlock+0xd4>)
    6732:	f240 3386 	movw	r3, #902	; 0x386
    6736:	f002 f9f0 	bl	8b1a <printk>
    673a:	481c      	ldr	r0, [pc, #112]	; (67ac <k_sched_unlock+0xe8>)
    673c:	f002 f9ed 	bl	8b1a <printk>
    6740:	4819      	ldr	r0, [pc, #100]	; (67a8 <k_sched_unlock+0xe4>)
    6742:	f240 3186 	movw	r1, #902	; 0x386
    6746:	f001 fff9 	bl	873c <assert_post_action>
		++_current->base.sched_locked;
    674a:	68a2      	ldr	r2, [r4, #8]
    674c:	7bd3      	ldrb	r3, [r2, #15]
    674e:	3301      	adds	r3, #1
		update_cache(0);
    6750:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    6752:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    6754:	f7ff fb76 	bl	5e44 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6758:	480c      	ldr	r0, [pc, #48]	; (678c <k_sched_unlock+0xc8>)
    675a:	f000 fdcd 	bl	72f8 <z_spin_unlock_valid>
    675e:	b968      	cbnz	r0, 677c <k_sched_unlock+0xb8>
    6760:	4a0b      	ldr	r2, [pc, #44]	; (6790 <k_sched_unlock+0xcc>)
    6762:	4914      	ldr	r1, [pc, #80]	; (67b4 <k_sched_unlock+0xf0>)
    6764:	480c      	ldr	r0, [pc, #48]	; (6798 <k_sched_unlock+0xd4>)
    6766:	23ac      	movs	r3, #172	; 0xac
    6768:	f002 f9d7 	bl	8b1a <printk>
    676c:	4907      	ldr	r1, [pc, #28]	; (678c <k_sched_unlock+0xc8>)
    676e:	4812      	ldr	r0, [pc, #72]	; (67b8 <k_sched_unlock+0xf4>)
    6770:	f002 f9d3 	bl	8b1a <printk>
    6774:	4806      	ldr	r0, [pc, #24]	; (6790 <k_sched_unlock+0xcc>)
    6776:	21ac      	movs	r1, #172	; 0xac
    6778:	f001 ffe0 	bl	873c <assert_post_action>
	__asm__ volatile(
    677c:	f385 8811 	msr	BASEPRI, r5
    6780:	f3bf 8f6f 	isb	sy
}
    6784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    6788:	f002 bd50 	b.w	922c <z_reschedule_unlocked>
    678c:	20000c38 	.word	0x20000c38
    6790:	00009d74 	.word	0x00009d74
    6794:	00009dc6 	.word	0x00009dc6
    6798:	00009ab1 	.word	0x00009ab1
    679c:	00009ddb 	.word	0x00009ddb
    67a0:	20000c04 	.word	0x20000c04
    67a4:	0000a965 	.word	0x0000a965
    67a8:	0000a8e4 	.word	0x0000a8e4
    67ac:	0000a780 	.word	0x0000a780
    67b0:	0000a707 	.word	0x0000a707
    67b4:	00009d9a 	.word	0x00009d9a
    67b8:	00009db1 	.word	0x00009db1

000067bc <z_unpend1_no_timeout>:
{
    67bc:	b538      	push	{r3, r4, r5, lr}
    67be:	4604      	mov	r4, r0
	__asm__ volatile(
    67c0:	f04f 0320 	mov.w	r3, #32
    67c4:	f3ef 8511 	mrs	r5, BASEPRI
    67c8:	f383 8812 	msr	BASEPRI_MAX, r3
    67cc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    67d0:	4819      	ldr	r0, [pc, #100]	; (6838 <z_unpend1_no_timeout+0x7c>)
    67d2:	f000 fd83 	bl	72dc <z_spin_lock_valid>
    67d6:	b968      	cbnz	r0, 67f4 <z_unpend1_no_timeout+0x38>
    67d8:	4a18      	ldr	r2, [pc, #96]	; (683c <z_unpend1_no_timeout+0x80>)
    67da:	4919      	ldr	r1, [pc, #100]	; (6840 <z_unpend1_no_timeout+0x84>)
    67dc:	4819      	ldr	r0, [pc, #100]	; (6844 <z_unpend1_no_timeout+0x88>)
    67de:	2381      	movs	r3, #129	; 0x81
    67e0:	f002 f99b 	bl	8b1a <printk>
    67e4:	4914      	ldr	r1, [pc, #80]	; (6838 <z_unpend1_no_timeout+0x7c>)
    67e6:	4818      	ldr	r0, [pc, #96]	; (6848 <z_unpend1_no_timeout+0x8c>)
    67e8:	f002 f997 	bl	8b1a <printk>
    67ec:	4813      	ldr	r0, [pc, #76]	; (683c <z_unpend1_no_timeout+0x80>)
    67ee:	2181      	movs	r1, #129	; 0x81
    67f0:	f001 ffa4 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    67f4:	4810      	ldr	r0, [pc, #64]	; (6838 <z_unpend1_no_timeout+0x7c>)
    67f6:	f000 fd8f 	bl	7318 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    67fa:	4620      	mov	r0, r4
    67fc:	f002 fd20 	bl	9240 <z_priq_dumb_best>
		if (thread != NULL) {
    6800:	4604      	mov	r4, r0
    6802:	b108      	cbz	r0, 6808 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    6804:	f7ff fab0 	bl	5d68 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6808:	480b      	ldr	r0, [pc, #44]	; (6838 <z_unpend1_no_timeout+0x7c>)
    680a:	f000 fd75 	bl	72f8 <z_spin_unlock_valid>
    680e:	b968      	cbnz	r0, 682c <z_unpend1_no_timeout+0x70>
    6810:	4a0a      	ldr	r2, [pc, #40]	; (683c <z_unpend1_no_timeout+0x80>)
    6812:	490e      	ldr	r1, [pc, #56]	; (684c <z_unpend1_no_timeout+0x90>)
    6814:	480b      	ldr	r0, [pc, #44]	; (6844 <z_unpend1_no_timeout+0x88>)
    6816:	23ac      	movs	r3, #172	; 0xac
    6818:	f002 f97f 	bl	8b1a <printk>
    681c:	4906      	ldr	r1, [pc, #24]	; (6838 <z_unpend1_no_timeout+0x7c>)
    681e:	480c      	ldr	r0, [pc, #48]	; (6850 <z_unpend1_no_timeout+0x94>)
    6820:	f002 f97b 	bl	8b1a <printk>
    6824:	4805      	ldr	r0, [pc, #20]	; (683c <z_unpend1_no_timeout+0x80>)
    6826:	21ac      	movs	r1, #172	; 0xac
    6828:	f001 ff88 	bl	873c <assert_post_action>
	__asm__ volatile(
    682c:	f385 8811 	msr	BASEPRI, r5
    6830:	f3bf 8f6f 	isb	sy
}
    6834:	4620      	mov	r0, r4
    6836:	bd38      	pop	{r3, r4, r5, pc}
    6838:	20000c38 	.word	0x20000c38
    683c:	00009d74 	.word	0x00009d74
    6840:	00009dc6 	.word	0x00009dc6
    6844:	00009ab1 	.word	0x00009ab1
    6848:	00009ddb 	.word	0x00009ddb
    684c:	00009d9a 	.word	0x00009d9a
    6850:	00009db1 	.word	0x00009db1

00006854 <z_unpend_first_thread>:
{
    6854:	b538      	push	{r3, r4, r5, lr}
    6856:	4604      	mov	r4, r0
	__asm__ volatile(
    6858:	f04f 0320 	mov.w	r3, #32
    685c:	f3ef 8511 	mrs	r5, BASEPRI
    6860:	f383 8812 	msr	BASEPRI_MAX, r3
    6864:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6868:	481b      	ldr	r0, [pc, #108]	; (68d8 <z_unpend_first_thread+0x84>)
    686a:	f000 fd37 	bl	72dc <z_spin_lock_valid>
    686e:	b968      	cbnz	r0, 688c <z_unpend_first_thread+0x38>
    6870:	4a1a      	ldr	r2, [pc, #104]	; (68dc <z_unpend_first_thread+0x88>)
    6872:	491b      	ldr	r1, [pc, #108]	; (68e0 <z_unpend_first_thread+0x8c>)
    6874:	481b      	ldr	r0, [pc, #108]	; (68e4 <z_unpend_first_thread+0x90>)
    6876:	2381      	movs	r3, #129	; 0x81
    6878:	f002 f94f 	bl	8b1a <printk>
    687c:	4916      	ldr	r1, [pc, #88]	; (68d8 <z_unpend_first_thread+0x84>)
    687e:	481a      	ldr	r0, [pc, #104]	; (68e8 <z_unpend_first_thread+0x94>)
    6880:	f002 f94b 	bl	8b1a <printk>
    6884:	4815      	ldr	r0, [pc, #84]	; (68dc <z_unpend_first_thread+0x88>)
    6886:	2181      	movs	r1, #129	; 0x81
    6888:	f001 ff58 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    688c:	4812      	ldr	r0, [pc, #72]	; (68d8 <z_unpend_first_thread+0x84>)
    688e:	f000 fd43 	bl	7318 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    6892:	4620      	mov	r0, r4
    6894:	f002 fcd4 	bl	9240 <z_priq_dumb_best>
		if (thread != NULL) {
    6898:	4604      	mov	r4, r0
    689a:	b128      	cbz	r0, 68a8 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    689c:	f7ff fa64 	bl	5d68 <unpend_thread_no_timeout>
    68a0:	f104 0018 	add.w	r0, r4, #24
    68a4:	f000 fe64 	bl	7570 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    68a8:	480b      	ldr	r0, [pc, #44]	; (68d8 <z_unpend_first_thread+0x84>)
    68aa:	f000 fd25 	bl	72f8 <z_spin_unlock_valid>
    68ae:	b968      	cbnz	r0, 68cc <z_unpend_first_thread+0x78>
    68b0:	4a0a      	ldr	r2, [pc, #40]	; (68dc <z_unpend_first_thread+0x88>)
    68b2:	490e      	ldr	r1, [pc, #56]	; (68ec <z_unpend_first_thread+0x98>)
    68b4:	480b      	ldr	r0, [pc, #44]	; (68e4 <z_unpend_first_thread+0x90>)
    68b6:	23ac      	movs	r3, #172	; 0xac
    68b8:	f002 f92f 	bl	8b1a <printk>
    68bc:	4906      	ldr	r1, [pc, #24]	; (68d8 <z_unpend_first_thread+0x84>)
    68be:	480c      	ldr	r0, [pc, #48]	; (68f0 <z_unpend_first_thread+0x9c>)
    68c0:	f002 f92b 	bl	8b1a <printk>
    68c4:	4805      	ldr	r0, [pc, #20]	; (68dc <z_unpend_first_thread+0x88>)
    68c6:	21ac      	movs	r1, #172	; 0xac
    68c8:	f001 ff38 	bl	873c <assert_post_action>
	__asm__ volatile(
    68cc:	f385 8811 	msr	BASEPRI, r5
    68d0:	f3bf 8f6f 	isb	sy
}
    68d4:	4620      	mov	r0, r4
    68d6:	bd38      	pop	{r3, r4, r5, pc}
    68d8:	20000c38 	.word	0x20000c38
    68dc:	00009d74 	.word	0x00009d74
    68e0:	00009dc6 	.word	0x00009dc6
    68e4:	00009ab1 	.word	0x00009ab1
    68e8:	00009ddb 	.word	0x00009ddb
    68ec:	00009d9a 	.word	0x00009d9a
    68f0:	00009db1 	.word	0x00009db1

000068f4 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    68f4:	4b04      	ldr	r3, [pc, #16]	; (6908 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    68f6:	2100      	movs	r1, #0
    68f8:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    68fc:	e9c3 2208 	strd	r2, r2, [r3, #32]
    6900:	4608      	mov	r0, r1
    6902:	f7ff b8a9 	b.w	5a58 <k_sched_time_slice_set>
    6906:	bf00      	nop
    6908:	20000c04 	.word	0x20000c04

0000690c <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    690c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    690e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6912:	b173      	cbz	r3, 6932 <z_impl_k_yield+0x26>
    6914:	4941      	ldr	r1, [pc, #260]	; (6a1c <z_impl_k_yield+0x110>)
    6916:	4a42      	ldr	r2, [pc, #264]	; (6a20 <z_impl_k_yield+0x114>)
    6918:	4842      	ldr	r0, [pc, #264]	; (6a24 <z_impl_k_yield+0x118>)
    691a:	f240 43dc 	movw	r3, #1244	; 0x4dc
    691e:	f002 f8fc 	bl	8b1a <printk>
    6922:	4841      	ldr	r0, [pc, #260]	; (6a28 <z_impl_k_yield+0x11c>)
    6924:	f002 f8f9 	bl	8b1a <printk>
    6928:	483d      	ldr	r0, [pc, #244]	; (6a20 <z_impl_k_yield+0x114>)
    692a:	f240 41dc 	movw	r1, #1244	; 0x4dc
    692e:	f001 ff05 	bl	873c <assert_post_action>
	__asm__ volatile(
    6932:	f04f 0320 	mov.w	r3, #32
    6936:	f3ef 8611 	mrs	r6, BASEPRI
    693a:	f383 8812 	msr	BASEPRI_MAX, r3
    693e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6942:	483a      	ldr	r0, [pc, #232]	; (6a2c <z_impl_k_yield+0x120>)
    6944:	f000 fcca 	bl	72dc <z_spin_lock_valid>
    6948:	b968      	cbnz	r0, 6966 <z_impl_k_yield+0x5a>
    694a:	4a39      	ldr	r2, [pc, #228]	; (6a30 <z_impl_k_yield+0x124>)
    694c:	4939      	ldr	r1, [pc, #228]	; (6a34 <z_impl_k_yield+0x128>)
    694e:	4835      	ldr	r0, [pc, #212]	; (6a24 <z_impl_k_yield+0x118>)
    6950:	2381      	movs	r3, #129	; 0x81
    6952:	f002 f8e2 	bl	8b1a <printk>
    6956:	4935      	ldr	r1, [pc, #212]	; (6a2c <z_impl_k_yield+0x120>)
    6958:	4837      	ldr	r0, [pc, #220]	; (6a38 <z_impl_k_yield+0x12c>)
    695a:	f002 f8de 	bl	8b1a <printk>
    695e:	4834      	ldr	r0, [pc, #208]	; (6a30 <z_impl_k_yield+0x124>)
    6960:	2181      	movs	r1, #129	; 0x81
    6962:	f001 feeb 	bl	873c <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    6966:	4d35      	ldr	r5, [pc, #212]	; (6a3c <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    6968:	4830      	ldr	r0, [pc, #192]	; (6a2c <z_impl_k_yield+0x120>)
    696a:	f000 fcd5 	bl	7318 <z_spin_lock_set_owner>
    696e:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6970:	7b4b      	ldrb	r3, [r1, #13]
    6972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6976:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6978:	f105 0020 	add.w	r0, r5, #32
    697c:	f7ff f9d2 	bl	5d24 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    6980:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    6982:	7b63      	ldrb	r3, [r4, #13]
    6984:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6988:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    698a:	4b2d      	ldr	r3, [pc, #180]	; (6a40 <z_impl_k_yield+0x134>)
    698c:	429c      	cmp	r4, r3
    698e:	d109      	bne.n	69a4 <z_impl_k_yield+0x98>
    6990:	492c      	ldr	r1, [pc, #176]	; (6a44 <z_impl_k_yield+0x138>)
    6992:	4824      	ldr	r0, [pc, #144]	; (6a24 <z_impl_k_yield+0x118>)
    6994:	4a22      	ldr	r2, [pc, #136]	; (6a20 <z_impl_k_yield+0x114>)
    6996:	23ba      	movs	r3, #186	; 0xba
    6998:	f002 f8bf 	bl	8b1a <printk>
    699c:	4820      	ldr	r0, [pc, #128]	; (6a20 <z_impl_k_yield+0x114>)
    699e:	21ba      	movs	r1, #186	; 0xba
    69a0:	f001 fecc 	bl	873c <assert_post_action>
	return list->head == list;
    69a4:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    69a6:	4828      	ldr	r0, [pc, #160]	; (6a48 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    69a8:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    69aa:	4283      	cmp	r3, r0
    69ac:	bf08      	it	eq
    69ae:	2300      	moveq	r3, #0
    69b0:	2b00      	cmp	r3, #0
    69b2:	bf38      	it	cc
    69b4:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    69b6:	b35b      	cbz	r3, 6a10 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    69b8:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    69bc:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    69c0:	4297      	cmp	r7, r2
    69c2:	d021      	beq.n	6a08 <z_impl_k_yield+0xfc>
		return b2 - b1;
    69c4:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    69c6:	2a00      	cmp	r2, #0
    69c8:	dd1e      	ble.n	6a08 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    69ca:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    69cc:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    69d0:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    69d2:	605c      	str	r4, [r3, #4]
	update_cache(1);
    69d4:	2001      	movs	r0, #1
    69d6:	f7ff fa35 	bl	5e44 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    69da:	4814      	ldr	r0, [pc, #80]	; (6a2c <z_impl_k_yield+0x120>)
    69dc:	f000 fc8c 	bl	72f8 <z_spin_unlock_valid>
    69e0:	b968      	cbnz	r0, 69fe <z_impl_k_yield+0xf2>
    69e2:	4a13      	ldr	r2, [pc, #76]	; (6a30 <z_impl_k_yield+0x124>)
    69e4:	4919      	ldr	r1, [pc, #100]	; (6a4c <z_impl_k_yield+0x140>)
    69e6:	480f      	ldr	r0, [pc, #60]	; (6a24 <z_impl_k_yield+0x118>)
    69e8:	23c3      	movs	r3, #195	; 0xc3
    69ea:	f002 f896 	bl	8b1a <printk>
    69ee:	490f      	ldr	r1, [pc, #60]	; (6a2c <z_impl_k_yield+0x120>)
    69f0:	4817      	ldr	r0, [pc, #92]	; (6a50 <z_impl_k_yield+0x144>)
    69f2:	f002 f892 	bl	8b1a <printk>
    69f6:	480e      	ldr	r0, [pc, #56]	; (6a30 <z_impl_k_yield+0x124>)
    69f8:	21c3      	movs	r1, #195	; 0xc3
    69fa:	f001 fe9f 	bl	873c <assert_post_action>
    69fe:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    6a00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6a04:	f7fb b9e2 	b.w	1dcc <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    6a08:	428b      	cmp	r3, r1
    6a0a:	d001      	beq.n	6a10 <z_impl_k_yield+0x104>
    6a0c:	681b      	ldr	r3, [r3, #0]
    6a0e:	e7d2      	b.n	69b6 <z_impl_k_yield+0xaa>
	node->prev = tail;
    6a10:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    6a14:	600c      	str	r4, [r1, #0]
	list->tail = node;
    6a16:	626c      	str	r4, [r5, #36]	; 0x24
}
    6a18:	e7dc      	b.n	69d4 <z_impl_k_yield+0xc8>
    6a1a:	bf00      	nop
    6a1c:	0000a707 	.word	0x0000a707
    6a20:	0000a8e4 	.word	0x0000a8e4
    6a24:	00009ab1 	.word	0x00009ab1
    6a28:	0000a780 	.word	0x0000a780
    6a2c:	20000c38 	.word	0x20000c38
    6a30:	00009d74 	.word	0x00009d74
    6a34:	00009dc6 	.word	0x00009dc6
    6a38:	00009ddb 	.word	0x00009ddb
    6a3c:	20000c04 	.word	0x20000c04
    6a40:	20000410 	.word	0x20000410
    6a44:	0000a906 	.word	0x0000a906
    6a48:	20000c24 	.word	0x20000c24
    6a4c:	00009d9a 	.word	0x00009d9a
    6a50:	00009db1 	.word	0x00009db1

00006a54 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    6a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6a58:	4604      	mov	r4, r0
    6a5a:	460d      	mov	r5, r1
    6a5c:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    6a60:	b173      	cbz	r3, 6a80 <z_tick_sleep+0x2c>
    6a62:	4945      	ldr	r1, [pc, #276]	; (6b78 <z_tick_sleep+0x124>)
    6a64:	4a45      	ldr	r2, [pc, #276]	; (6b7c <z_tick_sleep+0x128>)
    6a66:	4846      	ldr	r0, [pc, #280]	; (6b80 <z_tick_sleep+0x12c>)
    6a68:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    6a6c:	f002 f855 	bl	8b1a <printk>
    6a70:	4844      	ldr	r0, [pc, #272]	; (6b84 <z_tick_sleep+0x130>)
    6a72:	f002 f852 	bl	8b1a <printk>
    6a76:	4841      	ldr	r0, [pc, #260]	; (6b7c <z_tick_sleep+0x128>)
    6a78:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    6a7c:	f001 fe5e 	bl	873c <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    6a80:	ea54 0305 	orrs.w	r3, r4, r5
    6a84:	d104      	bne.n	6a90 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    6a86:	f7ff ff41 	bl	690c <z_impl_k_yield>
		k_yield();
		return 0;
    6a8a:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    6a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    6a90:	f06f 0301 	mvn.w	r3, #1
    6a94:	1b1e      	subs	r6, r3, r4
    6a96:	f04f 33ff 	mov.w	r3, #4294967295
    6a9a:	eb63 0705 	sbc.w	r7, r3, r5
    6a9e:	2e01      	cmp	r6, #1
    6aa0:	f177 0300 	sbcs.w	r3, r7, #0
    6aa4:	da64      	bge.n	6b70 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    6aa6:	f002 fbf0 	bl	928a <sys_clock_tick_get_32>
    6aaa:	1906      	adds	r6, r0, r4
    6aac:	f04f 0320 	mov.w	r3, #32
    6ab0:	f3ef 8811 	mrs	r8, BASEPRI
    6ab4:	f383 8812 	msr	BASEPRI_MAX, r3
    6ab8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6abc:	4832      	ldr	r0, [pc, #200]	; (6b88 <z_tick_sleep+0x134>)
    6abe:	f000 fc0d 	bl	72dc <z_spin_lock_valid>
    6ac2:	b968      	cbnz	r0, 6ae0 <z_tick_sleep+0x8c>
    6ac4:	4a31      	ldr	r2, [pc, #196]	; (6b8c <z_tick_sleep+0x138>)
    6ac6:	4932      	ldr	r1, [pc, #200]	; (6b90 <z_tick_sleep+0x13c>)
    6ac8:	482d      	ldr	r0, [pc, #180]	; (6b80 <z_tick_sleep+0x12c>)
    6aca:	2381      	movs	r3, #129	; 0x81
    6acc:	f002 f825 	bl	8b1a <printk>
    6ad0:	492d      	ldr	r1, [pc, #180]	; (6b88 <z_tick_sleep+0x134>)
    6ad2:	4830      	ldr	r0, [pc, #192]	; (6b94 <z_tick_sleep+0x140>)
    6ad4:	f002 f821 	bl	8b1a <printk>
    6ad8:	482c      	ldr	r0, [pc, #176]	; (6b8c <z_tick_sleep+0x138>)
    6ada:	2181      	movs	r1, #129	; 0x81
    6adc:	f001 fe2e 	bl	873c <assert_post_action>
	pending_current = _current;
    6ae0:	4f2d      	ldr	r7, [pc, #180]	; (6b98 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    6ae2:	4829      	ldr	r0, [pc, #164]	; (6b88 <z_tick_sleep+0x134>)
    6ae4:	f000 fc18 	bl	7318 <z_spin_lock_set_owner>
    6ae8:	4b2c      	ldr	r3, [pc, #176]	; (6b9c <z_tick_sleep+0x148>)
    6aea:	68b8      	ldr	r0, [r7, #8]
    6aec:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    6aee:	f7ff fbf7 	bl	62e0 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    6af2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6af4:	492a      	ldr	r1, [pc, #168]	; (6ba0 <z_tick_sleep+0x14c>)
    6af6:	4622      	mov	r2, r4
    6af8:	462b      	mov	r3, r5
    6afa:	3018      	adds	r0, #24
    6afc:	f000 fc64 	bl	73c8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    6b00:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6b02:	4821      	ldr	r0, [pc, #132]	; (6b88 <z_tick_sleep+0x134>)
    6b04:	7b53      	ldrb	r3, [r2, #13]
    6b06:	f043 0310 	orr.w	r3, r3, #16
    6b0a:	7353      	strb	r3, [r2, #13]
    6b0c:	f000 fbf4 	bl	72f8 <z_spin_unlock_valid>
    6b10:	b968      	cbnz	r0, 6b2e <z_tick_sleep+0xda>
    6b12:	4a1e      	ldr	r2, [pc, #120]	; (6b8c <z_tick_sleep+0x138>)
    6b14:	4923      	ldr	r1, [pc, #140]	; (6ba4 <z_tick_sleep+0x150>)
    6b16:	481a      	ldr	r0, [pc, #104]	; (6b80 <z_tick_sleep+0x12c>)
    6b18:	23c3      	movs	r3, #195	; 0xc3
    6b1a:	f001 fffe 	bl	8b1a <printk>
    6b1e:	491a      	ldr	r1, [pc, #104]	; (6b88 <z_tick_sleep+0x134>)
    6b20:	4821      	ldr	r0, [pc, #132]	; (6ba8 <z_tick_sleep+0x154>)
    6b22:	f001 fffa 	bl	8b1a <printk>
    6b26:	4819      	ldr	r0, [pc, #100]	; (6b8c <z_tick_sleep+0x138>)
    6b28:	21c3      	movs	r1, #195	; 0xc3
    6b2a:	f001 fe07 	bl	873c <assert_post_action>
    6b2e:	4640      	mov	r0, r8
    6b30:	f7fb f94c 	bl	1dcc <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    6b34:	68bb      	ldr	r3, [r7, #8]
    6b36:	7b5b      	ldrb	r3, [r3, #13]
    6b38:	06db      	lsls	r3, r3, #27
    6b3a:	d50e      	bpl.n	6b5a <z_tick_sleep+0x106>
    6b3c:	491b      	ldr	r1, [pc, #108]	; (6bac <z_tick_sleep+0x158>)
    6b3e:	4a0f      	ldr	r2, [pc, #60]	; (6b7c <z_tick_sleep+0x128>)
    6b40:	480f      	ldr	r0, [pc, #60]	; (6b80 <z_tick_sleep+0x12c>)
    6b42:	f240 5319 	movw	r3, #1305	; 0x519
    6b46:	f001 ffe8 	bl	8b1a <printk>
    6b4a:	480e      	ldr	r0, [pc, #56]	; (6b84 <z_tick_sleep+0x130>)
    6b4c:	f001 ffe5 	bl	8b1a <printk>
    6b50:	480a      	ldr	r0, [pc, #40]	; (6b7c <z_tick_sleep+0x128>)
    6b52:	f240 5119 	movw	r1, #1305	; 0x519
    6b56:	f001 fdf1 	bl	873c <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    6b5a:	f002 fb96 	bl	928a <sys_clock_tick_get_32>
    6b5e:	1a30      	subs	r0, r6, r0
    6b60:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    6b64:	2801      	cmp	r0, #1
    6b66:	f171 0300 	sbcs.w	r3, r1, #0
    6b6a:	bfb8      	it	lt
    6b6c:	2000      	movlt	r0, #0
    6b6e:	e78d      	b.n	6a8c <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    6b70:	f06f 0601 	mvn.w	r6, #1
    6b74:	1b36      	subs	r6, r6, r4
    6b76:	e799      	b.n	6aac <z_tick_sleep+0x58>
    6b78:	0000a707 	.word	0x0000a707
    6b7c:	0000a8e4 	.word	0x0000a8e4
    6b80:	00009ab1 	.word	0x00009ab1
    6b84:	0000a780 	.word	0x0000a780
    6b88:	20000c38 	.word	0x20000c38
    6b8c:	00009d74 	.word	0x00009d74
    6b90:	00009dc6 	.word	0x00009dc6
    6b94:	00009ddb 	.word	0x00009ddb
    6b98:	20000c04 	.word	0x20000c04
    6b9c:	20000c34 	.word	0x20000c34
    6ba0:	0000622d 	.word	0x0000622d
    6ba4:	00009d9a 	.word	0x00009d9a
    6ba8:	00009db1 	.word	0x00009db1
    6bac:	0000a996 	.word	0x0000a996

00006bb0 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    6bb0:	b538      	push	{r3, r4, r5, lr}
    6bb2:	4604      	mov	r4, r0
    6bb4:	460d      	mov	r5, r1
    6bb6:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    6bba:	b173      	cbz	r3, 6bda <z_impl_k_sleep+0x2a>
    6bbc:	4913      	ldr	r1, [pc, #76]	; (6c0c <z_impl_k_sleep+0x5c>)
    6bbe:	4a14      	ldr	r2, [pc, #80]	; (6c10 <z_impl_k_sleep+0x60>)
    6bc0:	4814      	ldr	r0, [pc, #80]	; (6c14 <z_impl_k_sleep+0x64>)
    6bc2:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    6bc6:	f001 ffa8 	bl	8b1a <printk>
    6bca:	4813      	ldr	r0, [pc, #76]	; (6c18 <z_impl_k_sleep+0x68>)
    6bcc:	f001 ffa5 	bl	8b1a <printk>
    6bd0:	480f      	ldr	r0, [pc, #60]	; (6c10 <z_impl_k_sleep+0x60>)
    6bd2:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    6bd6:	f001 fdb1 	bl	873c <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6bda:	1c6b      	adds	r3, r5, #1
    6bdc:	bf08      	it	eq
    6bde:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    6be2:	d106      	bne.n	6bf2 <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    6be4:	4b0d      	ldr	r3, [pc, #52]	; (6c1c <z_impl_k_sleep+0x6c>)
    6be6:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    6be8:	f7ff fd02 	bl	65f0 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    6bec:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    6bf0:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    6bf2:	4620      	mov	r0, r4
    6bf4:	4629      	mov	r1, r5
    6bf6:	f7ff ff2d 	bl	6a54 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    6bfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    6bfe:	fb80 3403 	smull	r3, r4, r0, r3
    6c02:	0bd8      	lsrs	r0, r3, #15
    6c04:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    6c08:	e7f2      	b.n	6bf0 <z_impl_k_sleep+0x40>
    6c0a:	bf00      	nop
    6c0c:	0000a707 	.word	0x0000a707
    6c10:	0000a8e4 	.word	0x0000a8e4
    6c14:	00009ab1 	.word	0x00009ab1
    6c18:	0000a780 	.word	0x0000a780
    6c1c:	20000c04 	.word	0x20000c04

00006c20 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    6c20:	4b01      	ldr	r3, [pc, #4]	; (6c28 <z_impl_z_current_get+0x8>)
    6c22:	6898      	ldr	r0, [r3, #8]
    6c24:	4770      	bx	lr
    6c26:	bf00      	nop
    6c28:	20000c04 	.word	0x20000c04

00006c2c <z_impl_k_is_preempt_thread>:
    6c2c:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
    6c30:	b93b      	cbnz	r3, 6c42 <z_impl_k_is_preempt_thread+0x16>
    6c32:	4b05      	ldr	r3, [pc, #20]	; (6c48 <z_impl_k_is_preempt_thread+0x1c>)
    6c34:	689b      	ldr	r3, [r3, #8]
    6c36:	89d8      	ldrh	r0, [r3, #14]
    6c38:	287f      	cmp	r0, #127	; 0x7f
    6c3a:	bf8c      	ite	hi
    6c3c:	2000      	movhi	r0, #0
    6c3e:	2001      	movls	r0, #1
    6c40:	4770      	bx	lr
    6c42:	2000      	movs	r0, #0
}
    6c44:	4770      	bx	lr
    6c46:	bf00      	nop
    6c48:	20000c04 	.word	0x20000c04

00006c4c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    6c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c50:	4604      	mov	r4, r0
    6c52:	f04f 0320 	mov.w	r3, #32
    6c56:	f3ef 8611 	mrs	r6, BASEPRI
    6c5a:	f383 8812 	msr	BASEPRI_MAX, r3
    6c5e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6c62:	4848      	ldr	r0, [pc, #288]	; (6d84 <z_thread_abort+0x138>)
    6c64:	f000 fb3a 	bl	72dc <z_spin_lock_valid>
    6c68:	b968      	cbnz	r0, 6c86 <z_thread_abort+0x3a>
    6c6a:	4a47      	ldr	r2, [pc, #284]	; (6d88 <z_thread_abort+0x13c>)
    6c6c:	4947      	ldr	r1, [pc, #284]	; (6d8c <z_thread_abort+0x140>)
    6c6e:	4848      	ldr	r0, [pc, #288]	; (6d90 <z_thread_abort+0x144>)
    6c70:	2381      	movs	r3, #129	; 0x81
    6c72:	f001 ff52 	bl	8b1a <printk>
    6c76:	4943      	ldr	r1, [pc, #268]	; (6d84 <z_thread_abort+0x138>)
    6c78:	4846      	ldr	r0, [pc, #280]	; (6d94 <z_thread_abort+0x148>)
    6c7a:	f001 ff4e 	bl	8b1a <printk>
    6c7e:	4842      	ldr	r0, [pc, #264]	; (6d88 <z_thread_abort+0x13c>)
    6c80:	2181      	movs	r1, #129	; 0x81
    6c82:	f001 fd5b 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    6c86:	483f      	ldr	r0, [pc, #252]	; (6d84 <z_thread_abort+0x138>)
    6c88:	f000 fb46 	bl	7318 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    6c8c:	7b63      	ldrb	r3, [r4, #13]
    6c8e:	071a      	lsls	r2, r3, #28
    6c90:	d517      	bpl.n	6cc2 <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c92:	483c      	ldr	r0, [pc, #240]	; (6d84 <z_thread_abort+0x138>)
    6c94:	f000 fb30 	bl	72f8 <z_spin_unlock_valid>
    6c98:	b968      	cbnz	r0, 6cb6 <z_thread_abort+0x6a>
    6c9a:	4a3b      	ldr	r2, [pc, #236]	; (6d88 <z_thread_abort+0x13c>)
    6c9c:	493e      	ldr	r1, [pc, #248]	; (6d98 <z_thread_abort+0x14c>)
    6c9e:	483c      	ldr	r0, [pc, #240]	; (6d90 <z_thread_abort+0x144>)
    6ca0:	23ac      	movs	r3, #172	; 0xac
    6ca2:	f001 ff3a 	bl	8b1a <printk>
    6ca6:	4937      	ldr	r1, [pc, #220]	; (6d84 <z_thread_abort+0x138>)
    6ca8:	483c      	ldr	r0, [pc, #240]	; (6d9c <z_thread_abort+0x150>)
    6caa:	f001 ff36 	bl	8b1a <printk>
    6cae:	4836      	ldr	r0, [pc, #216]	; (6d88 <z_thread_abort+0x13c>)
    6cb0:	21ac      	movs	r1, #172	; 0xac
    6cb2:	f001 fd43 	bl	873c <assert_post_action>
	__asm__ volatile(
    6cb6:	f386 8811 	msr	BASEPRI, r6
    6cba:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    6cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6cc2:	f023 0220 	bic.w	r2, r3, #32
    6cc6:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    6cca:	09d2      	lsrs	r2, r2, #7
    6ccc:	d142      	bne.n	6d54 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6cce:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    6cd0:	68a3      	ldr	r3, [r4, #8]
    6cd2:	b113      	cbz	r3, 6cda <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    6cd4:	4620      	mov	r0, r4
    6cd6:	f7ff f847 	bl	5d68 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    6cda:	f104 0018 	add.w	r0, r4, #24
    6cde:	f000 fc47 	bl	7570 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    6ce2:	f104 0758 	add.w	r7, r4, #88	; 0x58
    6ce6:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    6cea:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6cec:	42bd      	cmp	r5, r7
    6cee:	d001      	beq.n	6cf4 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    6cf0:	2d00      	cmp	r5, #0
    6cf2:	d139      	bne.n	6d68 <z_thread_abort+0x11c>
		update_cache(1);
    6cf4:	2001      	movs	r0, #1
    6cf6:	f7ff f8a5 	bl	5e44 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    6cfa:	4b29      	ldr	r3, [pc, #164]	; (6da0 <z_thread_abort+0x154>)
    6cfc:	689b      	ldr	r3, [r3, #8]
    6cfe:	42a3      	cmp	r3, r4
    6d00:	d1c7      	bne.n	6c92 <z_thread_abort+0x46>
    6d02:	f3ef 8305 	mrs	r3, IPSR
    6d06:	2b00      	cmp	r3, #0
    6d08:	d1c3      	bne.n	6c92 <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d0a:	481e      	ldr	r0, [pc, #120]	; (6d84 <z_thread_abort+0x138>)
    6d0c:	f000 faf4 	bl	72f8 <z_spin_unlock_valid>
    6d10:	b968      	cbnz	r0, 6d2e <z_thread_abort+0xe2>
    6d12:	4a1d      	ldr	r2, [pc, #116]	; (6d88 <z_thread_abort+0x13c>)
    6d14:	4920      	ldr	r1, [pc, #128]	; (6d98 <z_thread_abort+0x14c>)
    6d16:	481e      	ldr	r0, [pc, #120]	; (6d90 <z_thread_abort+0x144>)
    6d18:	23c3      	movs	r3, #195	; 0xc3
    6d1a:	f001 fefe 	bl	8b1a <printk>
    6d1e:	4919      	ldr	r1, [pc, #100]	; (6d84 <z_thread_abort+0x138>)
    6d20:	481e      	ldr	r0, [pc, #120]	; (6d9c <z_thread_abort+0x150>)
    6d22:	f001 fefa 	bl	8b1a <printk>
    6d26:	4818      	ldr	r0, [pc, #96]	; (6d88 <z_thread_abort+0x13c>)
    6d28:	21c3      	movs	r1, #195	; 0xc3
    6d2a:	f001 fd07 	bl	873c <assert_post_action>
    6d2e:	4630      	mov	r0, r6
    6d30:	f7fb f84c 	bl	1dcc <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    6d34:	4a1b      	ldr	r2, [pc, #108]	; (6da4 <z_thread_abort+0x158>)
    6d36:	491c      	ldr	r1, [pc, #112]	; (6da8 <z_thread_abort+0x15c>)
    6d38:	4815      	ldr	r0, [pc, #84]	; (6d90 <z_thread_abort+0x144>)
    6d3a:	f240 634b 	movw	r3, #1611	; 0x64b
    6d3e:	f001 feec 	bl	8b1a <printk>
    6d42:	481a      	ldr	r0, [pc, #104]	; (6dac <z_thread_abort+0x160>)
    6d44:	f001 fee9 	bl	8b1a <printk>
    6d48:	4816      	ldr	r0, [pc, #88]	; (6da4 <z_thread_abort+0x158>)
    6d4a:	f240 614b 	movw	r1, #1611	; 0x64b
    6d4e:	f001 fcf5 	bl	873c <assert_post_action>
    6d52:	e79e      	b.n	6c92 <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6d54:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    6d58:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    6d5c:	4814      	ldr	r0, [pc, #80]	; (6db0 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6d5e:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6d60:	4621      	mov	r1, r4
    6d62:	f7fe ffdf 	bl	5d24 <z_priq_dumb_remove>
}
    6d66:	e7b3      	b.n	6cd0 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    6d68:	4628      	mov	r0, r5
    6d6a:	f7fe fffd 	bl	5d68 <unpend_thread_no_timeout>
    6d6e:	f105 0018 	add.w	r0, r5, #24
    6d72:	f000 fbfd 	bl	7570 <z_abort_timeout>
    6d76:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    6d7a:	4628      	mov	r0, r5
    6d7c:	f7ff f968 	bl	6050 <ready_thread>
    6d80:	e7b3      	b.n	6cea <z_thread_abort+0x9e>
    6d82:	bf00      	nop
    6d84:	20000c38 	.word	0x20000c38
    6d88:	00009d74 	.word	0x00009d74
    6d8c:	00009dc6 	.word	0x00009dc6
    6d90:	00009ab1 	.word	0x00009ab1
    6d94:	00009ddb 	.word	0x00009ddb
    6d98:	00009d9a 	.word	0x00009d9a
    6d9c:	00009db1 	.word	0x00009db1
    6da0:	20000c04 	.word	0x20000c04
    6da4:	0000a8e4 	.word	0x0000a8e4
    6da8:	0000a440 	.word	0x0000a440
    6dac:	0000a9d6 	.word	0x0000a9d6
    6db0:	20000c24 	.word	0x20000c24

00006db4 <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
    6db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6db6:	4604      	mov	r4, r0
    6db8:	460e      	mov	r6, r1
    6dba:	4615      	mov	r5, r2
	__asm__ volatile(
    6dbc:	f04f 0320 	mov.w	r3, #32
    6dc0:	f3ef 8711 	mrs	r7, BASEPRI
    6dc4:	f383 8812 	msr	BASEPRI_MAX, r3
    6dc8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6dcc:	481e      	ldr	r0, [pc, #120]	; (6e48 <z_sched_wake+0x94>)
    6dce:	f000 fa85 	bl	72dc <z_spin_lock_valid>
    6dd2:	b968      	cbnz	r0, 6df0 <z_sched_wake+0x3c>
    6dd4:	4a1d      	ldr	r2, [pc, #116]	; (6e4c <z_sched_wake+0x98>)
    6dd6:	491e      	ldr	r1, [pc, #120]	; (6e50 <z_sched_wake+0x9c>)
    6dd8:	481e      	ldr	r0, [pc, #120]	; (6e54 <z_sched_wake+0xa0>)
    6dda:	2381      	movs	r3, #129	; 0x81
    6ddc:	f001 fe9d 	bl	8b1a <printk>
    6de0:	4919      	ldr	r1, [pc, #100]	; (6e48 <z_sched_wake+0x94>)
    6de2:	481d      	ldr	r0, [pc, #116]	; (6e58 <z_sched_wake+0xa4>)
    6de4:	f001 fe99 	bl	8b1a <printk>
    6de8:	4818      	ldr	r0, [pc, #96]	; (6e4c <z_sched_wake+0x98>)
    6dea:	2181      	movs	r1, #129	; 0x81
    6dec:	f001 fca6 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    6df0:	4815      	ldr	r0, [pc, #84]	; (6e48 <z_sched_wake+0x94>)
    6df2:	f000 fa91 	bl	7318 <z_spin_lock_set_owner>
	struct k_thread *thread;
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);
    6df6:	4620      	mov	r0, r4
    6df8:	f002 fa22 	bl	9240 <z_priq_dumb_best>

		if (thread != NULL) {
    6dfc:	4604      	mov	r4, r0
    6dfe:	b158      	cbz	r0, 6e18 <z_sched_wake+0x64>
    6e00:	67c6      	str	r6, [r0, #124]	; 0x7c
	thread->base.swap_data = data;
    6e02:	6145      	str	r5, [r0, #20]
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
    6e04:	f7fe ffb0 	bl	5d68 <unpend_thread_no_timeout>
    6e08:	f104 0018 	add.w	r0, r4, #24
    6e0c:	f000 fbb0 	bl	7570 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
    6e10:	4620      	mov	r0, r4
    6e12:	f7ff f91d 	bl	6050 <ready_thread>
			ret = true;
    6e16:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e18:	480b      	ldr	r0, [pc, #44]	; (6e48 <z_sched_wake+0x94>)
    6e1a:	f000 fa6d 	bl	72f8 <z_spin_unlock_valid>
    6e1e:	b968      	cbnz	r0, 6e3c <z_sched_wake+0x88>
    6e20:	4a0a      	ldr	r2, [pc, #40]	; (6e4c <z_sched_wake+0x98>)
    6e22:	490e      	ldr	r1, [pc, #56]	; (6e5c <z_sched_wake+0xa8>)
    6e24:	480b      	ldr	r0, [pc, #44]	; (6e54 <z_sched_wake+0xa0>)
    6e26:	23ac      	movs	r3, #172	; 0xac
    6e28:	f001 fe77 	bl	8b1a <printk>
    6e2c:	4906      	ldr	r1, [pc, #24]	; (6e48 <z_sched_wake+0x94>)
    6e2e:	480c      	ldr	r0, [pc, #48]	; (6e60 <z_sched_wake+0xac>)
    6e30:	f001 fe73 	bl	8b1a <printk>
    6e34:	4805      	ldr	r0, [pc, #20]	; (6e4c <z_sched_wake+0x98>)
    6e36:	21ac      	movs	r1, #172	; 0xac
    6e38:	f001 fc80 	bl	873c <assert_post_action>
	__asm__ volatile(
    6e3c:	f387 8811 	msr	BASEPRI, r7
    6e40:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    6e44:	4620      	mov	r0, r4
    6e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6e48:	20000c38 	.word	0x20000c38
    6e4c:	00009d74 	.word	0x00009d74
    6e50:	00009dc6 	.word	0x00009dc6
    6e54:	00009ab1 	.word	0x00009ab1
    6e58:	00009ddb 	.word	0x00009ddb
    6e5c:	00009d9a 	.word	0x00009d9a
    6e60:	00009db1 	.word	0x00009db1

00006e64 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    6e64:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    6e66:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    6e6a:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    6e6c:	e9cd 6700 	strd	r6, r7, [sp]
    6e70:	f7ff faf2 	bl	6458 <z_pend_curr>

	if (data != NULL) {
    6e74:	b11c      	cbz	r4, 6e7e <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    6e76:	4b03      	ldr	r3, [pc, #12]	; (6e84 <z_sched_wait+0x20>)
    6e78:	689b      	ldr	r3, [r3, #8]
    6e7a:	695b      	ldr	r3, [r3, #20]
    6e7c:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    6e7e:	b002      	add	sp, #8
    6e80:	bdd0      	pop	{r4, r6, r7, pc}
    6e82:	bf00      	nop
    6e84:	20000c04 	.word	0x20000c04

00006e88 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    6e88:	b538      	push	{r3, r4, r5, lr}
    6e8a:	4604      	mov	r4, r0
	__asm__ volatile(
    6e8c:	f04f 0320 	mov.w	r3, #32
    6e90:	f3ef 8511 	mrs	r5, BASEPRI
    6e94:	f383 8812 	msr	BASEPRI_MAX, r3
    6e98:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e9c:	4817      	ldr	r0, [pc, #92]	; (6efc <z_impl_k_sem_give+0x74>)
    6e9e:	f000 fa1d 	bl	72dc <z_spin_lock_valid>
    6ea2:	b968      	cbnz	r0, 6ec0 <z_impl_k_sem_give+0x38>
    6ea4:	4a16      	ldr	r2, [pc, #88]	; (6f00 <z_impl_k_sem_give+0x78>)
    6ea6:	4917      	ldr	r1, [pc, #92]	; (6f04 <z_impl_k_sem_give+0x7c>)
    6ea8:	4817      	ldr	r0, [pc, #92]	; (6f08 <z_impl_k_sem_give+0x80>)
    6eaa:	2381      	movs	r3, #129	; 0x81
    6eac:	f001 fe35 	bl	8b1a <printk>
    6eb0:	4912      	ldr	r1, [pc, #72]	; (6efc <z_impl_k_sem_give+0x74>)
    6eb2:	4816      	ldr	r0, [pc, #88]	; (6f0c <z_impl_k_sem_give+0x84>)
    6eb4:	f001 fe31 	bl	8b1a <printk>
    6eb8:	4811      	ldr	r0, [pc, #68]	; (6f00 <z_impl_k_sem_give+0x78>)
    6eba:	2181      	movs	r1, #129	; 0x81
    6ebc:	f001 fc3e 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    6ec0:	480e      	ldr	r0, [pc, #56]	; (6efc <z_impl_k_sem_give+0x74>)
    6ec2:	f000 fa29 	bl	7318 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    6ec6:	4620      	mov	r0, r4
    6ec8:	f7ff fcc4 	bl	6854 <z_unpend_first_thread>

	if (thread != NULL) {
    6ecc:	b148      	cbz	r0, 6ee2 <z_impl_k_sem_give+0x5a>
    6ece:	2200      	movs	r2, #0
    6ed0:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    6ed2:	f7ff f90f 	bl	60f4 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    6ed6:	4629      	mov	r1, r5
    6ed8:	4808      	ldr	r0, [pc, #32]	; (6efc <z_impl_k_sem_give+0x74>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    6eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    6ede:	f7fe be69 	b.w	5bb4 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    6ee2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    6ee6:	429a      	cmp	r2, r3
    6ee8:	bf18      	it	ne
    6eea:	3301      	addne	r3, #1
    6eec:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    6eee:	2102      	movs	r1, #2
    6ef0:	f104 0010 	add.w	r0, r4, #16
    6ef4:	f002 f95c 	bl	91b0 <z_handle_obj_poll_events>
}
    6ef8:	e7ed      	b.n	6ed6 <z_impl_k_sem_give+0x4e>
    6efa:	bf00      	nop
    6efc:	20000c44 	.word	0x20000c44
    6f00:	00009d74 	.word	0x00009d74
    6f04:	00009dc6 	.word	0x00009dc6
    6f08:	00009ab1 	.word	0x00009ab1
    6f0c:	00009ddb 	.word	0x00009ddb

00006f10 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    6f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f12:	4604      	mov	r4, r0
    6f14:	4616      	mov	r6, r2
    6f16:	461f      	mov	r7, r3
    6f18:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    6f1c:	b17b      	cbz	r3, 6f3e <z_impl_k_sem_take+0x2e>
    6f1e:	ea56 0307 	orrs.w	r3, r6, r7
    6f22:	d00c      	beq.n	6f3e <z_impl_k_sem_take+0x2e>
    6f24:	4935      	ldr	r1, [pc, #212]	; (6ffc <z_impl_k_sem_take+0xec>)
    6f26:	4a36      	ldr	r2, [pc, #216]	; (7000 <z_impl_k_sem_take+0xf0>)
    6f28:	4836      	ldr	r0, [pc, #216]	; (7004 <z_impl_k_sem_take+0xf4>)
    6f2a:	2379      	movs	r3, #121	; 0x79
    6f2c:	f001 fdf5 	bl	8b1a <printk>
    6f30:	4835      	ldr	r0, [pc, #212]	; (7008 <z_impl_k_sem_take+0xf8>)
    6f32:	f001 fdf2 	bl	8b1a <printk>
    6f36:	4832      	ldr	r0, [pc, #200]	; (7000 <z_impl_k_sem_take+0xf0>)
    6f38:	2179      	movs	r1, #121	; 0x79
    6f3a:	f001 fbff 	bl	873c <assert_post_action>
    6f3e:	f04f 0320 	mov.w	r3, #32
    6f42:	f3ef 8511 	mrs	r5, BASEPRI
    6f46:	f383 8812 	msr	BASEPRI_MAX, r3
    6f4a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f4e:	482f      	ldr	r0, [pc, #188]	; (700c <z_impl_k_sem_take+0xfc>)
    6f50:	f000 f9c4 	bl	72dc <z_spin_lock_valid>
    6f54:	b968      	cbnz	r0, 6f72 <z_impl_k_sem_take+0x62>
    6f56:	4a2e      	ldr	r2, [pc, #184]	; (7010 <z_impl_k_sem_take+0x100>)
    6f58:	492e      	ldr	r1, [pc, #184]	; (7014 <z_impl_k_sem_take+0x104>)
    6f5a:	482a      	ldr	r0, [pc, #168]	; (7004 <z_impl_k_sem_take+0xf4>)
    6f5c:	2381      	movs	r3, #129	; 0x81
    6f5e:	f001 fddc 	bl	8b1a <printk>
    6f62:	492a      	ldr	r1, [pc, #168]	; (700c <z_impl_k_sem_take+0xfc>)
    6f64:	482c      	ldr	r0, [pc, #176]	; (7018 <z_impl_k_sem_take+0x108>)
    6f66:	f001 fdd8 	bl	8b1a <printk>
    6f6a:	4829      	ldr	r0, [pc, #164]	; (7010 <z_impl_k_sem_take+0x100>)
    6f6c:	2181      	movs	r1, #129	; 0x81
    6f6e:	f001 fbe5 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    6f72:	4826      	ldr	r0, [pc, #152]	; (700c <z_impl_k_sem_take+0xfc>)
    6f74:	f000 f9d0 	bl	7318 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    6f78:	68a3      	ldr	r3, [r4, #8]
    6f7a:	b1d3      	cbz	r3, 6fb2 <z_impl_k_sem_take+0xa2>
		sem->count--;
    6f7c:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6f7e:	4823      	ldr	r0, [pc, #140]	; (700c <z_impl_k_sem_take+0xfc>)
    6f80:	60a3      	str	r3, [r4, #8]
    6f82:	f000 f9b9 	bl	72f8 <z_spin_unlock_valid>
    6f86:	b968      	cbnz	r0, 6fa4 <z_impl_k_sem_take+0x94>
    6f88:	4a21      	ldr	r2, [pc, #132]	; (7010 <z_impl_k_sem_take+0x100>)
    6f8a:	4924      	ldr	r1, [pc, #144]	; (701c <z_impl_k_sem_take+0x10c>)
    6f8c:	481d      	ldr	r0, [pc, #116]	; (7004 <z_impl_k_sem_take+0xf4>)
    6f8e:	23ac      	movs	r3, #172	; 0xac
    6f90:	f001 fdc3 	bl	8b1a <printk>
    6f94:	491d      	ldr	r1, [pc, #116]	; (700c <z_impl_k_sem_take+0xfc>)
    6f96:	4822      	ldr	r0, [pc, #136]	; (7020 <z_impl_k_sem_take+0x110>)
    6f98:	f001 fdbf 	bl	8b1a <printk>
    6f9c:	481c      	ldr	r0, [pc, #112]	; (7010 <z_impl_k_sem_take+0x100>)
    6f9e:	21ac      	movs	r1, #172	; 0xac
    6fa0:	f001 fbcc 	bl	873c <assert_post_action>
	__asm__ volatile(
    6fa4:	f385 8811 	msr	BASEPRI, r5
    6fa8:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    6fac:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    6fae:	b003      	add	sp, #12
    6fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6fb2:	ea56 0307 	orrs.w	r3, r6, r7
    6fb6:	d118      	bne.n	6fea <z_impl_k_sem_take+0xda>
    6fb8:	4814      	ldr	r0, [pc, #80]	; (700c <z_impl_k_sem_take+0xfc>)
    6fba:	f000 f99d 	bl	72f8 <z_spin_unlock_valid>
    6fbe:	b968      	cbnz	r0, 6fdc <z_impl_k_sem_take+0xcc>
    6fc0:	4a13      	ldr	r2, [pc, #76]	; (7010 <z_impl_k_sem_take+0x100>)
    6fc2:	4916      	ldr	r1, [pc, #88]	; (701c <z_impl_k_sem_take+0x10c>)
    6fc4:	480f      	ldr	r0, [pc, #60]	; (7004 <z_impl_k_sem_take+0xf4>)
    6fc6:	23ac      	movs	r3, #172	; 0xac
    6fc8:	f001 fda7 	bl	8b1a <printk>
    6fcc:	490f      	ldr	r1, [pc, #60]	; (700c <z_impl_k_sem_take+0xfc>)
    6fce:	4814      	ldr	r0, [pc, #80]	; (7020 <z_impl_k_sem_take+0x110>)
    6fd0:	f001 fda3 	bl	8b1a <printk>
    6fd4:	480e      	ldr	r0, [pc, #56]	; (7010 <z_impl_k_sem_take+0x100>)
    6fd6:	21ac      	movs	r1, #172	; 0xac
    6fd8:	f001 fbb0 	bl	873c <assert_post_action>
    6fdc:	f385 8811 	msr	BASEPRI, r5
    6fe0:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    6fe4:	f06f 000f 	mvn.w	r0, #15
    6fe8:	e7e1      	b.n	6fae <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    6fea:	e9cd 6700 	strd	r6, r7, [sp]
    6fee:	4622      	mov	r2, r4
    6ff0:	4629      	mov	r1, r5
    6ff2:	4806      	ldr	r0, [pc, #24]	; (700c <z_impl_k_sem_take+0xfc>)
    6ff4:	f7ff fa30 	bl	6458 <z_pend_curr>
	return ret;
    6ff8:	e7d9      	b.n	6fae <z_impl_k_sem_take+0x9e>
    6ffa:	bf00      	nop
    6ffc:	0000aa18 	.word	0x0000aa18
    7000:	0000a9f8 	.word	0x0000a9f8
    7004:	00009ab1 	.word	0x00009ab1
    7008:	0000a780 	.word	0x0000a780
    700c:	20000c44 	.word	0x20000c44
    7010:	00009d74 	.word	0x00009d74
    7014:	00009dc6 	.word	0x00009dc6
    7018:	00009ddb 	.word	0x00009ddb
    701c:	00009d9a 	.word	0x00009d9a
    7020:	00009db1 	.word	0x00009db1

00007024 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    7024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    7026:	4b09      	ldr	r3, [pc, #36]	; (704c <k_sys_work_q_init+0x28>)
    7028:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    702a:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    702c:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    702e:	9300      	str	r3, [sp, #0]
    7030:	4907      	ldr	r1, [pc, #28]	; (7050 <k_sys_work_q_init+0x2c>)
    7032:	4808      	ldr	r0, [pc, #32]	; (7054 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    7034:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    7038:	f04f 33ff 	mov.w	r3, #4294967295
    703c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    7040:	f000 ff88 	bl	7f54 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    7044:	4620      	mov	r0, r4
    7046:	b004      	add	sp, #16
    7048:	bd10      	pop	{r4, pc}
    704a:	bf00      	nop
    704c:	0000aa65 	.word	0x0000aa65
    7050:	20002840 	.word	0x20002840
    7054:	20000510 	.word	0x20000510

00007058 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    7058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    705c:	b085      	sub	sp, #20
    705e:	4604      	mov	r4, r0
    7060:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    7064:	f1b8 0f0f 	cmp.w	r8, #15
{
    7068:	460f      	mov	r7, r1
    706a:	4615      	mov	r5, r2
    706c:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    706e:	d132      	bne.n	70d6 <z_setup_new_thread+0x7e>
    7070:	4b25      	ldr	r3, [pc, #148]	; (7108 <z_setup_new_thread+0xb0>)
    7072:	4599      	cmp	r9, r3
    7074:	d133      	bne.n	70de <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    7076:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    707a:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    707e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7080:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7082:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    7084:	2304      	movs	r3, #4
    7086:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7088:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    708c:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    7090:	e9c4 351a 	strd	r3, r5, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7094:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    7096:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    709a:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    709c:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    70a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    70a2:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    70a4:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    70a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    70a8:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    70aa:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    70ac:	464b      	mov	r3, r9
	node->prev = NULL;
    70ae:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    70b2:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    70b4:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    70b6:	6726      	str	r6, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    70b8:	4642      	mov	r2, r8
    70ba:	4639      	mov	r1, r7
    70bc:	4620      	mov	r0, r4
    70be:	f7fa fe9f 	bl	1e00 <arch_new_thread>
	if (!_current) {
    70c2:	4b12      	ldr	r3, [pc, #72]	; (710c <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    70c4:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    70c6:	689b      	ldr	r3, [r3, #8]
    70c8:	b103      	cbz	r3, 70cc <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    70ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    70cc:	6763      	str	r3, [r4, #116]	; 0x74
}
    70ce:	4640      	mov	r0, r8
    70d0:	b005      	add	sp, #20
    70d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    70d6:	f108 0310 	add.w	r3, r8, #16
    70da:	2b1e      	cmp	r3, #30
    70dc:	d9cb      	bls.n	7076 <z_setup_new_thread+0x1e>
    70de:	4a0c      	ldr	r2, [pc, #48]	; (7110 <z_setup_new_thread+0xb8>)
    70e0:	490c      	ldr	r1, [pc, #48]	; (7114 <z_setup_new_thread+0xbc>)
    70e2:	480d      	ldr	r0, [pc, #52]	; (7118 <z_setup_new_thread+0xc0>)
    70e4:	f240 13ff 	movw	r3, #511	; 0x1ff
    70e8:	f001 fd17 	bl	8b1a <printk>
    70ec:	4641      	mov	r1, r8
    70ee:	480b      	ldr	r0, [pc, #44]	; (711c <z_setup_new_thread+0xc4>)
    70f0:	f06f 030f 	mvn.w	r3, #15
    70f4:	220e      	movs	r2, #14
    70f6:	f001 fd10 	bl	8b1a <printk>
    70fa:	4805      	ldr	r0, [pc, #20]	; (7110 <z_setup_new_thread+0xb8>)
    70fc:	f240 11ff 	movw	r1, #511	; 0x1ff
    7100:	f001 fb1c 	bl	873c <assert_post_action>
    7104:	e7b7      	b.n	7076 <z_setup_new_thread+0x1e>
    7106:	bf00      	nop
    7108:	00004ef9 	.word	0x00004ef9
    710c:	20000c04 	.word	0x20000c04
    7110:	0000aa6e 	.word	0x0000aa6e
    7114:	0000aa91 	.word	0x0000aa91
    7118:	00009ab1 	.word	0x00009ab1
    711c:	0000ab11 	.word	0x0000ab11

00007120 <z_impl_k_thread_create>:
{
    7120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7124:	b087      	sub	sp, #28
    7126:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    712a:	4604      	mov	r4, r0
    712c:	460d      	mov	r5, r1
    712e:	4690      	mov	r8, r2
    7130:	4699      	mov	r9, r3
    7132:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    7136:	b173      	cbz	r3, 7156 <z_impl_k_thread_create+0x36>
    7138:	491b      	ldr	r1, [pc, #108]	; (71a8 <z_impl_k_thread_create+0x88>)
    713a:	4a1c      	ldr	r2, [pc, #112]	; (71ac <z_impl_k_thread_create+0x8c>)
    713c:	481c      	ldr	r0, [pc, #112]	; (71b0 <z_impl_k_thread_create+0x90>)
    713e:	f44f 731a 	mov.w	r3, #616	; 0x268
    7142:	f001 fcea 	bl	8b1a <printk>
    7146:	481b      	ldr	r0, [pc, #108]	; (71b4 <z_impl_k_thread_create+0x94>)
    7148:	f001 fce7 	bl	8b1a <printk>
    714c:	4817      	ldr	r0, [pc, #92]	; (71ac <z_impl_k_thread_create+0x8c>)
    714e:	f44f 711a 	mov.w	r1, #616	; 0x268
    7152:	f001 faf3 	bl	873c <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7156:	2300      	movs	r3, #0
    7158:	9305      	str	r3, [sp, #20]
    715a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    715c:	9304      	str	r3, [sp, #16]
    715e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7160:	9303      	str	r3, [sp, #12]
    7162:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7164:	9302      	str	r3, [sp, #8]
    7166:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7168:	9301      	str	r3, [sp, #4]
    716a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    716c:	9300      	str	r3, [sp, #0]
    716e:	4642      	mov	r2, r8
    7170:	464b      	mov	r3, r9
    7172:	4629      	mov	r1, r5
    7174:	4620      	mov	r0, r4
    7176:	f7ff ff6f 	bl	7058 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    717a:	1c7b      	adds	r3, r7, #1
    717c:	bf08      	it	eq
    717e:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    7182:	d005      	beq.n	7190 <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7184:	ea56 0307 	orrs.w	r3, r6, r7
    7188:	d106      	bne.n	7198 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    718a:	4620      	mov	r0, r4
    718c:	f7fe fffa 	bl	6184 <z_sched_start>
}
    7190:	4620      	mov	r0, r4
    7192:	b007      	add	sp, #28
    7194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7198:	4907      	ldr	r1, [pc, #28]	; (71b8 <z_impl_k_thread_create+0x98>)
    719a:	4632      	mov	r2, r6
    719c:	463b      	mov	r3, r7
    719e:	f104 0018 	add.w	r0, r4, #24
    71a2:	f000 f911 	bl	73c8 <z_add_timeout>
    71a6:	e7f3      	b.n	7190 <z_impl_k_thread_create+0x70>
    71a8:	0000a707 	.word	0x0000a707
    71ac:	0000aa6e 	.word	0x0000aa6e
    71b0:	00009ab1 	.word	0x00009ab1
    71b4:	0000ab42 	.word	0x0000ab42
    71b8:	0000622d 	.word	0x0000622d

000071bc <z_init_static_threads>:
{
    71bc:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    71c0:	4f3f      	ldr	r7, [pc, #252]	; (72c0 <z_init_static_threads+0x104>)
    71c2:	4d40      	ldr	r5, [pc, #256]	; (72c4 <z_init_static_threads+0x108>)
    71c4:	f8df 810c 	ldr.w	r8, [pc, #268]	; 72d4 <z_init_static_threads+0x118>
{
    71c8:	b086      	sub	sp, #24
    71ca:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    71cc:	42bd      	cmp	r5, r7
    71ce:	d90e      	bls.n	71ee <z_init_static_threads+0x32>
    71d0:	493d      	ldr	r1, [pc, #244]	; (72c8 <z_init_static_threads+0x10c>)
    71d2:	483e      	ldr	r0, [pc, #248]	; (72cc <z_init_static_threads+0x110>)
    71d4:	f240 23cf 	movw	r3, #719	; 0x2cf
    71d8:	4642      	mov	r2, r8
    71da:	f001 fc9e 	bl	8b1a <printk>
    71de:	483c      	ldr	r0, [pc, #240]	; (72d0 <z_init_static_threads+0x114>)
    71e0:	f001 fc9b 	bl	8b1a <printk>
    71e4:	f240 21cf 	movw	r1, #719	; 0x2cf
    71e8:	4640      	mov	r0, r8
    71ea:	f001 faa7 	bl	873c <assert_post_action>
    71ee:	42b5      	cmp	r5, r6
    71f0:	f105 0430 	add.w	r4, r5, #48	; 0x30
    71f4:	d31f      	bcc.n	7236 <z_init_static_threads+0x7a>
	k_sched_lock();
    71f6:	f7fe fd21 	bl	5c3c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    71fa:	4c32      	ldr	r4, [pc, #200]	; (72c4 <z_init_static_threads+0x108>)
    71fc:	4d35      	ldr	r5, [pc, #212]	; (72d4 <z_init_static_threads+0x118>)
    71fe:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 72c8 <z_init_static_threads+0x10c>
    7202:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 72cc <z_init_static_threads+0x110>
    7206:	42b4      	cmp	r4, r6
    7208:	d90e      	bls.n	7228 <z_init_static_threads+0x6c>
    720a:	4641      	mov	r1, r8
    720c:	f240 23ee 	movw	r3, #750	; 0x2ee
    7210:	462a      	mov	r2, r5
    7212:	4648      	mov	r0, r9
    7214:	f001 fc81 	bl	8b1a <printk>
    7218:	482d      	ldr	r0, [pc, #180]	; (72d0 <z_init_static_threads+0x114>)
    721a:	f001 fc7e 	bl	8b1a <printk>
    721e:	f240 21ee 	movw	r1, #750	; 0x2ee
    7222:	4628      	mov	r0, r5
    7224:	f001 fa8a 	bl	873c <assert_post_action>
    7228:	42b4      	cmp	r4, r6
    722a:	d321      	bcc.n	7270 <z_init_static_threads+0xb4>
}
    722c:	b006      	add	sp, #24
    722e:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    7232:	f7ff ba47 	b.w	66c4 <k_sched_unlock>
		z_setup_new_thread(
    7236:	f854 3c04 	ldr.w	r3, [r4, #-4]
    723a:	9305      	str	r3, [sp, #20]
    723c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7240:	9304      	str	r3, [sp, #16]
    7242:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7246:	9303      	str	r3, [sp, #12]
    7248:	f854 3c18 	ldr.w	r3, [r4, #-24]
    724c:	9302      	str	r3, [sp, #8]
    724e:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7252:	9301      	str	r3, [sp, #4]
    7254:	f854 3c20 	ldr.w	r3, [r4, #-32]
    7258:	9300      	str	r3, [sp, #0]
    725a:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    725e:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7262:	f7ff fef9 	bl	7058 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7266:	f854 3c30 	ldr.w	r3, [r4, #-48]
    726a:	655d      	str	r5, [r3, #84]	; 0x54
    726c:	4625      	mov	r5, r4
    726e:	e7ad      	b.n	71cc <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7270:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7272:	1c4b      	adds	r3, r1, #1
    7274:	d014      	beq.n	72a0 <z_init_static_threads+0xe4>
    7276:	f240 32e7 	movw	r2, #999	; 0x3e7
    727a:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    727c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7280:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7284:	4693      	mov	fp, r2
    7286:	469c      	mov	ip, r3
    7288:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    728c:	459c      	cmp	ip, r3
    728e:	bf08      	it	eq
    7290:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7292:	6827      	ldr	r7, [r4, #0]
    7294:	4658      	mov	r0, fp
    7296:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7298:	d104      	bne.n	72a4 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    729a:	4638      	mov	r0, r7
    729c:	f7fe ff72 	bl	6184 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    72a0:	3430      	adds	r4, #48	; 0x30
    72a2:	e7b0      	b.n	7206 <z_init_static_threads+0x4a>
    72a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    72a8:	2300      	movs	r3, #0
    72aa:	f7f8 ff29 	bl	100 <__aeabi_uldivmod>
    72ae:	4602      	mov	r2, r0
    72b0:	460b      	mov	r3, r1
    72b2:	f107 0018 	add.w	r0, r7, #24
    72b6:	4908      	ldr	r1, [pc, #32]	; (72d8 <z_init_static_threads+0x11c>)
    72b8:	f000 f886 	bl	73c8 <z_add_timeout>
    72bc:	e7f0      	b.n	72a0 <z_init_static_threads+0xe4>
    72be:	bf00      	nop
    72c0:	20000208 	.word	0x20000208
    72c4:	20000208 	.word	0x20000208
    72c8:	0000ab67 	.word	0x0000ab67
    72cc:	00009ab1 	.word	0x00009ab1
    72d0:	0000a6c6 	.word	0x0000a6c6
    72d4:	0000aa6e 	.word	0x0000aa6e
    72d8:	0000622d 	.word	0x0000622d

000072dc <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    72dc:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    72de:	b138      	cbz	r0, 72f0 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    72e0:	4b04      	ldr	r3, [pc, #16]	; (72f4 <z_spin_lock_valid+0x18>)
    72e2:	7d1b      	ldrb	r3, [r3, #20]
    72e4:	f000 0003 	and.w	r0, r0, #3
    72e8:	1ac0      	subs	r0, r0, r3
    72ea:	bf18      	it	ne
    72ec:	2001      	movne	r0, #1
    72ee:	4770      	bx	lr
			return false;
		}
	}
	return true;
    72f0:	2001      	movs	r0, #1
}
    72f2:	4770      	bx	lr
    72f4:	20000c04 	.word	0x20000c04

000072f8 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    72f8:	4906      	ldr	r1, [pc, #24]	; (7314 <z_spin_unlock_valid+0x1c>)
{
    72fa:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    72fc:	688a      	ldr	r2, [r1, #8]
    72fe:	7d08      	ldrb	r0, [r1, #20]
    7300:	6819      	ldr	r1, [r3, #0]
    7302:	4302      	orrs	r2, r0
    7304:	4291      	cmp	r1, r2
    7306:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    730a:	bf04      	itt	eq
    730c:	6018      	streq	r0, [r3, #0]
	return true;
    730e:	2001      	moveq	r0, #1
}
    7310:	4770      	bx	lr
    7312:	bf00      	nop
    7314:	20000c04 	.word	0x20000c04

00007318 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    7318:	4a02      	ldr	r2, [pc, #8]	; (7324 <z_spin_lock_set_owner+0xc>)
    731a:	7d11      	ldrb	r1, [r2, #20]
    731c:	6893      	ldr	r3, [r2, #8]
    731e:	430b      	orrs	r3, r1
    7320:	6003      	str	r3, [r0, #0]
}
    7322:	4770      	bx	lr
    7324:	20000c04 	.word	0x20000c04

00007328 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7328:	4b03      	ldr	r3, [pc, #12]	; (7338 <elapsed+0x10>)
    732a:	681b      	ldr	r3, [r3, #0]
    732c:	b90b      	cbnz	r3, 7332 <elapsed+0xa>
    732e:	f7fc bc65 	b.w	3bfc <sys_clock_elapsed>
}
    7332:	2000      	movs	r0, #0
    7334:	4770      	bx	lr
    7336:	bf00      	nop
    7338:	20000c48 	.word	0x20000c48

0000733c <next_timeout>:

static int32_t next_timeout(void)
{
    733c:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    733e:	4b13      	ldr	r3, [pc, #76]	; (738c <next_timeout+0x50>)
    7340:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7342:	429c      	cmp	r4, r3
    7344:	bf08      	it	eq
    7346:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7348:	f7ff ffee 	bl	7328 <elapsed>
    734c:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    734e:	b1bc      	cbz	r4, 7380 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7350:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    7354:	1b40      	subs	r0, r0, r5
    7356:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    735a:	2801      	cmp	r0, #1
    735c:	f171 0300 	sbcs.w	r3, r1, #0
    7360:	db11      	blt.n	7386 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7362:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    7366:	2300      	movs	r3, #0
    7368:	4282      	cmp	r2, r0
    736a:	eb73 0401 	sbcs.w	r4, r3, r1
    736e:	da00      	bge.n	7372 <next_timeout+0x36>
    7370:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7372:	4b07      	ldr	r3, [pc, #28]	; (7390 <next_timeout+0x54>)
    7374:	691b      	ldr	r3, [r3, #16]
    7376:	b113      	cbz	r3, 737e <next_timeout+0x42>
    7378:	4298      	cmp	r0, r3
    737a:	bfa8      	it	ge
    737c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    737e:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    7380:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7384:	e7f5      	b.n	7372 <next_timeout+0x36>
    7386:	2000      	movs	r0, #0
    7388:	e7f3      	b.n	7372 <next_timeout+0x36>
    738a:	bf00      	nop
    738c:	20000184 	.word	0x20000184
    7390:	20000c04 	.word	0x20000c04

00007394 <remove_timeout>:
{
    7394:	b530      	push	{r4, r5, lr}
    7396:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7398:	b168      	cbz	r0, 73b6 <remove_timeout+0x22>
    739a:	4a0a      	ldr	r2, [pc, #40]	; (73c4 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    739c:	6852      	ldr	r2, [r2, #4]
    739e:	4290      	cmp	r0, r2
    73a0:	d009      	beq.n	73b6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    73a2:	b143      	cbz	r3, 73b6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    73a4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    73a8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    73ac:	1912      	adds	r2, r2, r4
    73ae:	eb45 0101 	adc.w	r1, r5, r1
    73b2:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    73b6:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    73b8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    73ba:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    73bc:	2300      	movs	r3, #0
	node->prev = NULL;
    73be:	e9c0 3300 	strd	r3, r3, [r0]
}
    73c2:	bd30      	pop	{r4, r5, pc}
    73c4:	20000184 	.word	0x20000184

000073c8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    73c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    73cc:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    73ce:	1c6b      	adds	r3, r5, #1
    73d0:	bf08      	it	eq
    73d2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    73d6:	4682      	mov	sl, r0
    73d8:	468b      	mov	fp, r1
    73da:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    73dc:	f000 80aa 	beq.w	7534 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    73e0:	6803      	ldr	r3, [r0, #0]
    73e2:	b163      	cbz	r3, 73fe <z_add_timeout+0x36>
    73e4:	4955      	ldr	r1, [pc, #340]	; (753c <z_add_timeout+0x174>)
    73e6:	4a56      	ldr	r2, [pc, #344]	; (7540 <z_add_timeout+0x178>)
    73e8:	4856      	ldr	r0, [pc, #344]	; (7544 <z_add_timeout+0x17c>)
    73ea:	235d      	movs	r3, #93	; 0x5d
    73ec:	f001 fb95 	bl	8b1a <printk>
    73f0:	4855      	ldr	r0, [pc, #340]	; (7548 <z_add_timeout+0x180>)
    73f2:	f001 fb92 	bl	8b1a <printk>
    73f6:	4852      	ldr	r0, [pc, #328]	; (7540 <z_add_timeout+0x178>)
    73f8:	215d      	movs	r1, #93	; 0x5d
    73fa:	f001 f99f 	bl	873c <assert_post_action>
	to->fn = fn;
    73fe:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    7402:	f04f 0320 	mov.w	r3, #32
    7406:	f3ef 8b11 	mrs	fp, BASEPRI
    740a:	f383 8812 	msr	BASEPRI_MAX, r3
    740e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7412:	484e      	ldr	r0, [pc, #312]	; (754c <z_add_timeout+0x184>)
    7414:	f7ff ff62 	bl	72dc <z_spin_lock_valid>
    7418:	b968      	cbnz	r0, 7436 <z_add_timeout+0x6e>
    741a:	4a4d      	ldr	r2, [pc, #308]	; (7550 <z_add_timeout+0x188>)
    741c:	494d      	ldr	r1, [pc, #308]	; (7554 <z_add_timeout+0x18c>)
    741e:	4849      	ldr	r0, [pc, #292]	; (7544 <z_add_timeout+0x17c>)
    7420:	2381      	movs	r3, #129	; 0x81
    7422:	f001 fb7a 	bl	8b1a <printk>
    7426:	4949      	ldr	r1, [pc, #292]	; (754c <z_add_timeout+0x184>)
    7428:	484b      	ldr	r0, [pc, #300]	; (7558 <z_add_timeout+0x190>)
    742a:	f001 fb76 	bl	8b1a <printk>
    742e:	4848      	ldr	r0, [pc, #288]	; (7550 <z_add_timeout+0x188>)
    7430:	2181      	movs	r1, #129	; 0x81
    7432:	f001 f983 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7436:	4845      	ldr	r0, [pc, #276]	; (754c <z_add_timeout+0x184>)
    7438:	f7ff ff6e 	bl	7318 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    743c:	f06f 0301 	mvn.w	r3, #1
    7440:	ebb3 0804 	subs.w	r8, r3, r4
    7444:	f04f 32ff 	mov.w	r2, #4294967295
    7448:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    744c:	f1b8 0f00 	cmp.w	r8, #0
    7450:	f179 0100 	sbcs.w	r1, r9, #0
    7454:	db1c      	blt.n	7490 <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    7456:	4841      	ldr	r0, [pc, #260]	; (755c <z_add_timeout+0x194>)
    7458:	e9d0 1000 	ldrd	r1, r0, [r0]
    745c:	1a5b      	subs	r3, r3, r1
    745e:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    7462:	1b1e      	subs	r6, r3, r4
    7464:	eb62 0705 	sbc.w	r7, r2, r5
    7468:	2e01      	cmp	r6, #1
    746a:	f177 0300 	sbcs.w	r3, r7, #0
    746e:	bfbc      	itt	lt
    7470:	2601      	movlt	r6, #1
    7472:	2700      	movlt	r7, #0
    7474:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    7478:	4a39      	ldr	r2, [pc, #228]	; (7560 <z_add_timeout+0x198>)
    747a:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    747e:	4293      	cmp	r3, r2
    7480:	d11d      	bne.n	74be <z_add_timeout+0xf6>
	node->prev = tail;
    7482:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    7486:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    748a:	f8c2 a004 	str.w	sl, [r2, #4]
}
    748e:	e02c      	b.n	74ea <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    7490:	f7ff ff4a 	bl	7328 <elapsed>
    7494:	1c63      	adds	r3, r4, #1
    7496:	9300      	str	r3, [sp, #0]
    7498:	f145 0300 	adc.w	r3, r5, #0
    749c:	9301      	str	r3, [sp, #4]
    749e:	e9dd 2300 	ldrd	r2, r3, [sp]
    74a2:	1812      	adds	r2, r2, r0
    74a4:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    74a8:	e9ca 2304 	strd	r2, r3, [sl, #16]
    74ac:	e7e4      	b.n	7478 <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    74ae:	1be0      	subs	r0, r4, r7
    74b0:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    74b4:	42b3      	cmp	r3, r6
    74b6:	e9ca 0104 	strd	r0, r1, [sl, #16]
    74ba:	d0e2      	beq.n	7482 <z_add_timeout+0xba>
    74bc:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    74be:	2b00      	cmp	r3, #0
    74c0:	d0df      	beq.n	7482 <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    74c2:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    74c6:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    74ca:	42bc      	cmp	r4, r7
    74cc:	eb75 0108 	sbcs.w	r1, r5, r8
    74d0:	daed      	bge.n	74ae <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    74d2:	1b38      	subs	r0, r7, r4
    74d4:	eb68 0105 	sbc.w	r1, r8, r5
    74d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    74dc:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    74de:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    74e2:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    74e6:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    74ea:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    74ec:	4293      	cmp	r3, r2
    74ee:	d00b      	beq.n	7508 <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    74f0:	459a      	cmp	sl, r3
    74f2:	d109      	bne.n	7508 <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    74f4:	f7ff ff22 	bl	733c <next_timeout>

			if (next_time == 0 ||
    74f8:	b118      	cbz	r0, 7502 <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    74fa:	4b1a      	ldr	r3, [pc, #104]	; (7564 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    74fc:	691b      	ldr	r3, [r3, #16]
    74fe:	4283      	cmp	r3, r0
    7500:	d002      	beq.n	7508 <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    7502:	2100      	movs	r1, #0
    7504:	f7fc fb4a 	bl	3b9c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7508:	4810      	ldr	r0, [pc, #64]	; (754c <z_add_timeout+0x184>)
    750a:	f7ff fef5 	bl	72f8 <z_spin_unlock_valid>
    750e:	b968      	cbnz	r0, 752c <z_add_timeout+0x164>
    7510:	4a0f      	ldr	r2, [pc, #60]	; (7550 <z_add_timeout+0x188>)
    7512:	4915      	ldr	r1, [pc, #84]	; (7568 <z_add_timeout+0x1a0>)
    7514:	480b      	ldr	r0, [pc, #44]	; (7544 <z_add_timeout+0x17c>)
    7516:	23ac      	movs	r3, #172	; 0xac
    7518:	f001 faff 	bl	8b1a <printk>
    751c:	490b      	ldr	r1, [pc, #44]	; (754c <z_add_timeout+0x184>)
    751e:	4813      	ldr	r0, [pc, #76]	; (756c <z_add_timeout+0x1a4>)
    7520:	f001 fafb 	bl	8b1a <printk>
    7524:	480a      	ldr	r0, [pc, #40]	; (7550 <z_add_timeout+0x188>)
    7526:	21ac      	movs	r1, #172	; 0xac
    7528:	f001 f908 	bl	873c <assert_post_action>
	__asm__ volatile(
    752c:	f38b 8811 	msr	BASEPRI, fp
    7530:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    7534:	b003      	add	sp, #12
    7536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    753a:	bf00      	nop
    753c:	0000abb8 	.word	0x0000abb8
    7540:	0000ab94 	.word	0x0000ab94
    7544:	00009ab1 	.word	0x00009ab1
    7548:	0000a780 	.word	0x0000a780
    754c:	20000c4c 	.word	0x20000c4c
    7550:	00009d74 	.word	0x00009d74
    7554:	00009dc6 	.word	0x00009dc6
    7558:	00009ddb 	.word	0x00009ddb
    755c:	200005b0 	.word	0x200005b0
    7560:	20000184 	.word	0x20000184
    7564:	20000c04 	.word	0x20000c04
    7568:	00009d9a 	.word	0x00009d9a
    756c:	00009db1 	.word	0x00009db1

00007570 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    7570:	b538      	push	{r3, r4, r5, lr}
    7572:	4604      	mov	r4, r0
	__asm__ volatile(
    7574:	f04f 0320 	mov.w	r3, #32
    7578:	f3ef 8511 	mrs	r5, BASEPRI
    757c:	f383 8812 	msr	BASEPRI_MAX, r3
    7580:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7584:	481a      	ldr	r0, [pc, #104]	; (75f0 <z_abort_timeout+0x80>)
    7586:	f7ff fea9 	bl	72dc <z_spin_lock_valid>
    758a:	b968      	cbnz	r0, 75a8 <z_abort_timeout+0x38>
    758c:	4a19      	ldr	r2, [pc, #100]	; (75f4 <z_abort_timeout+0x84>)
    758e:	491a      	ldr	r1, [pc, #104]	; (75f8 <z_abort_timeout+0x88>)
    7590:	481a      	ldr	r0, [pc, #104]	; (75fc <z_abort_timeout+0x8c>)
    7592:	2381      	movs	r3, #129	; 0x81
    7594:	f001 fac1 	bl	8b1a <printk>
    7598:	4915      	ldr	r1, [pc, #84]	; (75f0 <z_abort_timeout+0x80>)
    759a:	4819      	ldr	r0, [pc, #100]	; (7600 <z_abort_timeout+0x90>)
    759c:	f001 fabd 	bl	8b1a <printk>
    75a0:	4814      	ldr	r0, [pc, #80]	; (75f4 <z_abort_timeout+0x84>)
    75a2:	2181      	movs	r1, #129	; 0x81
    75a4:	f001 f8ca 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    75a8:	4811      	ldr	r0, [pc, #68]	; (75f0 <z_abort_timeout+0x80>)
    75aa:	f7ff feb5 	bl	7318 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    75ae:	6823      	ldr	r3, [r4, #0]
    75b0:	b1db      	cbz	r3, 75ea <z_abort_timeout+0x7a>
			remove_timeout(to);
    75b2:	4620      	mov	r0, r4
    75b4:	f7ff feee 	bl	7394 <remove_timeout>
			ret = 0;
    75b8:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    75ba:	480d      	ldr	r0, [pc, #52]	; (75f0 <z_abort_timeout+0x80>)
    75bc:	f7ff fe9c 	bl	72f8 <z_spin_unlock_valid>
    75c0:	b968      	cbnz	r0, 75de <z_abort_timeout+0x6e>
    75c2:	4a0c      	ldr	r2, [pc, #48]	; (75f4 <z_abort_timeout+0x84>)
    75c4:	490f      	ldr	r1, [pc, #60]	; (7604 <z_abort_timeout+0x94>)
    75c6:	480d      	ldr	r0, [pc, #52]	; (75fc <z_abort_timeout+0x8c>)
    75c8:	23ac      	movs	r3, #172	; 0xac
    75ca:	f001 faa6 	bl	8b1a <printk>
    75ce:	4908      	ldr	r1, [pc, #32]	; (75f0 <z_abort_timeout+0x80>)
    75d0:	480d      	ldr	r0, [pc, #52]	; (7608 <z_abort_timeout+0x98>)
    75d2:	f001 faa2 	bl	8b1a <printk>
    75d6:	4807      	ldr	r0, [pc, #28]	; (75f4 <z_abort_timeout+0x84>)
    75d8:	21ac      	movs	r1, #172	; 0xac
    75da:	f001 f8af 	bl	873c <assert_post_action>
	__asm__ volatile(
    75de:	f385 8811 	msr	BASEPRI, r5
    75e2:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    75e6:	4620      	mov	r0, r4
    75e8:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    75ea:	f06f 0415 	mvn.w	r4, #21
    75ee:	e7e4      	b.n	75ba <z_abort_timeout+0x4a>
    75f0:	20000c4c 	.word	0x20000c4c
    75f4:	00009d74 	.word	0x00009d74
    75f8:	00009dc6 	.word	0x00009dc6
    75fc:	00009ab1 	.word	0x00009ab1
    7600:	00009ddb 	.word	0x00009ddb
    7604:	00009d9a 	.word	0x00009d9a
    7608:	00009db1 	.word	0x00009db1

0000760c <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    760c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    760e:	f04f 0320 	mov.w	r3, #32
    7612:	f3ef 8511 	mrs	r5, BASEPRI
    7616:	f383 8812 	msr	BASEPRI_MAX, r3
    761a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    761e:	4818      	ldr	r0, [pc, #96]	; (7680 <z_get_next_timeout_expiry+0x74>)
    7620:	f7ff fe5c 	bl	72dc <z_spin_lock_valid>
    7624:	b968      	cbnz	r0, 7642 <z_get_next_timeout_expiry+0x36>
    7626:	4a17      	ldr	r2, [pc, #92]	; (7684 <z_get_next_timeout_expiry+0x78>)
    7628:	4917      	ldr	r1, [pc, #92]	; (7688 <z_get_next_timeout_expiry+0x7c>)
    762a:	4818      	ldr	r0, [pc, #96]	; (768c <z_get_next_timeout_expiry+0x80>)
    762c:	2381      	movs	r3, #129	; 0x81
    762e:	f001 fa74 	bl	8b1a <printk>
    7632:	4913      	ldr	r1, [pc, #76]	; (7680 <z_get_next_timeout_expiry+0x74>)
    7634:	4816      	ldr	r0, [pc, #88]	; (7690 <z_get_next_timeout_expiry+0x84>)
    7636:	f001 fa70 	bl	8b1a <printk>
    763a:	4812      	ldr	r0, [pc, #72]	; (7684 <z_get_next_timeout_expiry+0x78>)
    763c:	2181      	movs	r1, #129	; 0x81
    763e:	f001 f87d 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7642:	480f      	ldr	r0, [pc, #60]	; (7680 <z_get_next_timeout_expiry+0x74>)
    7644:	f7ff fe68 	bl	7318 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    7648:	f7ff fe78 	bl	733c <next_timeout>
    764c:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    764e:	480c      	ldr	r0, [pc, #48]	; (7680 <z_get_next_timeout_expiry+0x74>)
    7650:	f7ff fe52 	bl	72f8 <z_spin_unlock_valid>
    7654:	b968      	cbnz	r0, 7672 <z_get_next_timeout_expiry+0x66>
    7656:	4a0b      	ldr	r2, [pc, #44]	; (7684 <z_get_next_timeout_expiry+0x78>)
    7658:	490e      	ldr	r1, [pc, #56]	; (7694 <z_get_next_timeout_expiry+0x88>)
    765a:	480c      	ldr	r0, [pc, #48]	; (768c <z_get_next_timeout_expiry+0x80>)
    765c:	23ac      	movs	r3, #172	; 0xac
    765e:	f001 fa5c 	bl	8b1a <printk>
    7662:	4907      	ldr	r1, [pc, #28]	; (7680 <z_get_next_timeout_expiry+0x74>)
    7664:	480c      	ldr	r0, [pc, #48]	; (7698 <z_get_next_timeout_expiry+0x8c>)
    7666:	f001 fa58 	bl	8b1a <printk>
    766a:	4806      	ldr	r0, [pc, #24]	; (7684 <z_get_next_timeout_expiry+0x78>)
    766c:	21ac      	movs	r1, #172	; 0xac
    766e:	f001 f865 	bl	873c <assert_post_action>
	__asm__ volatile(
    7672:	f385 8811 	msr	BASEPRI, r5
    7676:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    767a:	4620      	mov	r0, r4
    767c:	bd38      	pop	{r3, r4, r5, pc}
    767e:	bf00      	nop
    7680:	20000c4c 	.word	0x20000c4c
    7684:	00009d74 	.word	0x00009d74
    7688:	00009dc6 	.word	0x00009dc6
    768c:	00009ab1 	.word	0x00009ab1
    7690:	00009ddb 	.word	0x00009ddb
    7694:	00009d9a 	.word	0x00009d9a
    7698:	00009db1 	.word	0x00009db1

0000769c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    769c:	b570      	push	{r4, r5, r6, lr}
    769e:	4604      	mov	r4, r0
    76a0:	460d      	mov	r5, r1
	__asm__ volatile(
    76a2:	f04f 0320 	mov.w	r3, #32
    76a6:	f3ef 8611 	mrs	r6, BASEPRI
    76aa:	f383 8812 	msr	BASEPRI_MAX, r3
    76ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    76b2:	481b      	ldr	r0, [pc, #108]	; (7720 <z_set_timeout_expiry+0x84>)
    76b4:	f7ff fe12 	bl	72dc <z_spin_lock_valid>
    76b8:	b968      	cbnz	r0, 76d6 <z_set_timeout_expiry+0x3a>
    76ba:	4a1a      	ldr	r2, [pc, #104]	; (7724 <z_set_timeout_expiry+0x88>)
    76bc:	491a      	ldr	r1, [pc, #104]	; (7728 <z_set_timeout_expiry+0x8c>)
    76be:	481b      	ldr	r0, [pc, #108]	; (772c <z_set_timeout_expiry+0x90>)
    76c0:	2381      	movs	r3, #129	; 0x81
    76c2:	f001 fa2a 	bl	8b1a <printk>
    76c6:	4916      	ldr	r1, [pc, #88]	; (7720 <z_set_timeout_expiry+0x84>)
    76c8:	4819      	ldr	r0, [pc, #100]	; (7730 <z_set_timeout_expiry+0x94>)
    76ca:	f001 fa26 	bl	8b1a <printk>
    76ce:	4815      	ldr	r0, [pc, #84]	; (7724 <z_set_timeout_expiry+0x88>)
    76d0:	2181      	movs	r1, #129	; 0x81
    76d2:	f001 f833 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    76d6:	4812      	ldr	r0, [pc, #72]	; (7720 <z_set_timeout_expiry+0x84>)
    76d8:	f7ff fe1e 	bl	7318 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    76dc:	f7ff fe2e 	bl	733c <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    76e0:	2801      	cmp	r0, #1
    76e2:	dd05      	ble.n	76f0 <z_set_timeout_expiry+0x54>
    76e4:	42a0      	cmp	r0, r4
    76e6:	db03      	blt.n	76f0 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    76e8:	4629      	mov	r1, r5
    76ea:	4620      	mov	r0, r4
    76ec:	f7fc fa56 	bl	3b9c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    76f0:	480b      	ldr	r0, [pc, #44]	; (7720 <z_set_timeout_expiry+0x84>)
    76f2:	f7ff fe01 	bl	72f8 <z_spin_unlock_valid>
    76f6:	b968      	cbnz	r0, 7714 <z_set_timeout_expiry+0x78>
    76f8:	4a0a      	ldr	r2, [pc, #40]	; (7724 <z_set_timeout_expiry+0x88>)
    76fa:	490e      	ldr	r1, [pc, #56]	; (7734 <z_set_timeout_expiry+0x98>)
    76fc:	480b      	ldr	r0, [pc, #44]	; (772c <z_set_timeout_expiry+0x90>)
    76fe:	23ac      	movs	r3, #172	; 0xac
    7700:	f001 fa0b 	bl	8b1a <printk>
    7704:	4906      	ldr	r1, [pc, #24]	; (7720 <z_set_timeout_expiry+0x84>)
    7706:	480c      	ldr	r0, [pc, #48]	; (7738 <z_set_timeout_expiry+0x9c>)
    7708:	f001 fa07 	bl	8b1a <printk>
    770c:	4805      	ldr	r0, [pc, #20]	; (7724 <z_set_timeout_expiry+0x88>)
    770e:	21ac      	movs	r1, #172	; 0xac
    7710:	f001 f814 	bl	873c <assert_post_action>
	__asm__ volatile(
    7714:	f386 8811 	msr	BASEPRI, r6
    7718:	f3bf 8f6f 	isb	sy
		}
	}
}
    771c:	bd70      	pop	{r4, r5, r6, pc}
    771e:	bf00      	nop
    7720:	20000c4c 	.word	0x20000c4c
    7724:	00009d74 	.word	0x00009d74
    7728:	00009dc6 	.word	0x00009dc6
    772c:	00009ab1 	.word	0x00009ab1
    7730:	00009ddb 	.word	0x00009ddb
    7734:	00009d9a 	.word	0x00009d9a
    7738:	00009db1 	.word	0x00009db1

0000773c <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    773c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7740:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    7742:	f7fe fc0d 	bl	5f60 <z_time_slice>
	__asm__ volatile(
    7746:	f04f 0320 	mov.w	r3, #32
    774a:	f3ef 8711 	mrs	r7, BASEPRI
    774e:	f383 8812 	msr	BASEPRI_MAX, r3
    7752:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7756:	4855      	ldr	r0, [pc, #340]	; (78ac <sys_clock_announce+0x170>)
    7758:	f7ff fdc0 	bl	72dc <z_spin_lock_valid>
    775c:	b968      	cbnz	r0, 777a <sys_clock_announce+0x3e>
    775e:	4a54      	ldr	r2, [pc, #336]	; (78b0 <sys_clock_announce+0x174>)
    7760:	4954      	ldr	r1, [pc, #336]	; (78b4 <sys_clock_announce+0x178>)
    7762:	4855      	ldr	r0, [pc, #340]	; (78b8 <sys_clock_announce+0x17c>)
    7764:	2381      	movs	r3, #129	; 0x81
    7766:	f001 f9d8 	bl	8b1a <printk>
    776a:	4950      	ldr	r1, [pc, #320]	; (78ac <sys_clock_announce+0x170>)
    776c:	4853      	ldr	r0, [pc, #332]	; (78bc <sys_clock_announce+0x180>)
    776e:	f001 f9d4 	bl	8b1a <printk>
    7772:	484f      	ldr	r0, [pc, #316]	; (78b0 <sys_clock_announce+0x174>)
    7774:	2181      	movs	r1, #129	; 0x81
    7776:	f000 ffe1 	bl	873c <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    777a:	4d51      	ldr	r5, [pc, #324]	; (78c0 <sys_clock_announce+0x184>)
    777c:	4e51      	ldr	r6, [pc, #324]	; (78c4 <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    777e:	484b      	ldr	r0, [pc, #300]	; (78ac <sys_clock_announce+0x170>)
	return list->head == list;
    7780:	f8df a14c 	ldr.w	sl, [pc, #332]	; 78d0 <sys_clock_announce+0x194>
    7784:	f7ff fdc8 	bl	7318 <z_spin_lock_set_owner>
    7788:	46b3      	mov	fp, r6
    778a:	602c      	str	r4, [r5, #0]
    778c:	e9d6 2300 	ldrd	r2, r3, [r6]
    7790:	f8d5 c000 	ldr.w	ip, [r5]
    7794:	f8da 4000 	ldr.w	r4, [sl]
    7798:	e9cd 2300 	strd	r2, r3, [sp]
    779c:	4662      	mov	r2, ip
    779e:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    77a0:	4554      	cmp	r4, sl
    77a2:	46e0      	mov	r8, ip
    77a4:	4699      	mov	r9, r3
    77a6:	d00c      	beq.n	77c2 <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    77a8:	b15c      	cbz	r4, 77c2 <sys_clock_announce+0x86>
    77aa:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    77ae:	458c      	cmp	ip, r1
    77b0:	eb79 0302 	sbcs.w	r3, r9, r2
    77b4:	da2e      	bge.n	7814 <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    77b6:	ebb1 000c 	subs.w	r0, r1, ip
    77ba:	eb62 0109 	sbc.w	r1, r2, r9
    77be:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    77c2:	9a00      	ldr	r2, [sp, #0]
    77c4:	9901      	ldr	r1, [sp, #4]
    77c6:	eb18 0202 	adds.w	r2, r8, r2
    77ca:	464b      	mov	r3, r9
    77cc:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    77d0:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    77d2:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    77d6:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    77d8:	f7ff fdb0 	bl	733c <next_timeout>
    77dc:	4621      	mov	r1, r4
    77de:	f7fc f9dd 	bl	3b9c <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    77e2:	4832      	ldr	r0, [pc, #200]	; (78ac <sys_clock_announce+0x170>)
    77e4:	f7ff fd88 	bl	72f8 <z_spin_unlock_valid>
    77e8:	b968      	cbnz	r0, 7806 <sys_clock_announce+0xca>
    77ea:	4a31      	ldr	r2, [pc, #196]	; (78b0 <sys_clock_announce+0x174>)
    77ec:	4936      	ldr	r1, [pc, #216]	; (78c8 <sys_clock_announce+0x18c>)
    77ee:	4832      	ldr	r0, [pc, #200]	; (78b8 <sys_clock_announce+0x17c>)
    77f0:	23ac      	movs	r3, #172	; 0xac
    77f2:	f001 f992 	bl	8b1a <printk>
    77f6:	492d      	ldr	r1, [pc, #180]	; (78ac <sys_clock_announce+0x170>)
    77f8:	4834      	ldr	r0, [pc, #208]	; (78cc <sys_clock_announce+0x190>)
    77fa:	f001 f98e 	bl	8b1a <printk>
    77fe:	482c      	ldr	r0, [pc, #176]	; (78b0 <sys_clock_announce+0x174>)
    7800:	21ac      	movs	r1, #172	; 0xac
    7802:	f000 ff9b 	bl	873c <assert_post_action>
	__asm__ volatile(
    7806:	f387 8811 	msr	BASEPRI, r7
    780a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    780e:	b003      	add	sp, #12
    7810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    7814:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    7818:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    781c:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    7820:	f04f 0200 	mov.w	r2, #0
    7824:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    7828:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    782c:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    782e:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    7832:	4620      	mov	r0, r4
		curr_tick += dt;
    7834:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    7838:	f7ff fdac 	bl	7394 <remove_timeout>
    783c:	481b      	ldr	r0, [pc, #108]	; (78ac <sys_clock_announce+0x170>)
    783e:	f7ff fd5b 	bl	72f8 <z_spin_unlock_valid>
    7842:	b968      	cbnz	r0, 7860 <sys_clock_announce+0x124>
    7844:	4a1a      	ldr	r2, [pc, #104]	; (78b0 <sys_clock_announce+0x174>)
    7846:	4920      	ldr	r1, [pc, #128]	; (78c8 <sys_clock_announce+0x18c>)
    7848:	481b      	ldr	r0, [pc, #108]	; (78b8 <sys_clock_announce+0x17c>)
    784a:	23ac      	movs	r3, #172	; 0xac
    784c:	f001 f965 	bl	8b1a <printk>
    7850:	4916      	ldr	r1, [pc, #88]	; (78ac <sys_clock_announce+0x170>)
    7852:	481e      	ldr	r0, [pc, #120]	; (78cc <sys_clock_announce+0x190>)
    7854:	f001 f961 	bl	8b1a <printk>
    7858:	4815      	ldr	r0, [pc, #84]	; (78b0 <sys_clock_announce+0x174>)
    785a:	21ac      	movs	r1, #172	; 0xac
    785c:	f000 ff6e 	bl	873c <assert_post_action>
    7860:	f387 8811 	msr	BASEPRI, r7
    7864:	f3bf 8f6f 	isb	sy
		t->fn(t);
    7868:	68a3      	ldr	r3, [r4, #8]
    786a:	4620      	mov	r0, r4
    786c:	4798      	blx	r3
	__asm__ volatile(
    786e:	f04f 0320 	mov.w	r3, #32
    7872:	f3ef 8711 	mrs	r7, BASEPRI
    7876:	f383 8812 	msr	BASEPRI_MAX, r3
    787a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    787e:	480b      	ldr	r0, [pc, #44]	; (78ac <sys_clock_announce+0x170>)
    7880:	f7ff fd2c 	bl	72dc <z_spin_lock_valid>
    7884:	b968      	cbnz	r0, 78a2 <sys_clock_announce+0x166>
    7886:	4a0a      	ldr	r2, [pc, #40]	; (78b0 <sys_clock_announce+0x174>)
    7888:	490a      	ldr	r1, [pc, #40]	; (78b4 <sys_clock_announce+0x178>)
    788a:	480b      	ldr	r0, [pc, #44]	; (78b8 <sys_clock_announce+0x17c>)
    788c:	2381      	movs	r3, #129	; 0x81
    788e:	f001 f944 	bl	8b1a <printk>
    7892:	4906      	ldr	r1, [pc, #24]	; (78ac <sys_clock_announce+0x170>)
    7894:	4809      	ldr	r0, [pc, #36]	; (78bc <sys_clock_announce+0x180>)
    7896:	f001 f940 	bl	8b1a <printk>
    789a:	4805      	ldr	r0, [pc, #20]	; (78b0 <sys_clock_announce+0x174>)
    789c:	2181      	movs	r1, #129	; 0x81
    789e:	f000 ff4d 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    78a2:	4802      	ldr	r0, [pc, #8]	; (78ac <sys_clock_announce+0x170>)
    78a4:	f7ff fd38 	bl	7318 <z_spin_lock_set_owner>
	return k;
    78a8:	e770      	b.n	778c <sys_clock_announce+0x50>
    78aa:	bf00      	nop
    78ac:	20000c4c 	.word	0x20000c4c
    78b0:	00009d74 	.word	0x00009d74
    78b4:	00009dc6 	.word	0x00009dc6
    78b8:	00009ab1 	.word	0x00009ab1
    78bc:	00009ddb 	.word	0x00009ddb
    78c0:	20000c48 	.word	0x20000c48
    78c4:	200005b0 	.word	0x200005b0
    78c8:	00009d9a 	.word	0x00009d9a
    78cc:	00009db1 	.word	0x00009db1
    78d0:	20000184 	.word	0x20000184

000078d4 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    78d4:	b570      	push	{r4, r5, r6, lr}
    78d6:	f04f 0320 	mov.w	r3, #32
    78da:	f3ef 8611 	mrs	r6, BASEPRI
    78de:	f383 8812 	msr	BASEPRI_MAX, r3
    78e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    78e6:	481b      	ldr	r0, [pc, #108]	; (7954 <sys_clock_tick_get+0x80>)
    78e8:	f7ff fcf8 	bl	72dc <z_spin_lock_valid>
    78ec:	b968      	cbnz	r0, 790a <sys_clock_tick_get+0x36>
    78ee:	4a1a      	ldr	r2, [pc, #104]	; (7958 <sys_clock_tick_get+0x84>)
    78f0:	491a      	ldr	r1, [pc, #104]	; (795c <sys_clock_tick_get+0x88>)
    78f2:	481b      	ldr	r0, [pc, #108]	; (7960 <sys_clock_tick_get+0x8c>)
    78f4:	2381      	movs	r3, #129	; 0x81
    78f6:	f001 f910 	bl	8b1a <printk>
    78fa:	4916      	ldr	r1, [pc, #88]	; (7954 <sys_clock_tick_get+0x80>)
    78fc:	4819      	ldr	r0, [pc, #100]	; (7964 <sys_clock_tick_get+0x90>)
    78fe:	f001 f90c 	bl	8b1a <printk>
    7902:	4815      	ldr	r0, [pc, #84]	; (7958 <sys_clock_tick_get+0x84>)
    7904:	2181      	movs	r1, #129	; 0x81
    7906:	f000 ff19 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    790a:	4812      	ldr	r0, [pc, #72]	; (7954 <sys_clock_tick_get+0x80>)
    790c:	f7ff fd04 	bl	7318 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    7910:	f7fc f974 	bl	3bfc <sys_clock_elapsed>
    7914:	4b14      	ldr	r3, [pc, #80]	; (7968 <sys_clock_tick_get+0x94>)
    7916:	e9d3 4500 	ldrd	r4, r5, [r3]
    791a:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    791c:	480d      	ldr	r0, [pc, #52]	; (7954 <sys_clock_tick_get+0x80>)
    791e:	f145 0500 	adc.w	r5, r5, #0
    7922:	f7ff fce9 	bl	72f8 <z_spin_unlock_valid>
    7926:	b968      	cbnz	r0, 7944 <sys_clock_tick_get+0x70>
    7928:	4a0b      	ldr	r2, [pc, #44]	; (7958 <sys_clock_tick_get+0x84>)
    792a:	4910      	ldr	r1, [pc, #64]	; (796c <sys_clock_tick_get+0x98>)
    792c:	480c      	ldr	r0, [pc, #48]	; (7960 <sys_clock_tick_get+0x8c>)
    792e:	23ac      	movs	r3, #172	; 0xac
    7930:	f001 f8f3 	bl	8b1a <printk>
    7934:	4907      	ldr	r1, [pc, #28]	; (7954 <sys_clock_tick_get+0x80>)
    7936:	480e      	ldr	r0, [pc, #56]	; (7970 <sys_clock_tick_get+0x9c>)
    7938:	f001 f8ef 	bl	8b1a <printk>
    793c:	4806      	ldr	r0, [pc, #24]	; (7958 <sys_clock_tick_get+0x84>)
    793e:	21ac      	movs	r1, #172	; 0xac
    7940:	f000 fefc 	bl	873c <assert_post_action>
	__asm__ volatile(
    7944:	f386 8811 	msr	BASEPRI, r6
    7948:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    794c:	4620      	mov	r0, r4
    794e:	4629      	mov	r1, r5
    7950:	bd70      	pop	{r4, r5, r6, pc}
    7952:	bf00      	nop
    7954:	20000c4c 	.word	0x20000c4c
    7958:	00009d74 	.word	0x00009d74
    795c:	00009dc6 	.word	0x00009dc6
    7960:	00009ab1 	.word	0x00009ab1
    7964:	00009ddb 	.word	0x00009ddb
    7968:	200005b0 	.word	0x200005b0
    796c:	00009d9a 	.word	0x00009d9a
    7970:	00009db1 	.word	0x00009db1

00007974 <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    7974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7976:	4604      	mov	r4, r0
	__asm__ volatile(
    7978:	f04f 0320 	mov.w	r3, #32
    797c:	f3ef 8511 	mrs	r5, BASEPRI
    7980:	f383 8812 	msr	BASEPRI_MAX, r3
    7984:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7988:	484c      	ldr	r0, [pc, #304]	; (7abc <z_timer_expiration_handler+0x148>)
    798a:	f7ff fca7 	bl	72dc <z_spin_lock_valid>
    798e:	b968      	cbnz	r0, 79ac <z_timer_expiration_handler+0x38>
    7990:	4a4b      	ldr	r2, [pc, #300]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7992:	494c      	ldr	r1, [pc, #304]	; (7ac4 <z_timer_expiration_handler+0x150>)
    7994:	484c      	ldr	r0, [pc, #304]	; (7ac8 <z_timer_expiration_handler+0x154>)
    7996:	2381      	movs	r3, #129	; 0x81
    7998:	f001 f8bf 	bl	8b1a <printk>
    799c:	4947      	ldr	r1, [pc, #284]	; (7abc <z_timer_expiration_handler+0x148>)
    799e:	484b      	ldr	r0, [pc, #300]	; (7acc <z_timer_expiration_handler+0x158>)
    79a0:	f001 f8bb 	bl	8b1a <printk>
    79a4:	4846      	ldr	r0, [pc, #280]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    79a6:	2181      	movs	r1, #129	; 0x81
    79a8:	f000 fec8 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    79ac:	4843      	ldr	r0, [pc, #268]	; (7abc <z_timer_expiration_handler+0x148>)
    79ae:	f7ff fcb3 	bl	7318 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    79b2:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    79b6:	1c56      	adds	r6, r2, #1
    79b8:	f143 0700 	adc.w	r7, r3, #0
    79bc:	2f00      	cmp	r7, #0
    79be:	bf08      	it	eq
    79c0:	2e02      	cmpeq	r6, #2
    79c2:	d303      	bcc.n	79cc <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    79c4:	4942      	ldr	r1, [pc, #264]	; (7ad0 <z_timer_expiration_handler+0x15c>)
    79c6:	4620      	mov	r0, r4
    79c8:	f7ff fcfe 	bl	73c8 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    79cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
    79ce:	3301      	adds	r3, #1
    79d0:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    79d2:	6a23      	ldr	r3, [r4, #32]
    79d4:	2b00      	cmp	r3, #0
    79d6:	d035      	beq.n	7a44 <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    79d8:	4838      	ldr	r0, [pc, #224]	; (7abc <z_timer_expiration_handler+0x148>)
    79da:	f7ff fc8d 	bl	72f8 <z_spin_unlock_valid>
    79de:	b968      	cbnz	r0, 79fc <z_timer_expiration_handler+0x88>
    79e0:	4a37      	ldr	r2, [pc, #220]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    79e2:	493c      	ldr	r1, [pc, #240]	; (7ad4 <z_timer_expiration_handler+0x160>)
    79e4:	4838      	ldr	r0, [pc, #224]	; (7ac8 <z_timer_expiration_handler+0x154>)
    79e6:	23ac      	movs	r3, #172	; 0xac
    79e8:	f001 f897 	bl	8b1a <printk>
    79ec:	4933      	ldr	r1, [pc, #204]	; (7abc <z_timer_expiration_handler+0x148>)
    79ee:	483a      	ldr	r0, [pc, #232]	; (7ad8 <z_timer_expiration_handler+0x164>)
    79f0:	f001 f893 	bl	8b1a <printk>
    79f4:	4832      	ldr	r0, [pc, #200]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    79f6:	21ac      	movs	r1, #172	; 0xac
    79f8:	f000 fea0 	bl	873c <assert_post_action>
	__asm__ volatile(
    79fc:	f385 8811 	msr	BASEPRI, r5
    7a00:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    7a04:	6a23      	ldr	r3, [r4, #32]
    7a06:	4620      	mov	r0, r4
    7a08:	4798      	blx	r3
	__asm__ volatile(
    7a0a:	f04f 0320 	mov.w	r3, #32
    7a0e:	f3ef 8511 	mrs	r5, BASEPRI
    7a12:	f383 8812 	msr	BASEPRI_MAX, r3
    7a16:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7a1a:	4828      	ldr	r0, [pc, #160]	; (7abc <z_timer_expiration_handler+0x148>)
    7a1c:	f7ff fc5e 	bl	72dc <z_spin_lock_valid>
    7a20:	b968      	cbnz	r0, 7a3e <z_timer_expiration_handler+0xca>
    7a22:	4a27      	ldr	r2, [pc, #156]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7a24:	4927      	ldr	r1, [pc, #156]	; (7ac4 <z_timer_expiration_handler+0x150>)
    7a26:	4828      	ldr	r0, [pc, #160]	; (7ac8 <z_timer_expiration_handler+0x154>)
    7a28:	2381      	movs	r3, #129	; 0x81
    7a2a:	f001 f876 	bl	8b1a <printk>
    7a2e:	4923      	ldr	r1, [pc, #140]	; (7abc <z_timer_expiration_handler+0x148>)
    7a30:	4826      	ldr	r0, [pc, #152]	; (7acc <z_timer_expiration_handler+0x158>)
    7a32:	f001 f872 	bl	8b1a <printk>
    7a36:	4822      	ldr	r0, [pc, #136]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7a38:	2181      	movs	r1, #129	; 0x81
    7a3a:	f000 fe7f 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7a3e:	481f      	ldr	r0, [pc, #124]	; (7abc <z_timer_expiration_handler+0x148>)
    7a40:	f7ff fc6a 	bl	7318 <z_spin_lock_set_owner>
	return list->head == list;
    7a44:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7a48:	42a6      	cmp	r6, r4
    7a4a:	d000      	beq.n	7a4e <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    7a4c:	b9b6      	cbnz	r6, 7a7c <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7a4e:	481b      	ldr	r0, [pc, #108]	; (7abc <z_timer_expiration_handler+0x148>)
    7a50:	f7ff fc52 	bl	72f8 <z_spin_unlock_valid>
    7a54:	b968      	cbnz	r0, 7a72 <z_timer_expiration_handler+0xfe>
    7a56:	4a1a      	ldr	r2, [pc, #104]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7a58:	491e      	ldr	r1, [pc, #120]	; (7ad4 <z_timer_expiration_handler+0x160>)
    7a5a:	481b      	ldr	r0, [pc, #108]	; (7ac8 <z_timer_expiration_handler+0x154>)
    7a5c:	23ac      	movs	r3, #172	; 0xac
    7a5e:	f001 f85c 	bl	8b1a <printk>
    7a62:	4916      	ldr	r1, [pc, #88]	; (7abc <z_timer_expiration_handler+0x148>)
    7a64:	481c      	ldr	r0, [pc, #112]	; (7ad8 <z_timer_expiration_handler+0x164>)
    7a66:	f001 f858 	bl	8b1a <printk>
    7a6a:	4815      	ldr	r0, [pc, #84]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7a6c:	21ac      	movs	r1, #172	; 0xac
    7a6e:	f000 fe65 	bl	873c <assert_post_action>
	__asm__ volatile(
    7a72:	f385 8811 	msr	BASEPRI, r5
    7a76:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    7a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    7a7c:	4630      	mov	r0, r6
    7a7e:	f7fe f851 	bl	5b24 <z_unpend_thread_no_timeout>
    7a82:	2300      	movs	r3, #0
    7a84:	480d      	ldr	r0, [pc, #52]	; (7abc <z_timer_expiration_handler+0x148>)
    7a86:	67f3      	str	r3, [r6, #124]	; 0x7c
    7a88:	f7ff fc36 	bl	72f8 <z_spin_unlock_valid>
    7a8c:	b968      	cbnz	r0, 7aaa <z_timer_expiration_handler+0x136>
    7a8e:	4a0c      	ldr	r2, [pc, #48]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7a90:	4910      	ldr	r1, [pc, #64]	; (7ad4 <z_timer_expiration_handler+0x160>)
    7a92:	480d      	ldr	r0, [pc, #52]	; (7ac8 <z_timer_expiration_handler+0x154>)
    7a94:	23ac      	movs	r3, #172	; 0xac
    7a96:	f001 f840 	bl	8b1a <printk>
    7a9a:	4908      	ldr	r1, [pc, #32]	; (7abc <z_timer_expiration_handler+0x148>)
    7a9c:	480e      	ldr	r0, [pc, #56]	; (7ad8 <z_timer_expiration_handler+0x164>)
    7a9e:	f001 f83c 	bl	8b1a <printk>
    7aa2:	4807      	ldr	r0, [pc, #28]	; (7ac0 <z_timer_expiration_handler+0x14c>)
    7aa4:	21ac      	movs	r1, #172	; 0xac
    7aa6:	f000 fe49 	bl	873c <assert_post_action>
    7aaa:	f385 8811 	msr	BASEPRI, r5
    7aae:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    7ab2:	4630      	mov	r0, r6
}
    7ab4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    7ab8:	f7fe bb1c 	b.w	60f4 <z_ready_thread>
    7abc:	20000c50 	.word	0x20000c50
    7ac0:	00009d74 	.word	0x00009d74
    7ac4:	00009dc6 	.word	0x00009dc6
    7ac8:	00009ab1 	.word	0x00009ab1
    7acc:	00009ddb 	.word	0x00009ddb
    7ad0:	00007975 	.word	0x00007975
    7ad4:	00009d9a 	.word	0x00009d9a
    7ad8:	00009db1 	.word	0x00009db1

00007adc <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    7adc:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    7ae0:	4619      	mov	r1, r3
    7ae2:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7ae4:	1c4c      	adds	r4, r1, #1
{
    7ae6:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7ae8:	bf08      	it	eq
    7aea:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    7aee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    7af2:	4680      	mov	r8, r0
    7af4:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7af6:	d04c      	beq.n	7b92 <z_impl_k_timer_start+0xb6>
    7af8:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    7afa:	1c6b      	adds	r3, r5, #1
    7afc:	bf08      	it	eq
    7afe:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    7b02:	4614      	mov	r4, r2
    7b04:	d019      	beq.n	7b3a <z_impl_k_timer_start+0x5e>
    7b06:	ea54 0305 	orrs.w	r3, r4, r5
    7b0a:	d016      	beq.n	7b3a <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    7b0c:	f06f 0301 	mvn.w	r3, #1
    7b10:	ebb3 0a02 	subs.w	sl, r3, r2
    7b14:	f04f 33ff 	mov.w	r3, #4294967295
    7b18:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    7b1c:	f1ba 0f00 	cmp.w	sl, #0
    7b20:	f17b 0300 	sbcs.w	r3, fp, #0
    7b24:	da09      	bge.n	7b3a <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    7b26:	f112 34ff 	adds.w	r4, r2, #4294967295
    7b2a:	f145 35ff 	adc.w	r5, r5, #4294967295
    7b2e:	2c01      	cmp	r4, #1
    7b30:	f175 0300 	sbcs.w	r3, r5, #0
    7b34:	bfbc      	itt	lt
    7b36:	2401      	movlt	r4, #1
    7b38:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    7b3a:	f06f 0301 	mvn.w	r3, #1
    7b3e:	1a1b      	subs	r3, r3, r0
    7b40:	9300      	str	r3, [sp, #0]
    7b42:	f04f 33ff 	mov.w	r3, #4294967295
    7b46:	eb63 0301 	sbc.w	r3, r3, r1
    7b4a:	9301      	str	r3, [sp, #4]
    7b4c:	e9dd 2300 	ldrd	r2, r3, [sp]
    7b50:	2a00      	cmp	r2, #0
    7b52:	f173 0300 	sbcs.w	r3, r3, #0
    7b56:	da0c      	bge.n	7b72 <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    7b58:	f110 38ff 	adds.w	r8, r0, #4294967295
    7b5c:	f141 39ff 	adc.w	r9, r1, #4294967295
    7b60:	f1b8 0f00 	cmp.w	r8, #0
    7b64:	f179 0300 	sbcs.w	r3, r9, #0
    7b68:	bfbc      	itt	lt
    7b6a:	f04f 0800 	movlt.w	r8, #0
    7b6e:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    7b72:	4630      	mov	r0, r6
    7b74:	f7ff fcfc 	bl	7570 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    7b78:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b7a:	4907      	ldr	r1, [pc, #28]	; (7b98 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    7b7c:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b7e:	4642      	mov	r2, r8
    7b80:	464b      	mov	r3, r9
    7b82:	4630      	mov	r0, r6
	timer->period = period;
    7b84:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    7b88:	b002      	add	sp, #8
    7b8a:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b8e:	f7ff bc1b 	b.w	73c8 <z_add_timeout>
}
    7b92:	b002      	add	sp, #8
    7b94:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    7b98:	00007975 	.word	0x00007975

00007b9c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    7b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7ba0:	4e7e      	ldr	r6, [pc, #504]	; (7d9c <work_queue_main+0x200>)
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7ba2:	4f7f      	ldr	r7, [pc, #508]	; (7da0 <work_queue_main+0x204>)
{
    7ba4:	b085      	sub	sp, #20
    7ba6:	4604      	mov	r4, r0
	__asm__ volatile(
    7ba8:	f04f 0320 	mov.w	r3, #32
    7bac:	f3ef 8811 	mrs	r8, BASEPRI
    7bb0:	f383 8812 	msr	BASEPRI_MAX, r3
    7bb4:	f3bf 8f6f 	isb	sy
    7bb8:	4630      	mov	r0, r6
    7bba:	f7ff fb8f 	bl	72dc <z_spin_lock_valid>
    7bbe:	b968      	cbnz	r0, 7bdc <work_queue_main+0x40>
    7bc0:	4a78      	ldr	r2, [pc, #480]	; (7da4 <work_queue_main+0x208>)
    7bc2:	4979      	ldr	r1, [pc, #484]	; (7da8 <work_queue_main+0x20c>)
    7bc4:	4879      	ldr	r0, [pc, #484]	; (7dac <work_queue_main+0x210>)
    7bc6:	2381      	movs	r3, #129	; 0x81
    7bc8:	f000 ffa7 	bl	8b1a <printk>
    7bcc:	4878      	ldr	r0, [pc, #480]	; (7db0 <work_queue_main+0x214>)
    7bce:	4631      	mov	r1, r6
    7bd0:	f000 ffa3 	bl	8b1a <printk>
    7bd4:	4873      	ldr	r0, [pc, #460]	; (7da4 <work_queue_main+0x208>)
    7bd6:	2181      	movs	r1, #129	; 0x81
    7bd8:	f000 fdb0 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7bdc:	4630      	mov	r0, r6
    7bde:	f7ff fb9b 	bl	7318 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(slist)
    7be2:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	return list->head;
    7be6:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
Z_GENLIST_GET(slist, snode)
    7bea:	b9ad      	cbnz	r5, 7c18 <work_queue_main+0x7c>
	*flagp &= ~BIT(bit);
    7bec:	f023 0204 	bic.w	r2, r3, #4
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    7bf0:	0758      	lsls	r0, r3, #29
	*flagp &= ~BIT(bit);
    7bf2:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
    7bf6:	f100 8092 	bmi.w	7d1e <work_queue_main+0x182>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    7bfa:	2300      	movs	r3, #0
    7bfc:	9302      	str	r3, [sp, #8]
    7bfe:	f04f 32ff 	mov.w	r2, #4294967295
    7c02:	f04f 33ff 	mov.w	r3, #4294967295
    7c06:	e9cd 2300 	strd	r2, r3, [sp]
    7c0a:	4641      	mov	r1, r8
    7c0c:	f104 0288 	add.w	r2, r4, #136	; 0x88
    7c10:	4630      	mov	r0, r6
    7c12:	f7ff f927 	bl	6e64 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
    7c16:	e7c7      	b.n	7ba8 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7c18:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
    7c1c:	682a      	ldr	r2, [r5, #0]
	list->head = node;
    7c1e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7c22:	428d      	cmp	r5, r1
    7c24:	d101      	bne.n	7c2a <work_queue_main+0x8e>
	list->tail = node;
    7c26:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    7c2a:	f043 0302 	orr.w	r3, r3, #2
    7c2e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    7c32:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
    7c34:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
    7c38:	f023 0304 	bic.w	r3, r3, #4
    7c3c:	f043 0301 	orr.w	r3, r3, #1
    7c40:	60eb      	str	r3, [r5, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7c42:	4630      	mov	r0, r6
    7c44:	f7ff fb58 	bl	72f8 <z_spin_unlock_valid>
    7c48:	b968      	cbnz	r0, 7c66 <work_queue_main+0xca>
    7c4a:	4a56      	ldr	r2, [pc, #344]	; (7da4 <work_queue_main+0x208>)
    7c4c:	4959      	ldr	r1, [pc, #356]	; (7db4 <work_queue_main+0x218>)
    7c4e:	4857      	ldr	r0, [pc, #348]	; (7dac <work_queue_main+0x210>)
    7c50:	23ac      	movs	r3, #172	; 0xac
    7c52:	f000 ff62 	bl	8b1a <printk>
    7c56:	4858      	ldr	r0, [pc, #352]	; (7db8 <work_queue_main+0x21c>)
    7c58:	4631      	mov	r1, r6
    7c5a:	f000 ff5e 	bl	8b1a <printk>
    7c5e:	4851      	ldr	r0, [pc, #324]	; (7da4 <work_queue_main+0x208>)
    7c60:	21ac      	movs	r1, #172	; 0xac
    7c62:	f000 fd6b 	bl	873c <assert_post_action>
	__asm__ volatile(
    7c66:	f388 8811 	msr	BASEPRI, r8
    7c6a:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
    7c6e:	f1b9 0f00 	cmp.w	r9, #0
    7c72:	d10b      	bne.n	7c8c <work_queue_main+0xf0>
    7c74:	4951      	ldr	r1, [pc, #324]	; (7dbc <work_queue_main+0x220>)
    7c76:	484d      	ldr	r0, [pc, #308]	; (7dac <work_queue_main+0x210>)
    7c78:	4a51      	ldr	r2, [pc, #324]	; (7dc0 <work_queue_main+0x224>)
    7c7a:	f44f 7322 	mov.w	r3, #648	; 0x288
    7c7e:	f000 ff4c 	bl	8b1a <printk>
    7c82:	484f      	ldr	r0, [pc, #316]	; (7dc0 <work_queue_main+0x224>)
    7c84:	f44f 7122 	mov.w	r1, #648	; 0x288
    7c88:	f000 fd58 	bl	873c <assert_post_action>
		handler(work);
    7c8c:	4628      	mov	r0, r5
    7c8e:	47c8      	blx	r9
	__asm__ volatile(
    7c90:	f04f 0320 	mov.w	r3, #32
    7c94:	f3ef 8a11 	mrs	sl, BASEPRI
    7c98:	f383 8812 	msr	BASEPRI_MAX, r3
    7c9c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7ca0:	4630      	mov	r0, r6
    7ca2:	f7ff fb1b 	bl	72dc <z_spin_lock_valid>
    7ca6:	b968      	cbnz	r0, 7cc4 <work_queue_main+0x128>
    7ca8:	4a3e      	ldr	r2, [pc, #248]	; (7da4 <work_queue_main+0x208>)
    7caa:	493f      	ldr	r1, [pc, #252]	; (7da8 <work_queue_main+0x20c>)
    7cac:	483f      	ldr	r0, [pc, #252]	; (7dac <work_queue_main+0x210>)
    7cae:	2381      	movs	r3, #129	; 0x81
    7cb0:	f000 ff33 	bl	8b1a <printk>
    7cb4:	483e      	ldr	r0, [pc, #248]	; (7db0 <work_queue_main+0x214>)
    7cb6:	4631      	mov	r1, r6
    7cb8:	f000 ff2f 	bl	8b1a <printk>
    7cbc:	4839      	ldr	r0, [pc, #228]	; (7da4 <work_queue_main+0x208>)
    7cbe:	2181      	movs	r1, #129	; 0x81
    7cc0:	f000 fd3c 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7cc4:	4630      	mov	r0, r6
    7cc6:	f7ff fb27 	bl	7318 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
    7cca:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7ccc:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    7cce:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7cd2:	d42e      	bmi.n	7d32 <work_queue_main+0x196>
	*flagp &= ~BIT(bit);
    7cd4:	60ea      	str	r2, [r5, #12]
    7cd6:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7cda:	f023 0302 	bic.w	r3, r3, #2
    7cde:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7ce2:	4630      	mov	r0, r6
	return (*flagp & BIT(bit)) != 0U;
    7ce4:	f3c3 2500 	ubfx	r5, r3, #8, #1
    7ce8:	f7ff fb06 	bl	72f8 <z_spin_unlock_valid>
    7cec:	b968      	cbnz	r0, 7d0a <work_queue_main+0x16e>
    7cee:	4a2d      	ldr	r2, [pc, #180]	; (7da4 <work_queue_main+0x208>)
    7cf0:	4930      	ldr	r1, [pc, #192]	; (7db4 <work_queue_main+0x218>)
    7cf2:	482e      	ldr	r0, [pc, #184]	; (7dac <work_queue_main+0x210>)
    7cf4:	23ac      	movs	r3, #172	; 0xac
    7cf6:	f000 ff10 	bl	8b1a <printk>
    7cfa:	482f      	ldr	r0, [pc, #188]	; (7db8 <work_queue_main+0x21c>)
    7cfc:	4631      	mov	r1, r6
    7cfe:	f000 ff0c 	bl	8b1a <printk>
    7d02:	4828      	ldr	r0, [pc, #160]	; (7da4 <work_queue_main+0x208>)
    7d04:	21ac      	movs	r1, #172	; 0xac
    7d06:	f000 fd19 	bl	873c <assert_post_action>
	__asm__ volatile(
    7d0a:	f38a 8811 	msr	BASEPRI, sl
    7d0e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    7d12:	2d00      	cmp	r5, #0
    7d14:	f47f af48 	bne.w	7ba8 <work_queue_main+0xc>
	z_impl_k_yield();
    7d18:	f7fe fdf8 	bl	690c <z_impl_k_yield>
}
    7d1c:	e744      	b.n	7ba8 <work_queue_main+0xc>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    7d1e:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    7d22:	2200      	movs	r2, #0
    7d24:	2101      	movs	r1, #1
    7d26:	4628      	mov	r0, r5
    7d28:	f7ff f844 	bl	6db4 <z_sched_wake>
    7d2c:	2800      	cmp	r0, #0
    7d2e:	d1f8      	bne.n	7d22 <work_queue_main+0x186>
    7d30:	e763      	b.n	7bfa <work_queue_main+0x5e>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7d32:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
    7d34:	f023 0303 	bic.w	r3, r3, #3
    7d38:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7d3a:	2800      	cmp	r0, #0
    7d3c:	d0cb      	beq.n	7cd6 <work_queue_main+0x13a>
	return node->next;
    7d3e:	6803      	ldr	r3, [r0, #0]
    7d40:	2b00      	cmp	r3, #0
    7d42:	bf38      	it	cc
    7d44:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    7d46:	f04f 0900 	mov.w	r9, #0
    7d4a:	4698      	mov	r8, r3
	parent->next = child;
    7d4c:	46cb      	mov	fp, r9
		if (wc->work == work) {
    7d4e:	6843      	ldr	r3, [r0, #4]
    7d50:	429d      	cmp	r5, r3
    7d52:	4602      	mov	r2, r0
    7d54:	d10d      	bne.n	7d72 <work_queue_main+0x1d6>
Z_GENLIST_REMOVE(slist, snode)
    7d56:	6802      	ldr	r2, [r0, #0]
    7d58:	f1b9 0f00 	cmp.w	r9, #0
    7d5c:	d115      	bne.n	7d8a <work_queue_main+0x1ee>
    7d5e:	687b      	ldr	r3, [r7, #4]
	list->head = node;
    7d60:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    7d62:	4283      	cmp	r3, r0
    7d64:	d100      	bne.n	7d68 <work_queue_main+0x1cc>
	list->tail = node;
    7d66:	607a      	str	r2, [r7, #4]
	parent->next = child;
    7d68:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
    7d6c:	f7ff f88c 	bl	6e88 <z_impl_k_sem_give>
}
    7d70:	464a      	mov	r2, r9
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7d72:	f1b8 0f00 	cmp.w	r8, #0
    7d76:	d0ae      	beq.n	7cd6 <work_queue_main+0x13a>
	return node->next;
    7d78:	f8d8 3000 	ldr.w	r3, [r8]
    7d7c:	2b00      	cmp	r3, #0
    7d7e:	bf38      	it	cc
    7d80:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    7d82:	4640      	mov	r0, r8
    7d84:	4691      	mov	r9, r2
    7d86:	4698      	mov	r8, r3
    7d88:	e7e1      	b.n	7d4e <work_queue_main+0x1b2>
	parent->next = child;
    7d8a:	f8c9 2000 	str.w	r2, [r9]
Z_GENLIST_REMOVE(slist, snode)
    7d8e:	687b      	ldr	r3, [r7, #4]
    7d90:	4283      	cmp	r3, r0
	list->tail = node;
    7d92:	bf08      	it	eq
    7d94:	f8c7 9004 	streq.w	r9, [r7, #4]
}
    7d98:	e7e6      	b.n	7d68 <work_queue_main+0x1cc>
    7d9a:	bf00      	nop
    7d9c:	20000c54 	.word	0x20000c54
    7da0:	20000c58 	.word	0x20000c58
    7da4:	00009d74 	.word	0x00009d74
    7da8:	00009dc6 	.word	0x00009dc6
    7dac:	00009ab1 	.word	0x00009ab1
    7db0:	00009ddb 	.word	0x00009ddb
    7db4:	00009d9a 	.word	0x00009d9a
    7db8:	00009db1 	.word	0x00009db1
    7dbc:	0000abf9 	.word	0x0000abf9
    7dc0:	0000abd8 	.word	0x0000abd8

00007dc4 <submit_to_queue_locked>:
{
    7dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7dc6:	68c3      	ldr	r3, [r0, #12]
    7dc8:	079a      	lsls	r2, r3, #30
{
    7dca:	4604      	mov	r4, r0
    7dcc:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7dce:	f3c3 0540 	ubfx	r5, r3, #1, #1
    7dd2:	d42b      	bmi.n	7e2c <submit_to_queue_locked+0x68>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    7dd4:	075f      	lsls	r7, r3, #29
    7dd6:	d42b      	bmi.n	7e30 <submit_to_queue_locked+0x6c>
		if (*queuep == NULL) {
    7dd8:	680a      	ldr	r2, [r1, #0]
    7dda:	b90a      	cbnz	r2, 7de0 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    7ddc:	6882      	ldr	r2, [r0, #8]
    7dde:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    7de0:	07d8      	lsls	r0, r3, #31
    7de2:	d528      	bpl.n	7e36 <submit_to_queue_locked+0x72>
			__ASSERT_NO_MSG(work->queue != NULL);
    7de4:	68a3      	ldr	r3, [r4, #8]
    7de6:	b95b      	cbnz	r3, 7e00 <submit_to_queue_locked+0x3c>
    7de8:	4924      	ldr	r1, [pc, #144]	; (7e7c <submit_to_queue_locked+0xb8>)
    7dea:	4825      	ldr	r0, [pc, #148]	; (7e80 <submit_to_queue_locked+0xbc>)
    7dec:	4a25      	ldr	r2, [pc, #148]	; (7e84 <submit_to_queue_locked+0xc0>)
    7dee:	f44f 73a7 	mov.w	r3, #334	; 0x14e
    7df2:	f000 fe92 	bl	8b1a <printk>
    7df6:	4823      	ldr	r0, [pc, #140]	; (7e84 <submit_to_queue_locked+0xc0>)
    7df8:	f44f 71a7 	mov.w	r1, #334	; 0x14e
    7dfc:	f000 fc9e 	bl	873c <assert_post_action>
			*queuep = work->queue;
    7e00:	68a3      	ldr	r3, [r4, #8]
    7e02:	6033      	str	r3, [r6, #0]
			ret = 2;
    7e04:	2502      	movs	r5, #2
		int rc = queue_submit_locked(*queuep, work);
    7e06:	6837      	ldr	r7, [r6, #0]
	if (queue == NULL) {
    7e08:	b38f      	cbz	r7, 7e6e <submit_to_queue_locked+0xaa>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7e0a:	4b1f      	ldr	r3, [pc, #124]	; (7e88 <submit_to_queue_locked+0xc4>)
    7e0c:	689b      	ldr	r3, [r3, #8]
    7e0e:	42bb      	cmp	r3, r7
    7e10:	d113      	bne.n	7e3a <submit_to_queue_locked+0x76>
    7e12:	f001 fa2f 	bl	9274 <k_is_in_isr>
    7e16:	f080 0001 	eor.w	r0, r0, #1
    7e1a:	b2c0      	uxtb	r0, r0
	bool draining = flag_test(&queue->flags, K_WORK_QUEUE_DRAIN_BIT);
    7e1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7e20:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7e22:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7e26:	d525      	bpl.n	7e74 <submit_to_queue_locked+0xb0>
	} else if (draining && !chained) {
    7e28:	b14a      	cbz	r2, 7e3e <submit_to_queue_locked+0x7a>
    7e2a:	b950      	cbnz	r0, 7e42 <submit_to_queue_locked+0x7e>
		ret = -EBUSY;
    7e2c:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    7e30:	2300      	movs	r3, #0
    7e32:	6033      	str	r3, [r6, #0]
	return ret;
    7e34:	e015      	b.n	7e62 <submit_to_queue_locked+0x9e>
		ret = 1;
    7e36:	2501      	movs	r5, #1
    7e38:	e7e5      	b.n	7e06 <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7e3a:	2000      	movs	r0, #0
    7e3c:	e7ee      	b.n	7e1c <submit_to_queue_locked+0x58>
	} else if (plugged && !draining) {
    7e3e:	071b      	lsls	r3, r3, #28
    7e40:	d4f4      	bmi.n	7e2c <submit_to_queue_locked+0x68>
	parent->next = child;
    7e42:	2300      	movs	r3, #0
    7e44:	6023      	str	r3, [r4, #0]
Z_GENLIST_APPEND(slist, snode)
    7e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    7e4a:	b963      	cbnz	r3, 7e66 <submit_to_queue_locked+0xa2>
	list->head = node;
    7e4c:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    7e50:	4638      	mov	r0, r7
    7e52:	f001 fa6a 	bl	932a <notify_queue_locked>
	*flagp |= BIT(bit);
    7e56:	68e3      	ldr	r3, [r4, #12]
    7e58:	f043 0304 	orr.w	r3, r3, #4
    7e5c:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    7e5e:	6833      	ldr	r3, [r6, #0]
    7e60:	60a3      	str	r3, [r4, #8]
}
    7e62:	4628      	mov	r0, r5
    7e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    7e66:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7e68:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    7e6c:	e7f0      	b.n	7e50 <submit_to_queue_locked+0x8c>
		return -EINVAL;
    7e6e:	f06f 0515 	mvn.w	r5, #21
    7e72:	e7dd      	b.n	7e30 <submit_to_queue_locked+0x6c>
		ret = -ENODEV;
    7e74:	f06f 0512 	mvn.w	r5, #18
    7e78:	e7da      	b.n	7e30 <submit_to_queue_locked+0x6c>
    7e7a:	bf00      	nop
    7e7c:	0000ac10 	.word	0x0000ac10
    7e80:	00009ab1 	.word	0x00009ab1
    7e84:	0000abd8 	.word	0x0000abd8
    7e88:	20000c04 	.word	0x20000c04

00007e8c <k_work_submit_to_queue>:
{
    7e8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
    7e8e:	460c      	mov	r4, r1
{
    7e90:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
    7e92:	b959      	cbnz	r1, 7eac <k_work_submit_to_queue+0x20>
    7e94:	4926      	ldr	r1, [pc, #152]	; (7f30 <k_work_submit_to_queue+0xa4>)
    7e96:	4827      	ldr	r0, [pc, #156]	; (7f34 <k_work_submit_to_queue+0xa8>)
    7e98:	4a27      	ldr	r2, [pc, #156]	; (7f38 <k_work_submit_to_queue+0xac>)
    7e9a:	f240 1369 	movw	r3, #361	; 0x169
    7e9e:	f000 fe3c 	bl	8b1a <printk>
    7ea2:	4825      	ldr	r0, [pc, #148]	; (7f38 <k_work_submit_to_queue+0xac>)
    7ea4:	f240 1169 	movw	r1, #361	; 0x169
    7ea8:	f000 fc48 	bl	873c <assert_post_action>
	__asm__ volatile(
    7eac:	f04f 0320 	mov.w	r3, #32
    7eb0:	f3ef 8511 	mrs	r5, BASEPRI
    7eb4:	f383 8812 	msr	BASEPRI_MAX, r3
    7eb8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7ebc:	481f      	ldr	r0, [pc, #124]	; (7f3c <k_work_submit_to_queue+0xb0>)
    7ebe:	f7ff fa0d 	bl	72dc <z_spin_lock_valid>
    7ec2:	b968      	cbnz	r0, 7ee0 <k_work_submit_to_queue+0x54>
    7ec4:	4a1e      	ldr	r2, [pc, #120]	; (7f40 <k_work_submit_to_queue+0xb4>)
    7ec6:	491f      	ldr	r1, [pc, #124]	; (7f44 <k_work_submit_to_queue+0xb8>)
    7ec8:	481a      	ldr	r0, [pc, #104]	; (7f34 <k_work_submit_to_queue+0xa8>)
    7eca:	2381      	movs	r3, #129	; 0x81
    7ecc:	f000 fe25 	bl	8b1a <printk>
    7ed0:	491a      	ldr	r1, [pc, #104]	; (7f3c <k_work_submit_to_queue+0xb0>)
    7ed2:	481d      	ldr	r0, [pc, #116]	; (7f48 <k_work_submit_to_queue+0xbc>)
    7ed4:	f000 fe21 	bl	8b1a <printk>
    7ed8:	4819      	ldr	r0, [pc, #100]	; (7f40 <k_work_submit_to_queue+0xb4>)
    7eda:	2181      	movs	r1, #129	; 0x81
    7edc:	f000 fc2e 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    7ee0:	4816      	ldr	r0, [pc, #88]	; (7f3c <k_work_submit_to_queue+0xb0>)
    7ee2:	f7ff fa19 	bl	7318 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
    7ee6:	4620      	mov	r0, r4
    7ee8:	a901      	add	r1, sp, #4
    7eea:	f7ff ff6b 	bl	7dc4 <submit_to_queue_locked>
    7eee:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7ef0:	4812      	ldr	r0, [pc, #72]	; (7f3c <k_work_submit_to_queue+0xb0>)
    7ef2:	f7ff fa01 	bl	72f8 <z_spin_unlock_valid>
    7ef6:	b968      	cbnz	r0, 7f14 <k_work_submit_to_queue+0x88>
    7ef8:	4a11      	ldr	r2, [pc, #68]	; (7f40 <k_work_submit_to_queue+0xb4>)
    7efa:	4914      	ldr	r1, [pc, #80]	; (7f4c <k_work_submit_to_queue+0xc0>)
    7efc:	480d      	ldr	r0, [pc, #52]	; (7f34 <k_work_submit_to_queue+0xa8>)
    7efe:	23ac      	movs	r3, #172	; 0xac
    7f00:	f000 fe0b 	bl	8b1a <printk>
    7f04:	490d      	ldr	r1, [pc, #52]	; (7f3c <k_work_submit_to_queue+0xb0>)
    7f06:	4812      	ldr	r0, [pc, #72]	; (7f50 <k_work_submit_to_queue+0xc4>)
    7f08:	f000 fe07 	bl	8b1a <printk>
    7f0c:	480c      	ldr	r0, [pc, #48]	; (7f40 <k_work_submit_to_queue+0xb4>)
    7f0e:	21ac      	movs	r1, #172	; 0xac
    7f10:	f000 fc14 	bl	873c <assert_post_action>
	__asm__ volatile(
    7f14:	f385 8811 	msr	BASEPRI, r5
    7f18:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
    7f1c:	2c00      	cmp	r4, #0
    7f1e:	dd04      	ble.n	7f2a <k_work_submit_to_queue+0x9e>
	return z_impl_k_is_preempt_thread();
    7f20:	f7fe fe84 	bl	6c2c <z_impl_k_is_preempt_thread>
    7f24:	b108      	cbz	r0, 7f2a <k_work_submit_to_queue+0x9e>
	z_impl_k_yield();
    7f26:	f7fe fcf1 	bl	690c <z_impl_k_yield>
}
    7f2a:	4620      	mov	r0, r4
    7f2c:	b003      	add	sp, #12
    7f2e:	bd30      	pop	{r4, r5, pc}
    7f30:	0000ac2b 	.word	0x0000ac2b
    7f34:	00009ab1 	.word	0x00009ab1
    7f38:	0000abd8 	.word	0x0000abd8
    7f3c:	20000c54 	.word	0x20000c54
    7f40:	00009d74 	.word	0x00009d74
    7f44:	00009dc6 	.word	0x00009dc6
    7f48:	00009ddb 	.word	0x00009ddb
    7f4c:	00009d9a 	.word	0x00009d9a
    7f50:	00009db1 	.word	0x00009db1

00007f54 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    7f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7f58:	b088      	sub	sp, #32
    7f5a:	460e      	mov	r6, r1
    7f5c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    7f5e:	4617      	mov	r7, r2
    7f60:	4698      	mov	r8, r3
	__ASSERT_NO_MSG(queue);
    7f62:	4604      	mov	r4, r0
    7f64:	b958      	cbnz	r0, 7f7e <k_work_queue_start+0x2a>
    7f66:	492e      	ldr	r1, [pc, #184]	; (8020 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x20>)
    7f68:	482e      	ldr	r0, [pc, #184]	; (8024 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x24>)
    7f6a:	4a2f      	ldr	r2, [pc, #188]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7f6c:	f240 23b5 	movw	r3, #693	; 0x2b5
    7f70:	f000 fdd3 	bl	8b1a <printk>
    7f74:	482c      	ldr	r0, [pc, #176]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7f76:	f240 21b5 	movw	r1, #693	; 0x2b5
    7f7a:	f000 fbdf 	bl	873c <assert_post_action>
	__ASSERT_NO_MSG(stack);
    7f7e:	b95e      	cbnz	r6, 7f98 <k_work_queue_start+0x44>
    7f80:	492a      	ldr	r1, [pc, #168]	; (802c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x2c>)
    7f82:	4828      	ldr	r0, [pc, #160]	; (8024 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x24>)
    7f84:	4a28      	ldr	r2, [pc, #160]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7f86:	f240 23b6 	movw	r3, #694	; 0x2b6
    7f8a:	f000 fdc6 	bl	8b1a <printk>
    7f8e:	4826      	ldr	r0, [pc, #152]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7f90:	f240 21b6 	movw	r1, #694	; 0x2b6
    7f94:	f000 fbd2 	bl	873c <assert_post_action>
	return (*flagp & BIT(bit)) != 0U;
    7f98:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
    7f9c:	07db      	lsls	r3, r3, #31
    7f9e:	d50b      	bpl.n	7fb8 <k_work_queue_start+0x64>
    7fa0:	4923      	ldr	r1, [pc, #140]	; (8030 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x30>)
    7fa2:	4820      	ldr	r0, [pc, #128]	; (8024 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x24>)
    7fa4:	4a20      	ldr	r2, [pc, #128]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7fa6:	f240 23b7 	movw	r3, #695	; 0x2b7
    7faa:	f000 fdb6 	bl	8b1a <printk>
    7fae:	481e      	ldr	r0, [pc, #120]	; (8028 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x28>)
    7fb0:	f240 21b7 	movw	r1, #695	; 0x2b7
    7fb4:	f000 fbc2 	bl	873c <assert_post_action>
	list->head = NULL;
    7fb8:	2300      	movs	r3, #0
	list->tail = NULL;
    7fba:	e9c4 3320 	strd	r3, r3, [r4, #128]	; 0x80
    7fbe:	f104 0388 	add.w	r3, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    7fc2:	e9c4 3322 	strd	r3, r3, [r4, #136]	; 0x88
    7fc6:	f104 0390 	add.w	r3, r4, #144	; 0x90
    7fca:	e9c4 3324 	strd	r3, r3, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    7fce:	b32d      	cbz	r5, 801c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1c>
    7fd0:	792b      	ldrb	r3, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    7fd2:	2b00      	cmp	r3, #0
    7fd4:	f240 1101 	movw	r1, #257	; 0x101
    7fd8:	bf08      	it	eq
    7fda:	2101      	moveq	r1, #1
	*flagp = flags;
    7fdc:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    7fe0:	f04f 32ff 	mov.w	r2, #4294967295
    7fe4:	f04f 33ff 	mov.w	r3, #4294967295
    7fe8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    7fec:	2200      	movs	r2, #0
    7fee:	e9cd 8203 	strd	r8, r2, [sp, #12]
    7ff2:	e9cd 2201 	strd	r2, r2, [sp, #4]
    7ff6:	4b0f      	ldr	r3, [pc, #60]	; (8034 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x34>)
    7ff8:	9400      	str	r4, [sp, #0]
    7ffa:	463a      	mov	r2, r7
    7ffc:	4631      	mov	r1, r6
    7ffe:	4620      	mov	r0, r4
    8000:	f7ff f88e 	bl	7120 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    8004:	b125      	cbz	r5, 8010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>
    8006:	6829      	ldr	r1, [r5, #0]
    8008:	b111      	cbz	r1, 8010 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10>
	return z_impl_k_thread_name_set(thread, str);
    800a:	4620      	mov	r0, r4
    800c:	f001 f938 	bl	9280 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    8010:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    8012:	b008      	add	sp, #32
    8014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8018:	f001 b935 	b.w	9286 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    801c:	2101      	movs	r1, #1
    801e:	e7dd      	b.n	7fdc <k_work_queue_start+0x88>
    8020:	0000ac3f 	.word	0x0000ac3f
    8024:	00009ab1 	.word	0x00009ab1
    8028:	0000abd8 	.word	0x0000abd8
    802c:	0000ac45 	.word	0x0000ac45
    8030:	0000ac4b 	.word	0x0000ac4b
    8034:	00007b9d 	.word	0x00007b9d

00008038 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    8038:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    803a:	4806      	ldr	r0, [pc, #24]	; (8054 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    803c:	4a06      	ldr	r2, [pc, #24]	; (8058 <z_data_copy+0x20>)
    803e:	4907      	ldr	r1, [pc, #28]	; (805c <z_data_copy+0x24>)
    8040:	1a12      	subs	r2, r2, r0
    8042:	f000 fdb6 	bl	8bb2 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    8046:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    804a:	4a05      	ldr	r2, [pc, #20]	; (8060 <z_data_copy+0x28>)
    804c:	4905      	ldr	r1, [pc, #20]	; (8064 <z_data_copy+0x2c>)
    804e:	4806      	ldr	r0, [pc, #24]	; (8068 <z_data_copy+0x30>)
    8050:	f000 bdaf 	b.w	8bb2 <memcpy>
    8054:	20000000 	.word	0x20000000
    8058:	20000270 	.word	0x20000270
    805c:	0000adb0 	.word	0x0000adb0
    8060:	00000000 	.word	0x00000000
    8064:	0000adb0 	.word	0x0000adb0
    8068:	20000000 	.word	0x20000000

0000806c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    806c:	4a02      	ldr	r2, [pc, #8]	; (8078 <boot_banner+0xc>)
    806e:	4903      	ldr	r1, [pc, #12]	; (807c <boot_banner+0x10>)
    8070:	4803      	ldr	r0, [pc, #12]	; (8080 <boot_banner+0x14>)
    8072:	f000 bd52 	b.w	8b1a <printk>
    8076:	bf00      	nop
    8078:	0000a782 	.word	0x0000a782
    807c:	0000ac7f 	.word	0x0000ac7f
    8080:	0000ac8e 	.word	0x0000ac8e

00008084 <z_heap_aligned_alloc>:
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    8084:	2304      	movs	r3, #4
    8086:	18d2      	adds	r2, r2, r3
#include <string.h>
#include <sys/math_extras.h>
#include <sys/util.h>

static void *z_heap_aligned_alloc(struct k_heap *heap, size_t align, size_t size)
{
    8088:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
    808c:	4606      	mov	r6, r0
    808e:	460d      	mov	r5, r1
    8090:	d20a      	bcs.n	80a8 <z_heap_aligned_alloc+0x24>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
		return NULL;
	}
	__align = align | sizeof(heap_ref);

	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    8092:	f04f 0800 	mov.w	r8, #0
    8096:	f04f 0900 	mov.w	r9, #0
    809a:	e9cd 8900 	strd	r8, r9, [sp]
    809e:	4319      	orrs	r1, r3
    80a0:	f000 f86a 	bl	8178 <k_heap_aligned_alloc>
	if (mem == NULL) {
    80a4:	4604      	mov	r4, r0
    80a6:	b920      	cbnz	r0, 80b2 <z_heap_aligned_alloc+0x2e>
		return NULL;
    80a8:	2400      	movs	r4, #0
	mem = ++heap_ref;
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
		 "misaligned memory at %p (align = %zu)", mem, align);

	return mem;
}
    80aa:	4620      	mov	r0, r4
    80ac:	b002      	add	sp, #8
    80ae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	*heap_ref = heap;
    80b2:	f844 6b04 	str.w	r6, [r4], #4
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
    80b6:	2d00      	cmp	r5, #0
    80b8:	d0f7      	beq.n	80aa <z_heap_aligned_alloc+0x26>
    80ba:	1e6b      	subs	r3, r5, #1
    80bc:	421c      	tst	r4, r3
    80be:	d0f4      	beq.n	80aa <z_heap_aligned_alloc+0x26>
    80c0:	2325      	movs	r3, #37	; 0x25
    80c2:	4a07      	ldr	r2, [pc, #28]	; (80e0 <z_heap_aligned_alloc+0x5c>)
    80c4:	4907      	ldr	r1, [pc, #28]	; (80e4 <z_heap_aligned_alloc+0x60>)
    80c6:	4808      	ldr	r0, [pc, #32]	; (80e8 <z_heap_aligned_alloc+0x64>)
    80c8:	f000 fd27 	bl	8b1a <printk>
    80cc:	4621      	mov	r1, r4
    80ce:	4807      	ldr	r0, [pc, #28]	; (80ec <z_heap_aligned_alloc+0x68>)
    80d0:	462a      	mov	r2, r5
    80d2:	f000 fd22 	bl	8b1a <printk>
    80d6:	4802      	ldr	r0, [pc, #8]	; (80e0 <z_heap_aligned_alloc+0x5c>)
    80d8:	2125      	movs	r1, #37	; 0x25
    80da:	f000 fb2f 	bl	873c <assert_post_action>
    80de:	e7e4      	b.n	80aa <z_heap_aligned_alloc+0x26>
    80e0:	0000acb5 	.word	0x0000acb5
    80e4:	0000acd9 	.word	0x0000acd9
    80e8:	00009ab1 	.word	0x00009ab1
    80ec:	0000ad0b 	.word	0x0000ad0b

000080f0 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    80f0:	b538      	push	{r3, r4, r5, lr}
    80f2:	4604      	mov	r4, r0
    80f4:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    80f6:	f001 f8bd 	bl	9274 <k_is_in_isr>
    80fa:	b950      	cbnz	r0, 8112 <z_thread_aligned_alloc+0x22>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    80fc:	4b06      	ldr	r3, [pc, #24]	; (8118 <z_thread_aligned_alloc+0x28>)
    80fe:	689b      	ldr	r3, [r3, #8]
    8100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
    8102:	b143      	cbz	r3, 8116 <z_thread_aligned_alloc+0x26>
		ret = z_heap_aligned_alloc(heap, align, size);
    8104:	462a      	mov	r2, r5
    8106:	4621      	mov	r1, r4
    8108:	4618      	mov	r0, r3
	} else {
		ret = NULL;
	}

	return ret;
}
    810a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = z_heap_aligned_alloc(heap, align, size);
    810e:	f7ff bfb9 	b.w	8084 <z_heap_aligned_alloc>
		heap = _SYSTEM_HEAP;
    8112:	4b02      	ldr	r3, [pc, #8]	; (811c <z_thread_aligned_alloc+0x2c>)
    8114:	e7f6      	b.n	8104 <z_thread_aligned_alloc+0x14>
}
    8116:	bd38      	pop	{r3, r4, r5, pc}
    8118:	20000c04 	.word	0x20000c04
    811c:	20000208 	.word	0x20000208

00008120 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    8120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8122:	4d0f      	ldr	r5, [pc, #60]	; (8160 <statics_init+0x40>)
    8124:	4c0f      	ldr	r4, [pc, #60]	; (8164 <statics_init+0x44>)
    8126:	4e10      	ldr	r6, [pc, #64]	; (8168 <statics_init+0x48>)
    8128:	462f      	mov	r7, r5
    812a:	42ac      	cmp	r4, r5
    812c:	d90c      	bls.n	8148 <statics_init+0x28>
    812e:	490f      	ldr	r1, [pc, #60]	; (816c <statics_init+0x4c>)
    8130:	480f      	ldr	r0, [pc, #60]	; (8170 <statics_init+0x50>)
    8132:	2318      	movs	r3, #24
    8134:	4632      	mov	r2, r6
    8136:	f000 fcf0 	bl	8b1a <printk>
    813a:	480e      	ldr	r0, [pc, #56]	; (8174 <statics_init+0x54>)
    813c:	f000 fced 	bl	8b1a <printk>
    8140:	2118      	movs	r1, #24
    8142:	4630      	mov	r0, r6
    8144:	f000 fafa 	bl	873c <assert_post_action>
    8148:	42bc      	cmp	r4, r7
    814a:	d301      	bcc.n	8150 <statics_init+0x30>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    814c:	2000      	movs	r0, #0
    814e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8150:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8154:	4620      	mov	r0, r4
    8156:	f001 f8f6 	bl	9346 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    815a:	3418      	adds	r4, #24
    815c:	e7e5      	b.n	812a <statics_init+0xa>
    815e:	bf00      	nop
    8160:	20000220 	.word	0x20000220
    8164:	20000208 	.word	0x20000208
    8168:	0000ad33 	.word	0x0000ad33
    816c:	0000ad55 	.word	0x0000ad55
    8170:	00009ab1 	.word	0x00009ab1
    8174:	0000a6c6 	.word	0x0000a6c6

00008178 <k_heap_aligned_alloc>:
SYS_INIT(statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    8178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    817c:	b087      	sub	sp, #28
    817e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
    8182:	4606      	mov	r6, r0
    8184:	468b      	mov	fp, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    8186:	4640      	mov	r0, r8
    8188:	4649      	mov	r1, r9
{
    818a:	4692      	mov	sl, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    818c:	f001 f887 	bl	929e <sys_clock_timeout_end_calc>
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    8190:	f106 0414 	add.w	r4, r6, #20
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    8194:	e9cd 0104 	strd	r0, r1, [sp, #16]
	__asm__ volatile(
    8198:	f04f 0320 	mov.w	r3, #32
    819c:	f3ef 8511 	mrs	r5, BASEPRI
    81a0:	f383 8812 	msr	BASEPRI_MAX, r3
    81a4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    81a8:	4620      	mov	r0, r4
    81aa:	f7ff f897 	bl	72dc <z_spin_lock_valid>
    81ae:	b968      	cbnz	r0, 81cc <k_heap_aligned_alloc+0x54>
    81b0:	4a3f      	ldr	r2, [pc, #252]	; (82b0 <k_heap_aligned_alloc+0x138>)
    81b2:	4940      	ldr	r1, [pc, #256]	; (82b4 <k_heap_aligned_alloc+0x13c>)
    81b4:	4840      	ldr	r0, [pc, #256]	; (82b8 <k_heap_aligned_alloc+0x140>)
    81b6:	2381      	movs	r3, #129	; 0x81
    81b8:	f000 fcaf 	bl	8b1a <printk>
    81bc:	483f      	ldr	r0, [pc, #252]	; (82bc <k_heap_aligned_alloc+0x144>)
    81be:	4621      	mov	r1, r4
    81c0:	f000 fcab 	bl	8b1a <printk>
    81c4:	483a      	ldr	r0, [pc, #232]	; (82b0 <k_heap_aligned_alloc+0x138>)
    81c6:	2181      	movs	r1, #129	; 0x81
    81c8:	f000 fab8 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    81cc:	4620      	mov	r0, r4
    81ce:	f7ff f8a3 	bl	7318 <z_spin_lock_set_owner>
    81d2:	f3ef 8305 	mrs	r3, IPSR

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
    81d6:	b17b      	cbz	r3, 81f8 <k_heap_aligned_alloc+0x80>
    81d8:	ea58 0309 	orrs.w	r3, r8, r9
    81dc:	d00c      	beq.n	81f8 <k_heap_aligned_alloc+0x80>
    81de:	4938      	ldr	r1, [pc, #224]	; (82c0 <k_heap_aligned_alloc+0x148>)
    81e0:	4a38      	ldr	r2, [pc, #224]	; (82c4 <k_heap_aligned_alloc+0x14c>)
    81e2:	4835      	ldr	r0, [pc, #212]	; (82b8 <k_heap_aligned_alloc+0x140>)
    81e4:	2349      	movs	r3, #73	; 0x49
    81e6:	f000 fc98 	bl	8b1a <printk>
    81ea:	4837      	ldr	r0, [pc, #220]	; (82c8 <k_heap_aligned_alloc+0x150>)
    81ec:	f000 fc95 	bl	8b1a <printk>
    81f0:	4834      	ldr	r0, [pc, #208]	; (82c4 <k_heap_aligned_alloc+0x14c>)
    81f2:	2149      	movs	r1, #73	; 0x49
    81f4:	f000 faa2 	bl	873c <assert_post_action>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    81f8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 82b0 <k_heap_aligned_alloc+0x138>
    81fc:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 82b4 <k_heap_aligned_alloc+0x13c>

	bool blocked_alloc = false;

	while (ret == NULL) {
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    8200:	4652      	mov	r2, sl
    8202:	4659      	mov	r1, fp
    8204:	4630      	mov	r0, r6
    8206:	f7f8 feab 	bl	f60 <sys_heap_aligned_alloc>
    820a:	4607      	mov	r7, r0

		now = sys_clock_tick_get();
    820c:	f7ff fb62 	bl	78d4 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    8210:	b1cf      	cbz	r7, 8246 <k_heap_aligned_alloc+0xce>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8212:	4620      	mov	r0, r4
    8214:	f7ff f870 	bl	72f8 <z_spin_unlock_valid>
    8218:	b968      	cbnz	r0, 8236 <k_heap_aligned_alloc+0xbe>
    821a:	4a25      	ldr	r2, [pc, #148]	; (82b0 <k_heap_aligned_alloc+0x138>)
    821c:	492b      	ldr	r1, [pc, #172]	; (82cc <k_heap_aligned_alloc+0x154>)
    821e:	4826      	ldr	r0, [pc, #152]	; (82b8 <k_heap_aligned_alloc+0x140>)
    8220:	23ac      	movs	r3, #172	; 0xac
    8222:	f000 fc7a 	bl	8b1a <printk>
    8226:	482a      	ldr	r0, [pc, #168]	; (82d0 <k_heap_aligned_alloc+0x158>)
    8228:	4621      	mov	r1, r4
    822a:	f000 fc76 	bl	8b1a <printk>
    822e:	4820      	ldr	r0, [pc, #128]	; (82b0 <k_heap_aligned_alloc+0x138>)
    8230:	21ac      	movs	r1, #172	; 0xac
    8232:	f000 fa83 	bl	873c <assert_post_action>
	__asm__ volatile(
    8236:	f385 8811 	msr	BASEPRI, r5
    823a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    823e:	4638      	mov	r0, r7
    8240:	b007      	add	sp, #28
    8242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    8246:	9b04      	ldr	r3, [sp, #16]
    8248:	1a1b      	subs	r3, r3, r0
    824a:	9302      	str	r3, [sp, #8]
    824c:	9b05      	ldr	r3, [sp, #20]
    824e:	eb63 0301 	sbc.w	r3, r3, r1
    8252:	9303      	str	r3, [sp, #12]
    8254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8258:	2a01      	cmp	r2, #1
    825a:	f173 0300 	sbcs.w	r3, r3, #0
    825e:	dbd8      	blt.n	8212 <k_heap_aligned_alloc+0x9a>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    8260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8264:	4629      	mov	r1, r5
    8266:	e9cd 2300 	strd	r2, r3, [sp]
    826a:	4620      	mov	r0, r4
    826c:	f106 020c 	add.w	r2, r6, #12
    8270:	f7fe f8f2 	bl	6458 <z_pend_curr>
	__asm__ volatile(
    8274:	f04f 0320 	mov.w	r3, #32
    8278:	f3ef 8511 	mrs	r5, BASEPRI
    827c:	f383 8812 	msr	BASEPRI_MAX, r3
    8280:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8284:	4620      	mov	r0, r4
    8286:	f7ff f829 	bl	72dc <z_spin_lock_valid>
    828a:	b968      	cbnz	r0, 82a8 <k_heap_aligned_alloc+0x130>
    828c:	480a      	ldr	r0, [pc, #40]	; (82b8 <k_heap_aligned_alloc+0x140>)
    828e:	2381      	movs	r3, #129	; 0x81
    8290:	4642      	mov	r2, r8
    8292:	4649      	mov	r1, r9
    8294:	f000 fc41 	bl	8b1a <printk>
    8298:	4808      	ldr	r0, [pc, #32]	; (82bc <k_heap_aligned_alloc+0x144>)
    829a:	4621      	mov	r1, r4
    829c:	f000 fc3d 	bl	8b1a <printk>
    82a0:	2181      	movs	r1, #129	; 0x81
    82a2:	4640      	mov	r0, r8
    82a4:	f000 fa4a 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    82a8:	4620      	mov	r0, r4
    82aa:	f7ff f835 	bl	7318 <z_spin_lock_set_owner>
	return k;
    82ae:	e7a7      	b.n	8200 <k_heap_aligned_alloc+0x88>
    82b0:	00009d74 	.word	0x00009d74
    82b4:	00009dc6 	.word	0x00009dc6
    82b8:	00009ab1 	.word	0x00009ab1
    82bc:	00009ddb 	.word	0x00009ddb
    82c0:	0000ad6b 	.word	0x0000ad6b
    82c4:	0000ad33 	.word	0x0000ad33
    82c8:	0000a780 	.word	0x0000a780
    82cc:	00009d9a 	.word	0x00009d9a
    82d0:	00009db1 	.word	0x00009db1

000082d4 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    82d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    82d6:	4605      	mov	r5, r0
    82d8:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    82da:	f100 0414 	add.w	r4, r0, #20
    82de:	f04f 0320 	mov.w	r3, #32
    82e2:	f3ef 8711 	mrs	r7, BASEPRI
    82e6:	f383 8812 	msr	BASEPRI_MAX, r3
    82ea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    82ee:	4620      	mov	r0, r4
    82f0:	f7fe fff4 	bl	72dc <z_spin_lock_valid>
    82f4:	b968      	cbnz	r0, 8312 <k_heap_free+0x3e>
    82f6:	4a1b      	ldr	r2, [pc, #108]	; (8364 <k_heap_free+0x90>)
    82f8:	491b      	ldr	r1, [pc, #108]	; (8368 <k_heap_free+0x94>)
    82fa:	481c      	ldr	r0, [pc, #112]	; (836c <k_heap_free+0x98>)
    82fc:	2381      	movs	r3, #129	; 0x81
    82fe:	f000 fc0c 	bl	8b1a <printk>
    8302:	481b      	ldr	r0, [pc, #108]	; (8370 <k_heap_free+0x9c>)
    8304:	4621      	mov	r1, r4
    8306:	f000 fc08 	bl	8b1a <printk>
    830a:	4816      	ldr	r0, [pc, #88]	; (8364 <k_heap_free+0x90>)
    830c:	2181      	movs	r1, #129	; 0x81
    830e:	f000 fa15 	bl	873c <assert_post_action>
	z_spin_lock_set_owner(l);
    8312:	4620      	mov	r0, r4
    8314:	f7ff f800 	bl	7318 <z_spin_lock_set_owner>

	sys_heap_free(&h->heap, mem);
    8318:	4628      	mov	r0, r5
    831a:	4631      	mov	r1, r6
    831c:	f7f8 fdd4 	bl	ec8 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    8320:	f105 000c 	add.w	r0, r5, #12
    8324:	f000 ff96 	bl	9254 <z_unpend_all>
    8328:	b128      	cbz	r0, 8336 <k_heap_free+0x62>
		z_reschedule(&h->lock, key);
    832a:	4639      	mov	r1, r7
    832c:	4620      	mov	r0, r4
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    832e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		z_reschedule(&h->lock, key);
    8332:	f7fd bc3f 	b.w	5bb4 <z_reschedule>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8336:	4620      	mov	r0, r4
    8338:	f7fe ffde 	bl	72f8 <z_spin_unlock_valid>
    833c:	b968      	cbnz	r0, 835a <k_heap_free+0x86>
    833e:	4a09      	ldr	r2, [pc, #36]	; (8364 <k_heap_free+0x90>)
    8340:	490c      	ldr	r1, [pc, #48]	; (8374 <k_heap_free+0xa0>)
    8342:	480a      	ldr	r0, [pc, #40]	; (836c <k_heap_free+0x98>)
    8344:	23ac      	movs	r3, #172	; 0xac
    8346:	f000 fbe8 	bl	8b1a <printk>
    834a:	480b      	ldr	r0, [pc, #44]	; (8378 <k_heap_free+0xa4>)
    834c:	4621      	mov	r1, r4
    834e:	f000 fbe4 	bl	8b1a <printk>
    8352:	4804      	ldr	r0, [pc, #16]	; (8364 <k_heap_free+0x90>)
    8354:	21ac      	movs	r1, #172	; 0xac
    8356:	f000 f9f1 	bl	873c <assert_post_action>
	__asm__ volatile(
    835a:	f387 8811 	msr	BASEPRI, r7
    835e:	f3bf 8f6f 	isb	sy
}
    8362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8364:	00009d74 	.word	0x00009d74
    8368:	00009dc6 	.word	0x00009dc6
    836c:	00009ab1 	.word	0x00009ab1
    8370:	00009ddb 	.word	0x00009ddb
    8374:	00009d9a 	.word	0x00009d9a
    8378:	00009db1 	.word	0x00009db1

0000837c <nrf_cc3xx_platform_init_no_rng>:
    837c:	b510      	push	{r4, lr}
    837e:	4c0a      	ldr	r4, [pc, #40]	; (83a8 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8380:	6823      	ldr	r3, [r4, #0]
    8382:	b11b      	cbz	r3, 838c <nrf_cc3xx_platform_init_no_rng+0x10>
    8384:	2301      	movs	r3, #1
    8386:	6023      	str	r3, [r4, #0]
    8388:	2000      	movs	r0, #0
    838a:	bd10      	pop	{r4, pc}
    838c:	f000 f8d6 	bl	853c <CC_LibInitNoRng>
    8390:	2800      	cmp	r0, #0
    8392:	d0f7      	beq.n	8384 <nrf_cc3xx_platform_init_no_rng+0x8>
    8394:	3801      	subs	r0, #1
    8396:	2806      	cmp	r0, #6
    8398:	d803      	bhi.n	83a2 <nrf_cc3xx_platform_init_no_rng+0x26>
    839a:	4b04      	ldr	r3, [pc, #16]	; (83ac <nrf_cc3xx_platform_init_no_rng+0x30>)
    839c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    83a0:	bd10      	pop	{r4, pc}
    83a2:	4803      	ldr	r0, [pc, #12]	; (83b0 <nrf_cc3xx_platform_init_no_rng+0x34>)
    83a4:	bd10      	pop	{r4, pc}
    83a6:	bf00      	nop
    83a8:	20000c60 	.word	0x20000c60
    83ac:	000097b4 	.word	0x000097b4
    83b0:	ffff8ffe 	.word	0xffff8ffe

000083b4 <nrf_cc3xx_platform_abort>:
    83b4:	f3bf 8f4f 	dsb	sy
    83b8:	4905      	ldr	r1, [pc, #20]	; (83d0 <nrf_cc3xx_platform_abort+0x1c>)
    83ba:	4b06      	ldr	r3, [pc, #24]	; (83d4 <nrf_cc3xx_platform_abort+0x20>)
    83bc:	68ca      	ldr	r2, [r1, #12]
    83be:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    83c2:	4313      	orrs	r3, r2
    83c4:	60cb      	str	r3, [r1, #12]
    83c6:	f3bf 8f4f 	dsb	sy
    83ca:	bf00      	nop
    83cc:	e7fd      	b.n	83ca <nrf_cc3xx_platform_abort+0x16>
    83ce:	bf00      	nop
    83d0:	e000ed00 	.word	0xe000ed00
    83d4:	05fa0004 	.word	0x05fa0004

000083d8 <CC_PalAbort>:
    83d8:	b4f0      	push	{r4, r5, r6, r7}
    83da:	4f09      	ldr	r7, [pc, #36]	; (8400 <CC_PalAbort+0x28>)
    83dc:	4e09      	ldr	r6, [pc, #36]	; (8404 <CC_PalAbort+0x2c>)
    83de:	4c0a      	ldr	r4, [pc, #40]	; (8408 <CC_PalAbort+0x30>)
    83e0:	4a0a      	ldr	r2, [pc, #40]	; (840c <CC_PalAbort+0x34>)
    83e2:	4d0b      	ldr	r5, [pc, #44]	; (8410 <CC_PalAbort+0x38>)
    83e4:	490b      	ldr	r1, [pc, #44]	; (8414 <CC_PalAbort+0x3c>)
    83e6:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    83ea:	603b      	str	r3, [r7, #0]
    83ec:	6852      	ldr	r2, [r2, #4]
    83ee:	6033      	str	r3, [r6, #0]
    83f0:	6023      	str	r3, [r4, #0]
    83f2:	2400      	movs	r4, #0
    83f4:	602b      	str	r3, [r5, #0]
    83f6:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    83fa:	bcf0      	pop	{r4, r5, r6, r7}
    83fc:	4710      	bx	r2
    83fe:	bf00      	nop
    8400:	5002b400 	.word	0x5002b400
    8404:	5002b404 	.word	0x5002b404
    8408:	5002b408 	.word	0x5002b408
    840c:	2000018c 	.word	0x2000018c
    8410:	5002b40c 	.word	0x5002b40c
    8414:	5002a000 	.word	0x5002a000

00008418 <nrf_cc3xx_platform_set_abort>:
    8418:	e9d0 1200 	ldrd	r1, r2, [r0]
    841c:	4b01      	ldr	r3, [pc, #4]	; (8424 <nrf_cc3xx_platform_set_abort+0xc>)
    841e:	e9c3 1200 	strd	r1, r2, [r3]
    8422:	4770      	bx	lr
    8424:	2000018c 	.word	0x2000018c

00008428 <mutex_free>:
    8428:	b510      	push	{r4, lr}
    842a:	4604      	mov	r4, r0
    842c:	b130      	cbz	r0, 843c <mutex_free+0x14>
    842e:	6863      	ldr	r3, [r4, #4]
    8430:	06db      	lsls	r3, r3, #27
    8432:	d502      	bpl.n	843a <mutex_free+0x12>
    8434:	2300      	movs	r3, #0
    8436:	6023      	str	r3, [r4, #0]
    8438:	6063      	str	r3, [r4, #4]
    843a:	bd10      	pop	{r4, pc}
    843c:	4b02      	ldr	r3, [pc, #8]	; (8448 <mutex_free+0x20>)
    843e:	4803      	ldr	r0, [pc, #12]	; (844c <mutex_free+0x24>)
    8440:	685b      	ldr	r3, [r3, #4]
    8442:	4798      	blx	r3
    8444:	e7f3      	b.n	842e <mutex_free+0x6>
    8446:	bf00      	nop
    8448:	2000018c 	.word	0x2000018c
    844c:	000097d0 	.word	0x000097d0

00008450 <mutex_unlock>:
    8450:	b168      	cbz	r0, 846e <mutex_unlock+0x1e>
    8452:	6843      	ldr	r3, [r0, #4]
    8454:	b13b      	cbz	r3, 8466 <mutex_unlock+0x16>
    8456:	06db      	lsls	r3, r3, #27
    8458:	d507      	bpl.n	846a <mutex_unlock+0x1a>
    845a:	f3bf 8f5f 	dmb	sy
    845e:	2300      	movs	r3, #0
    8460:	6003      	str	r3, [r0, #0]
    8462:	4618      	mov	r0, r3
    8464:	4770      	bx	lr
    8466:	4803      	ldr	r0, [pc, #12]	; (8474 <mutex_unlock+0x24>)
    8468:	4770      	bx	lr
    846a:	4803      	ldr	r0, [pc, #12]	; (8478 <mutex_unlock+0x28>)
    846c:	4770      	bx	lr
    846e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8472:	4770      	bx	lr
    8474:	ffff8fea 	.word	0xffff8fea
    8478:	ffff8fe9 	.word	0xffff8fe9

0000847c <mutex_init>:
    847c:	b510      	push	{r4, lr}
    847e:	4604      	mov	r4, r0
    8480:	b120      	cbz	r0, 848c <mutex_init+0x10>
    8482:	2200      	movs	r2, #0
    8484:	2311      	movs	r3, #17
    8486:	6022      	str	r2, [r4, #0]
    8488:	6063      	str	r3, [r4, #4]
    848a:	bd10      	pop	{r4, pc}
    848c:	4801      	ldr	r0, [pc, #4]	; (8494 <mutex_init+0x18>)
    848e:	f7ff ffa3 	bl	83d8 <CC_PalAbort>
    8492:	e7f6      	b.n	8482 <mutex_init+0x6>
    8494:	000097f8 	.word	0x000097f8

00008498 <mutex_lock>:
    8498:	b1c0      	cbz	r0, 84cc <mutex_lock+0x34>
    849a:	6843      	ldr	r3, [r0, #4]
    849c:	b1a3      	cbz	r3, 84c8 <mutex_lock+0x30>
    849e:	06db      	lsls	r3, r3, #27
    84a0:	d510      	bpl.n	84c4 <mutex_lock+0x2c>
    84a2:	2201      	movs	r2, #1
    84a4:	f3bf 8f5b 	dmb	ish
    84a8:	e850 3f00 	ldrex	r3, [r0]
    84ac:	e840 2100 	strex	r1, r2, [r0]
    84b0:	2900      	cmp	r1, #0
    84b2:	d1f9      	bne.n	84a8 <mutex_lock+0x10>
    84b4:	f3bf 8f5b 	dmb	ish
    84b8:	2b01      	cmp	r3, #1
    84ba:	d0f3      	beq.n	84a4 <mutex_lock+0xc>
    84bc:	f3bf 8f5f 	dmb	sy
    84c0:	2000      	movs	r0, #0
    84c2:	4770      	bx	lr
    84c4:	4803      	ldr	r0, [pc, #12]	; (84d4 <mutex_lock+0x3c>)
    84c6:	4770      	bx	lr
    84c8:	4803      	ldr	r0, [pc, #12]	; (84d8 <mutex_lock+0x40>)
    84ca:	4770      	bx	lr
    84cc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    84d0:	4770      	bx	lr
    84d2:	bf00      	nop
    84d4:	ffff8fe9 	.word	0xffff8fe9
    84d8:	ffff8fea 	.word	0xffff8fea

000084dc <nrf_cc3xx_platform_set_mutexes>:
    84dc:	b570      	push	{r4, r5, r6, lr}
    84de:	e9d0 2300 	ldrd	r2, r3, [r0]
    84e2:	4c13      	ldr	r4, [pc, #76]	; (8530 <nrf_cc3xx_platform_set_mutexes+0x54>)
    84e4:	4d13      	ldr	r5, [pc, #76]	; (8534 <nrf_cc3xx_platform_set_mutexes+0x58>)
    84e6:	e9c4 2300 	strd	r2, r3, [r4]
    84ea:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    84ee:	e9c4 6302 	strd	r6, r3, [r4, #8]
    84f2:	4b11      	ldr	r3, [pc, #68]	; (8538 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    84f4:	6808      	ldr	r0, [r1, #0]
    84f6:	6018      	str	r0, [r3, #0]
    84f8:	6848      	ldr	r0, [r1, #4]
    84fa:	6058      	str	r0, [r3, #4]
    84fc:	6888      	ldr	r0, [r1, #8]
    84fe:	6098      	str	r0, [r3, #8]
    8500:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    8504:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    8508:	60de      	str	r6, [r3, #12]
    850a:	6118      	str	r0, [r3, #16]
    850c:	06cb      	lsls	r3, r1, #27
    850e:	d50d      	bpl.n	852c <nrf_cc3xx_platform_set_mutexes+0x50>
    8510:	2300      	movs	r3, #0
    8512:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    8516:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    851a:	f505 7088 	add.w	r0, r5, #272	; 0x110
    851e:	4790      	blx	r2
    8520:	6823      	ldr	r3, [r4, #0]
    8522:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    8526:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    852a:	4718      	bx	r3
    852c:	bd70      	pop	{r4, r5, r6, pc}
    852e:	bf00      	nop
    8530:	2000019c 	.word	0x2000019c
    8534:	20000c7c 	.word	0x20000c7c
    8538:	200001ac 	.word	0x200001ac

0000853c <CC_LibInitNoRng>:
    853c:	b510      	push	{r4, lr}
    853e:	f000 f833 	bl	85a8 <CC_HalInit>
    8542:	b120      	cbz	r0, 854e <CC_LibInitNoRng+0x12>
    8544:	2403      	movs	r4, #3
    8546:	f000 f867 	bl	8618 <CC_PalTerminate>
    854a:	4620      	mov	r0, r4
    854c:	bd10      	pop	{r4, pc}
    854e:	f000 f835 	bl	85bc <CC_PalInit>
    8552:	b990      	cbnz	r0, 857a <CC_LibInitNoRng+0x3e>
    8554:	f000 f8b0 	bl	86b8 <CC_PalPowerSaveModeSelect>
    8558:	b990      	cbnz	r0, 8580 <CC_LibInitNoRng+0x44>
    855a:	4b0f      	ldr	r3, [pc, #60]	; (8598 <CC_LibInitNoRng+0x5c>)
    855c:	681b      	ldr	r3, [r3, #0]
    855e:	0e1b      	lsrs	r3, r3, #24
    8560:	2bf0      	cmp	r3, #240	; 0xf0
    8562:	d108      	bne.n	8576 <CC_LibInitNoRng+0x3a>
    8564:	4a0d      	ldr	r2, [pc, #52]	; (859c <CC_LibInitNoRng+0x60>)
    8566:	4b0e      	ldr	r3, [pc, #56]	; (85a0 <CC_LibInitNoRng+0x64>)
    8568:	6812      	ldr	r2, [r2, #0]
    856a:	429a      	cmp	r2, r3
    856c:	d00a      	beq.n	8584 <CC_LibInitNoRng+0x48>
    856e:	2407      	movs	r4, #7
    8570:	f000 f81c 	bl	85ac <CC_HalTerminate>
    8574:	e7e7      	b.n	8546 <CC_LibInitNoRng+0xa>
    8576:	2406      	movs	r4, #6
    8578:	e7fa      	b.n	8570 <CC_LibInitNoRng+0x34>
    857a:	2404      	movs	r4, #4
    857c:	4620      	mov	r0, r4
    857e:	bd10      	pop	{r4, pc}
    8580:	2400      	movs	r4, #0
    8582:	e7f5      	b.n	8570 <CC_LibInitNoRng+0x34>
    8584:	2001      	movs	r0, #1
    8586:	f000 f897 	bl	86b8 <CC_PalPowerSaveModeSelect>
    858a:	4604      	mov	r4, r0
    858c:	2800      	cmp	r0, #0
    858e:	d1f7      	bne.n	8580 <CC_LibInitNoRng+0x44>
    8590:	4b04      	ldr	r3, [pc, #16]	; (85a4 <CC_LibInitNoRng+0x68>)
    8592:	6018      	str	r0, [r3, #0]
    8594:	e7d9      	b.n	854a <CC_LibInitNoRng+0xe>
    8596:	bf00      	nop
    8598:	5002b928 	.word	0x5002b928
    859c:	5002ba24 	.word	0x5002ba24
    85a0:	20e00000 	.word	0x20e00000
    85a4:	5002ba0c 	.word	0x5002ba0c

000085a8 <CC_HalInit>:
    85a8:	2000      	movs	r0, #0
    85aa:	4770      	bx	lr

000085ac <CC_HalTerminate>:
    85ac:	2000      	movs	r0, #0
    85ae:	4770      	bx	lr

000085b0 <CC_HalMaskInterrupt>:
    85b0:	4b01      	ldr	r3, [pc, #4]	; (85b8 <CC_HalMaskInterrupt+0x8>)
    85b2:	6018      	str	r0, [r3, #0]
    85b4:	4770      	bx	lr
    85b6:	bf00      	nop
    85b8:	5002ba04 	.word	0x5002ba04

000085bc <CC_PalInit>:
    85bc:	b510      	push	{r4, lr}
    85be:	4811      	ldr	r0, [pc, #68]	; (8604 <CC_PalInit+0x48>)
    85c0:	f000 f848 	bl	8654 <CC_PalMutexCreate>
    85c4:	b100      	cbz	r0, 85c8 <CC_PalInit+0xc>
    85c6:	bd10      	pop	{r4, pc}
    85c8:	480f      	ldr	r0, [pc, #60]	; (8608 <CC_PalInit+0x4c>)
    85ca:	f000 f843 	bl	8654 <CC_PalMutexCreate>
    85ce:	2800      	cmp	r0, #0
    85d0:	d1f9      	bne.n	85c6 <CC_PalInit+0xa>
    85d2:	4c0e      	ldr	r4, [pc, #56]	; (860c <CC_PalInit+0x50>)
    85d4:	4620      	mov	r0, r4
    85d6:	f000 f83d 	bl	8654 <CC_PalMutexCreate>
    85da:	2800      	cmp	r0, #0
    85dc:	d1f3      	bne.n	85c6 <CC_PalInit+0xa>
    85de:	4b0c      	ldr	r3, [pc, #48]	; (8610 <CC_PalInit+0x54>)
    85e0:	480c      	ldr	r0, [pc, #48]	; (8614 <CC_PalInit+0x58>)
    85e2:	601c      	str	r4, [r3, #0]
    85e4:	f000 f836 	bl	8654 <CC_PalMutexCreate>
    85e8:	4601      	mov	r1, r0
    85ea:	2800      	cmp	r0, #0
    85ec:	d1eb      	bne.n	85c6 <CC_PalInit+0xa>
    85ee:	f000 f82d 	bl	864c <CC_PalDmaInit>
    85f2:	4604      	mov	r4, r0
    85f4:	b108      	cbz	r0, 85fa <CC_PalInit+0x3e>
    85f6:	4620      	mov	r0, r4
    85f8:	bd10      	pop	{r4, pc}
    85fa:	f000 f83f 	bl	867c <CC_PalPowerSaveModeInit>
    85fe:	4620      	mov	r0, r4
    8600:	e7fa      	b.n	85f8 <CC_PalInit+0x3c>
    8602:	bf00      	nop
    8604:	200001e4 	.word	0x200001e4
    8608:	200001d8 	.word	0x200001d8
    860c:	200001e0 	.word	0x200001e0
    8610:	200001e8 	.word	0x200001e8
    8614:	200001dc 	.word	0x200001dc

00008618 <CC_PalTerminate>:
    8618:	b508      	push	{r3, lr}
    861a:	4808      	ldr	r0, [pc, #32]	; (863c <CC_PalTerminate+0x24>)
    861c:	f000 f824 	bl	8668 <CC_PalMutexDestroy>
    8620:	4807      	ldr	r0, [pc, #28]	; (8640 <CC_PalTerminate+0x28>)
    8622:	f000 f821 	bl	8668 <CC_PalMutexDestroy>
    8626:	4807      	ldr	r0, [pc, #28]	; (8644 <CC_PalTerminate+0x2c>)
    8628:	f000 f81e 	bl	8668 <CC_PalMutexDestroy>
    862c:	4806      	ldr	r0, [pc, #24]	; (8648 <CC_PalTerminate+0x30>)
    862e:	f000 f81b 	bl	8668 <CC_PalMutexDestroy>
    8632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8636:	f000 b80b 	b.w	8650 <CC_PalDmaTerminate>
    863a:	bf00      	nop
    863c:	200001e4 	.word	0x200001e4
    8640:	200001d8 	.word	0x200001d8
    8644:	200001e0 	.word	0x200001e0
    8648:	200001dc 	.word	0x200001dc

0000864c <CC_PalDmaInit>:
    864c:	2000      	movs	r0, #0
    864e:	4770      	bx	lr

00008650 <CC_PalDmaTerminate>:
    8650:	4770      	bx	lr
    8652:	bf00      	nop

00008654 <CC_PalMutexCreate>:
    8654:	b508      	push	{r3, lr}
    8656:	4b03      	ldr	r3, [pc, #12]	; (8664 <CC_PalMutexCreate+0x10>)
    8658:	6802      	ldr	r2, [r0, #0]
    865a:	681b      	ldr	r3, [r3, #0]
    865c:	6810      	ldr	r0, [r2, #0]
    865e:	4798      	blx	r3
    8660:	2000      	movs	r0, #0
    8662:	bd08      	pop	{r3, pc}
    8664:	2000019c 	.word	0x2000019c

00008668 <CC_PalMutexDestroy>:
    8668:	b508      	push	{r3, lr}
    866a:	4b03      	ldr	r3, [pc, #12]	; (8678 <CC_PalMutexDestroy+0x10>)
    866c:	6802      	ldr	r2, [r0, #0]
    866e:	685b      	ldr	r3, [r3, #4]
    8670:	6810      	ldr	r0, [r2, #0]
    8672:	4798      	blx	r3
    8674:	2000      	movs	r0, #0
    8676:	bd08      	pop	{r3, pc}
    8678:	2000019c 	.word	0x2000019c

0000867c <CC_PalPowerSaveModeInit>:
    867c:	b570      	push	{r4, r5, r6, lr}
    867e:	4c09      	ldr	r4, [pc, #36]	; (86a4 <CC_PalPowerSaveModeInit+0x28>)
    8680:	4d09      	ldr	r5, [pc, #36]	; (86a8 <CC_PalPowerSaveModeInit+0x2c>)
    8682:	6920      	ldr	r0, [r4, #16]
    8684:	68ab      	ldr	r3, [r5, #8]
    8686:	4798      	blx	r3
    8688:	b118      	cbz	r0, 8692 <CC_PalPowerSaveModeInit+0x16>
    868a:	4b08      	ldr	r3, [pc, #32]	; (86ac <CC_PalPowerSaveModeInit+0x30>)
    868c:	4808      	ldr	r0, [pc, #32]	; (86b0 <CC_PalPowerSaveModeInit+0x34>)
    868e:	685b      	ldr	r3, [r3, #4]
    8690:	4798      	blx	r3
    8692:	4a08      	ldr	r2, [pc, #32]	; (86b4 <CC_PalPowerSaveModeInit+0x38>)
    8694:	68eb      	ldr	r3, [r5, #12]
    8696:	6920      	ldr	r0, [r4, #16]
    8698:	2100      	movs	r1, #0
    869a:	6011      	str	r1, [r2, #0]
    869c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    86a0:	4718      	bx	r3
    86a2:	bf00      	nop
    86a4:	200001ac 	.word	0x200001ac
    86a8:	2000019c 	.word	0x2000019c
    86ac:	2000018c 	.word	0x2000018c
    86b0:	0000981c 	.word	0x0000981c
    86b4:	20000c74 	.word	0x20000c74

000086b8 <CC_PalPowerSaveModeSelect>:
    86b8:	b570      	push	{r4, r5, r6, lr}
    86ba:	4d1a      	ldr	r5, [pc, #104]	; (8724 <CC_PalPowerSaveModeSelect+0x6c>)
    86bc:	4e1a      	ldr	r6, [pc, #104]	; (8728 <CC_PalPowerSaveModeSelect+0x70>)
    86be:	4604      	mov	r4, r0
    86c0:	68b2      	ldr	r2, [r6, #8]
    86c2:	6928      	ldr	r0, [r5, #16]
    86c4:	4790      	blx	r2
    86c6:	b9f0      	cbnz	r0, 8706 <CC_PalPowerSaveModeSelect+0x4e>
    86c8:	b15c      	cbz	r4, 86e2 <CC_PalPowerSaveModeSelect+0x2a>
    86ca:	4c18      	ldr	r4, [pc, #96]	; (872c <CC_PalPowerSaveModeSelect+0x74>)
    86cc:	6823      	ldr	r3, [r4, #0]
    86ce:	b1ab      	cbz	r3, 86fc <CC_PalPowerSaveModeSelect+0x44>
    86d0:	2b01      	cmp	r3, #1
    86d2:	d01a      	beq.n	870a <CC_PalPowerSaveModeSelect+0x52>
    86d4:	3b01      	subs	r3, #1
    86d6:	6023      	str	r3, [r4, #0]
    86d8:	6928      	ldr	r0, [r5, #16]
    86da:	68f3      	ldr	r3, [r6, #12]
    86dc:	4798      	blx	r3
    86de:	2000      	movs	r0, #0
    86e0:	bd70      	pop	{r4, r5, r6, pc}
    86e2:	4c12      	ldr	r4, [pc, #72]	; (872c <CC_PalPowerSaveModeSelect+0x74>)
    86e4:	6821      	ldr	r1, [r4, #0]
    86e6:	b939      	cbnz	r1, 86f8 <CC_PalPowerSaveModeSelect+0x40>
    86e8:	4b11      	ldr	r3, [pc, #68]	; (8730 <CC_PalPowerSaveModeSelect+0x78>)
    86ea:	4a12      	ldr	r2, [pc, #72]	; (8734 <CC_PalPowerSaveModeSelect+0x7c>)
    86ec:	2001      	movs	r0, #1
    86ee:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    86f2:	6813      	ldr	r3, [r2, #0]
    86f4:	2b00      	cmp	r3, #0
    86f6:	d1fc      	bne.n	86f2 <CC_PalPowerSaveModeSelect+0x3a>
    86f8:	3101      	adds	r1, #1
    86fa:	6021      	str	r1, [r4, #0]
    86fc:	68f3      	ldr	r3, [r6, #12]
    86fe:	6928      	ldr	r0, [r5, #16]
    8700:	4798      	blx	r3
    8702:	2000      	movs	r0, #0
    8704:	bd70      	pop	{r4, r5, r6, pc}
    8706:	480c      	ldr	r0, [pc, #48]	; (8738 <CC_PalPowerSaveModeSelect+0x80>)
    8708:	bd70      	pop	{r4, r5, r6, pc}
    870a:	4a0a      	ldr	r2, [pc, #40]	; (8734 <CC_PalPowerSaveModeSelect+0x7c>)
    870c:	6813      	ldr	r3, [r2, #0]
    870e:	2b00      	cmp	r3, #0
    8710:	d1fc      	bne.n	870c <CC_PalPowerSaveModeSelect+0x54>
    8712:	4a07      	ldr	r2, [pc, #28]	; (8730 <CC_PalPowerSaveModeSelect+0x78>)
    8714:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    8718:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    871c:	f7ff ff48 	bl	85b0 <CC_HalMaskInterrupt>
    8720:	6823      	ldr	r3, [r4, #0]
    8722:	e7d7      	b.n	86d4 <CC_PalPowerSaveModeSelect+0x1c>
    8724:	200001ac 	.word	0x200001ac
    8728:	2000019c 	.word	0x2000019c
    872c:	20000c74 	.word	0x20000c74
    8730:	5002a000 	.word	0x5002a000
    8734:	5002b910 	.word	0x5002b910
    8738:	ffff8fe9 	.word	0xffff8fe9

0000873c <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    873c:	4040      	eors	r0, r0
    873e:	f380 8811 	msr	BASEPRI, r0
    8742:	f04f 0004 	mov.w	r0, #4
    8746:	df02      	svc	2
}
    8748:	4770      	bx	lr

0000874a <encode_uint>:
{
    874a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    874e:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    8750:	78d3      	ldrb	r3, [r2, #3]
{
    8752:	4614      	mov	r4, r2
	switch (specifier) {
    8754:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    8756:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    875a:	4606      	mov	r6, r0
    875c:	460f      	mov	r7, r1
    875e:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    8760:	d02d      	beq.n	87be <encode_uint+0x74>
    8762:	d828      	bhi.n	87b6 <encode_uint+0x6c>
		return 16;
    8764:	2b58      	cmp	r3, #88	; 0x58
    8766:	bf14      	ite	ne
    8768:	250a      	movne	r5, #10
    876a:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    876c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    8770:	46aa      	mov	sl, r5
    8772:	f04f 0b00 	mov.w	fp, #0
    8776:	4652      	mov	r2, sl
    8778:	465b      	mov	r3, fp
    877a:	4630      	mov	r0, r6
    877c:	4639      	mov	r1, r7
    877e:	f7f7 fcbf 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8782:	2a09      	cmp	r2, #9
    8784:	b2d3      	uxtb	r3, r2
    8786:	d81f      	bhi.n	87c8 <encode_uint+0x7e>
    8788:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    878a:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    878c:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    878e:	bf08      	it	eq
    8790:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8792:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    8796:	d301      	bcc.n	879c <encode_uint+0x52>
    8798:	45c8      	cmp	r8, r9
    879a:	d812      	bhi.n	87c2 <encode_uint+0x78>
	if (conv->flag_hash) {
    879c:	7823      	ldrb	r3, [r4, #0]
    879e:	069b      	lsls	r3, r3, #26
    87a0:	d505      	bpl.n	87ae <encode_uint+0x64>
		if (radix == 8) {
    87a2:	2d08      	cmp	r5, #8
    87a4:	d116      	bne.n	87d4 <encode_uint+0x8a>
			conv->altform_0 = true;
    87a6:	78a3      	ldrb	r3, [r4, #2]
    87a8:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    87ac:	70a3      	strb	r3, [r4, #2]
}
    87ae:	4640      	mov	r0, r8
    87b0:	b003      	add	sp, #12
    87b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    87b6:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    87ba:	2b70      	cmp	r3, #112	; 0x70
    87bc:	e7d3      	b.n	8766 <encode_uint+0x1c>
	switch (specifier) {
    87be:	2508      	movs	r5, #8
    87c0:	e7d4      	b.n	876c <encode_uint+0x22>
		value /= radix;
    87c2:	4606      	mov	r6, r0
    87c4:	460f      	mov	r7, r1
    87c6:	e7d6      	b.n	8776 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    87c8:	9a01      	ldr	r2, [sp, #4]
    87ca:	2a19      	cmp	r2, #25
    87cc:	bf94      	ite	ls
    87ce:	3337      	addls	r3, #55	; 0x37
    87d0:	3357      	addhi	r3, #87	; 0x57
    87d2:	e7da      	b.n	878a <encode_uint+0x40>
		} else if (radix == 16) {
    87d4:	2d10      	cmp	r5, #16
    87d6:	d1ea      	bne.n	87ae <encode_uint+0x64>
			conv->altform_0c = true;
    87d8:	78a3      	ldrb	r3, [r4, #2]
    87da:	f043 0310 	orr.w	r3, r3, #16
    87de:	e7e5      	b.n	87ac <encode_uint+0x62>

000087e0 <outs>:
{
    87e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    87e4:	4607      	mov	r7, r0
    87e6:	4688      	mov	r8, r1
    87e8:	4615      	mov	r5, r2
    87ea:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    87ec:	4614      	mov	r4, r2
    87ee:	42b4      	cmp	r4, r6
    87f0:	eba4 0005 	sub.w	r0, r4, r5
    87f4:	d302      	bcc.n	87fc <outs+0x1c>
    87f6:	b93e      	cbnz	r6, 8808 <outs+0x28>
    87f8:	7823      	ldrb	r3, [r4, #0]
    87fa:	b12b      	cbz	r3, 8808 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    87fc:	f814 0b01 	ldrb.w	r0, [r4], #1
    8800:	4641      	mov	r1, r8
    8802:	47b8      	blx	r7
		if (rc < 0) {
    8804:	2800      	cmp	r0, #0
    8806:	daf2      	bge.n	87ee <outs+0xe>
}
    8808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000880c <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    880c:	4770      	bx	lr

0000880e <chunk_size>:
		return ((uint16_t *)cmem)[f];
    880e:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    8812:	8840      	ldrh	r0, [r0, #2]
}
    8814:	0840      	lsrs	r0, r0, #1
    8816:	4770      	bx	lr

00008818 <free_list_add>:
{
    8818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    881a:	4603      	mov	r3, r0
    881c:	460c      	mov	r4, r1
		int bidx = bucket_idx(h, chunk_size(h, c));
    881e:	f7ff fff6 	bl	880e <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    8822:	fab0 f080 	clz	r0, r0
    8826:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    882a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
    882e:	00ca      	lsls	r2, r1, #3
    8830:	f8dc 6010 	ldr.w	r6, [ip, #16]
    8834:	1d17      	adds	r7, r2, #4
    8836:	b28d      	uxth	r5, r1
    8838:	3206      	adds	r2, #6
    883a:	b956      	cbnz	r6, 8852 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    883c:	2101      	movs	r1, #1
    883e:	fa01 f000 	lsl.w	r0, r1, r0
    8842:	68d9      	ldr	r1, [r3, #12]
    8844:	4301      	orrs	r1, r0
    8846:	60d9      	str	r1, [r3, #12]
		b->next = c;
    8848:	f8cc 4010 	str.w	r4, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    884c:	53dd      	strh	r5, [r3, r7]
    884e:	529d      	strh	r5, [r3, r2]
}
    8850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    8852:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    8854:	3104      	adds	r1, #4
    8856:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    8858:	53d8      	strh	r0, [r3, r7]
    885a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    885e:	529e      	strh	r6, [r3, r2]
    8860:	80c5      	strh	r5, [r0, #6]
    8862:	525d      	strh	r5, [r3, r1]
    8864:	e7f4      	b.n	8850 <free_list_add+0x38>

00008866 <free_list_remove_bidx>:
{
    8866:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    8868:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    886c:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    886e:	4299      	cmp	r1, r3
    8870:	f102 0104 	add.w	r1, r2, #4
    8874:	d10a      	bne.n	888c <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    8876:	2301      	movs	r3, #1
    8878:	fa03 f202 	lsl.w	r2, r3, r2
    887c:	68c3      	ldr	r3, [r0, #12]
    887e:	ea23 0302 	bic.w	r3, r3, r2
    8882:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    8884:	2300      	movs	r3, #0
    8886:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    888a:	bd10      	pop	{r4, pc}
    888c:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    888e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    8892:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    8896:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    889a:	80cb      	strh	r3, [r1, #6]
    889c:	8082      	strh	r2, [r0, #4]
}
    889e:	e7f4      	b.n	888a <free_list_remove_bidx+0x24>

000088a0 <free_list_remove>:
{
    88a0:	b510      	push	{r4, lr}
    88a2:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    88a4:	f7ff ffb3 	bl	880e <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    88a8:	fab0 f280 	clz	r2, r0
}
    88ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		free_list_remove_bidx(h, c, bidx);
    88b0:	f1c2 021f 	rsb	r2, r2, #31
    88b4:	4618      	mov	r0, r3
    88b6:	f7ff bfd6 	b.w	8866 <free_list_remove_bidx>

000088ba <alloc_chunk>:
{
    88ba:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    88be:	fab1 f581 	clz	r5, r1
    88c2:	f1c5 091f 	rsb	r9, r5, #31
	if (b->next) {
    88c6:	eb00 0789 	add.w	r7, r0, r9, lsl #2
{
    88ca:	4603      	mov	r3, r0
	if (b->next) {
    88cc:	693a      	ldr	r2, [r7, #16]
{
    88ce:	460e      	mov	r6, r1
	if (b->next) {
    88d0:	b1ca      	cbz	r2, 8906 <alloc_chunk+0x4c>
    88d2:	f04f 0803 	mov.w	r8, #3
			chunkid_t c = b->next;
    88d6:	693c      	ldr	r4, [r7, #16]
			if (chunk_size(h, c) >= sz) {
    88d8:	4618      	mov	r0, r3
    88da:	4621      	mov	r1, r4
    88dc:	f7ff ff97 	bl	880e <chunk_size>
    88e0:	42b0      	cmp	r0, r6
    88e2:	d307      	bcc.n	88f4 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    88e4:	464a      	mov	r2, r9
		free_list_remove_bidx(h, c, minbucket);
    88e6:	4621      	mov	r1, r4
    88e8:	4618      	mov	r0, r3
    88ea:	f7ff ffbc 	bl	8866 <free_list_remove_bidx>
}
    88ee:	4620      	mov	r0, r4
    88f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    88f4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    88f8:	f1b8 0801 	subs.w	r8, r8, #1
    88fc:	88e1      	ldrh	r1, [r4, #6]
			b->next = next_free_chunk(h, c);
    88fe:	6139      	str	r1, [r7, #16]
		} while (--i && b->next != first);
    8900:	d001      	beq.n	8906 <alloc_chunk+0x4c>
    8902:	428a      	cmp	r2, r1
    8904:	d1e7      	bne.n	88d6 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    8906:	68d9      	ldr	r1, [r3, #12]
    8908:	f1c5 0520 	rsb	r5, r5, #32
    890c:	f04f 34ff 	mov.w	r4, #4294967295
    8910:	40ac      	lsls	r4, r5
	if (bmask != 0U) {
    8912:	400c      	ands	r4, r1
    8914:	d0eb      	beq.n	88ee <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    8916:	fa94 f2a4 	rbit	r2, r4
    891a:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    891e:	1d11      	adds	r1, r2, #4
    8920:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
    8924:	e7df      	b.n	88e6 <alloc_chunk+0x2c>

00008926 <merge_chunks>:
{
    8926:	b538      	push	{r3, r4, r5, lr}
    8928:	4603      	mov	r3, r0
    892a:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    892c:	f7ff ff6f 	bl	880e <chunk_size>
    8930:	4611      	mov	r1, r2
    8932:	4604      	mov	r4, r0
    8934:	4618      	mov	r0, r3
    8936:	f7ff ff6a 	bl	880e <chunk_size>
    893a:	4404      	add	r4, r0
		((uint16_t *)cmem)[f] = val;
    893c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8940:	0061      	lsls	r1, r4, #1
		((uint16_t *)cmem)[f] = val;
    8942:	8069      	strh	r1, [r5, #2]
	return c + chunk_size(h, c);
    8944:	4618      	mov	r0, r3
    8946:	4611      	mov	r1, r2
    8948:	f7ff ff61 	bl	880e <chunk_size>
	void *cmem = &buf[c];
    894c:	4402      	add	r2, r0
		((uint16_t *)cmem)[f] = val;
    894e:	f823 4032 	strh.w	r4, [r3, r2, lsl #3]
}
    8952:	bd38      	pop	{r3, r4, r5, pc}

00008954 <split_chunks>:
{
    8954:	b538      	push	{r3, r4, r5, lr}
    8956:	4603      	mov	r3, r0
    8958:	460c      	mov	r4, r1
	chunksz_t sz0 = chunk_size(h, lc);
    895a:	f7ff ff58 	bl	880e <chunk_size>
	chunksz_t lsz = rc - lc;
    895e:	1a51      	subs	r1, r2, r1
	chunksz_t rsz = sz0 - lsz;
    8960:	1aa5      	subs	r5, r4, r2
    8962:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    8966:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8968:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    896a:	8060      	strh	r0, [r4, #2]
    896c:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8970:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    8972:	8044      	strh	r4, [r0, #2]
    8974:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    8978:	4618      	mov	r0, r3
    897a:	4611      	mov	r1, r2
    897c:	f7ff ff47 	bl	880e <chunk_size>
	void *cmem = &buf[c];
    8980:	4402      	add	r2, r0
		((uint16_t *)cmem)[f] = val;
    8982:	f823 5032 	strh.w	r5, [r3, r2, lsl #3]
}
    8986:	bd38      	pop	{r3, r4, r5, pc}

00008988 <free_chunk>:
{
    8988:	b538      	push	{r3, r4, r5, lr}
    898a:	4605      	mov	r5, r0
    898c:	460c      	mov	r4, r1
	return c + chunk_size(h, c);
    898e:	f7ff ff3e 	bl	880e <chunk_size>
    8992:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    8994:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    8998:	789b      	ldrb	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    899a:	07da      	lsls	r2, r3, #31
    899c:	d40a      	bmi.n	89b4 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    899e:	4628      	mov	r0, r5
    89a0:	f7ff ff7e 	bl	88a0 <free_list_remove>
	return c + chunk_size(h, c);
    89a4:	4621      	mov	r1, r4
    89a6:	4628      	mov	r0, r5
    89a8:	f7ff ff31 	bl	880e <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    89ac:	1822      	adds	r2, r4, r0
    89ae:	4628      	mov	r0, r5
    89b0:	f7ff ffb9 	bl	8926 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    89b4:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    89b8:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    89ba:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    89be:	789b      	ldrb	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    89c0:	07db      	lsls	r3, r3, #31
    89c2:	d40c      	bmi.n	89de <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    89c4:	4628      	mov	r0, r5
    89c6:	f7ff ff6b 	bl	88a0 <free_list_remove>
		return ((uint16_t *)cmem)[f];
    89ca:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    89ce:	4622      	mov	r2, r4
    89d0:	1a61      	subs	r1, r4, r1
    89d2:	4628      	mov	r0, r5
    89d4:	f7ff ffa7 	bl	8926 <merge_chunks>
    89d8:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    89dc:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    89de:	4621      	mov	r1, r4
    89e0:	4628      	mov	r0, r5
}
    89e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    89e6:	f7ff bf17 	b.w	8818 <free_list_add>

000089ea <sys_heap_alloc>:
{
    89ea:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    89ec:	6805      	ldr	r5, [r0, #0]
	if (bytes == 0U || size_too_big(h, bytes)) {
    89ee:	b909      	cbnz	r1, 89f4 <sys_heap_alloc+0xa>
		return NULL;
    89f0:	2000      	movs	r0, #0
}
    89f2:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    89f4:	68ab      	ldr	r3, [r5, #8]
    89f6:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    89fa:	d9f9      	bls.n	89f0 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    89fc:	310b      	adds	r1, #11
    89fe:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    8a00:	4621      	mov	r1, r4
    8a02:	4628      	mov	r0, r5
    8a04:	f7ff ff59 	bl	88ba <alloc_chunk>
	if (c == 0U) {
    8a08:	4606      	mov	r6, r0
    8a0a:	2800      	cmp	r0, #0
    8a0c:	d0f0      	beq.n	89f0 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    8a0e:	4601      	mov	r1, r0
    8a10:	4628      	mov	r0, r5
    8a12:	f7ff fefc 	bl	880e <chunk_size>
    8a16:	42a0      	cmp	r0, r4
    8a18:	d908      	bls.n	8a2c <sys_heap_alloc+0x42>
		split_chunks(h, c, c + chunk_sz);
    8a1a:	4434      	add	r4, r6
    8a1c:	4628      	mov	r0, r5
    8a1e:	4622      	mov	r2, r4
    8a20:	f7ff ff98 	bl	8954 <split_chunks>
		free_list_add(h, c + chunk_sz);
    8a24:	4621      	mov	r1, r4
    8a26:	4628      	mov	r0, r5
    8a28:	f7ff fef6 	bl	8818 <free_list_add>
	void *cmem = &buf[c];
    8a2c:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    8a30:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8a32:	8853      	ldrh	r3, [r2, #2]
    8a34:	f043 0301 	orr.w	r3, r3, #1
    8a38:	8053      	strh	r3, [r2, #2]
    8a3a:	3004      	adds	r0, #4
	return chunk_mem(h, c);
    8a3c:	e7d9      	b.n	89f2 <sys_heap_alloc+0x8>

00008a3e <sys_notify_validate>:
	if (notify == NULL) {
    8a3e:	4603      	mov	r3, r0
    8a40:	b140      	cbz	r0, 8a54 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8a42:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8a44:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8a48:	2a02      	cmp	r2, #2
    8a4a:	d006      	beq.n	8a5a <sys_notify_validate+0x1c>
    8a4c:	2a03      	cmp	r2, #3
    8a4e:	d004      	beq.n	8a5a <sys_notify_validate+0x1c>
    8a50:	2a01      	cmp	r2, #1
    8a52:	d005      	beq.n	8a60 <sys_notify_validate+0x22>
		return -EINVAL;
    8a54:	f06f 0015 	mvn.w	r0, #21
}
    8a58:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    8a5a:	681a      	ldr	r2, [r3, #0]
    8a5c:	2a00      	cmp	r2, #0
    8a5e:	d0f9      	beq.n	8a54 <sys_notify_validate+0x16>
		notify->result = 0;
    8a60:	2000      	movs	r0, #0
    8a62:	6098      	str	r0, [r3, #8]
    8a64:	4770      	bx	lr

00008a66 <abort_function>:
{
    8a66:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    8a68:	2000      	movs	r0, #0
    8a6a:	f7f9 f8b1 	bl	1bd0 <sys_reboot>

00008a6e <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8a6e:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    8a70:	f013 0307 	ands.w	r3, r3, #7
    8a74:	d105      	bne.n	8a82 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8a76:	6803      	ldr	r3, [r0, #0]
    8a78:	2b00      	cmp	r3, #0
		evt = EVT_START;
    8a7a:	bf0c      	ite	eq
    8a7c:	2000      	moveq	r0, #0
    8a7e:	2003      	movne	r0, #3
    8a80:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8a82:	2b02      	cmp	r3, #2
    8a84:	d105      	bne.n	8a92 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8a86:	8bc3      	ldrh	r3, [r0, #30]
    8a88:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    8a8a:	bf14      	ite	ne
    8a8c:	2000      	movne	r0, #0
    8a8e:	2004      	moveq	r0, #4
    8a90:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8a92:	2b01      	cmp	r3, #1
    8a94:	d105      	bne.n	8aa2 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8a96:	6803      	ldr	r3, [r0, #0]
    8a98:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    8a9a:	bf0c      	ite	eq
    8a9c:	2000      	moveq	r0, #0
    8a9e:	2005      	movne	r0, #5
    8aa0:	4770      	bx	lr
	int evt = EVT_NOP;
    8aa2:	2000      	movs	r0, #0
}
    8aa4:	4770      	bx	lr

00008aa6 <notify_one>:
{
    8aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8aaa:	460d      	mov	r5, r1
    8aac:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8aae:	4619      	mov	r1, r3
    8ab0:	1d28      	adds	r0, r5, #4
{
    8ab2:	4690      	mov	r8, r2
    8ab4:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8ab6:	f7f8 fb6b 	bl	1190 <sys_notify_finalize>
	if (cb) {
    8aba:	4604      	mov	r4, r0
    8abc:	b138      	cbz	r0, 8ace <notify_one+0x28>
		cb(mgr, cli, state, res);
    8abe:	4633      	mov	r3, r6
    8ac0:	4642      	mov	r2, r8
    8ac2:	4629      	mov	r1, r5
    8ac4:	4638      	mov	r0, r7
    8ac6:	46a4      	mov	ip, r4
}
    8ac8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8acc:	4760      	bx	ip
}
    8ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008ad2 <validate_args>:
{
    8ad2:	b510      	push	{r4, lr}
    8ad4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8ad6:	b140      	cbz	r0, 8aea <validate_args+0x18>
    8ad8:	b139      	cbz	r1, 8aea <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8ada:	1d08      	adds	r0, r1, #4
    8adc:	f7ff ffaf 	bl	8a3e <sys_notify_validate>
	if ((rv == 0)
    8ae0:	b928      	cbnz	r0, 8aee <validate_args+0x1c>
	    && ((cli->notify.flags
    8ae2:	68a3      	ldr	r3, [r4, #8]
    8ae4:	f033 0303 	bics.w	r3, r3, #3
    8ae8:	d001      	beq.n	8aee <validate_args+0x1c>
		rv = -EINVAL;
    8aea:	f06f 0015 	mvn.w	r0, #21
}
    8aee:	bd10      	pop	{r4, pc}

00008af0 <onoff_manager_init>:
{
    8af0:	b538      	push	{r3, r4, r5, lr}
    8af2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8af4:	4605      	mov	r5, r0
    8af6:	b158      	cbz	r0, 8b10 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8af8:	b151      	cbz	r1, 8b10 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8afa:	680b      	ldr	r3, [r1, #0]
    8afc:	b143      	cbz	r3, 8b10 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8afe:	684b      	ldr	r3, [r1, #4]
    8b00:	b133      	cbz	r3, 8b10 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8b02:	2220      	movs	r2, #32
    8b04:	2100      	movs	r1, #0
    8b06:	f000 f85f 	bl	8bc8 <memset>
    8b0a:	612c      	str	r4, [r5, #16]
	return 0;
    8b0c:	2000      	movs	r0, #0
}
    8b0e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8b10:	f06f 0015 	mvn.w	r0, #21
    8b14:	e7fb      	b.n	8b0e <onoff_manager_init+0x1e>

00008b16 <arch_printk_char_out>:
}
    8b16:	2000      	movs	r0, #0
    8b18:	4770      	bx	lr

00008b1a <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    8b1a:	b40f      	push	{r0, r1, r2, r3}
    8b1c:	b507      	push	{r0, r1, r2, lr}
    8b1e:	a904      	add	r1, sp, #16
    8b20:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8b24:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    8b26:	f7f9 f845 	bl	1bb4 <vprintk>
	}
	va_end(ap);
}
    8b2a:	b003      	add	sp, #12
    8b2c:	f85d eb04 	ldr.w	lr, [sp], #4
    8b30:	b004      	add	sp, #16
    8b32:	4770      	bx	lr

00008b34 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    8b34:	2200      	movs	r2, #0
    8b36:	e9c0 2200 	strd	r2, r2, [r0]
    8b3a:	6082      	str	r2, [r0, #8]
}
    8b3c:	4770      	bx	lr

00008b3e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8b3e:	4604      	mov	r4, r0
    8b40:	b508      	push	{r3, lr}
    8b42:	4608      	mov	r0, r1
    8b44:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8b46:	461a      	mov	r2, r3
    8b48:	47a0      	blx	r4
	return z_impl_z_current_get();
    8b4a:	f7fe f869 	bl	6c20 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8b4e:	f7f9 fb7b 	bl	2248 <z_impl_k_thread_abort>

00008b52 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    8b52:	f7fc b99f 	b.w	4e94 <z_fatal_error>

00008b56 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    8b56:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    8b58:	6800      	ldr	r0, [r0, #0]
    8b5a:	f7fc b99b 	b.w	4e94 <z_fatal_error>

00008b5e <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8b5e:	2100      	movs	r1, #0
    8b60:	2001      	movs	r0, #1
    8b62:	f7ff bff6 	b.w	8b52 <z_arm_fatal_error>

00008b66 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    8b66:	b508      	push	{r3, lr}
	handler();
    8b68:	f7f9 f884 	bl	1c74 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    8b6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    8b70:	f7f9 b992 	b.w	1e98 <z_arm_exc_exit>

00008b74 <_stdout_hook_default>:
}
    8b74:	f04f 30ff 	mov.w	r0, #4294967295
    8b78:	4770      	bx	lr

00008b7a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    8b7a:	4603      	mov	r3, r0
	size_t n = 0;
    8b7c:	2000      	movs	r0, #0

	while (*s != '\0') {
    8b7e:	5c1a      	ldrb	r2, [r3, r0]
    8b80:	b902      	cbnz	r2, 8b84 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    8b82:	4770      	bx	lr
		n++;
    8b84:	3001      	adds	r0, #1
    8b86:	e7fa      	b.n	8b7e <strlen+0x4>

00008b88 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    8b88:	4603      	mov	r3, r0
	size_t n = 0;
    8b8a:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    8b8c:	5c1a      	ldrb	r2, [r3, r0]
    8b8e:	b10a      	cbz	r2, 8b94 <strnlen+0xc>
    8b90:	4288      	cmp	r0, r1
    8b92:	d100      	bne.n	8b96 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    8b94:	4770      	bx	lr
		n++;
    8b96:	3001      	adds	r0, #1
    8b98:	e7f8      	b.n	8b8c <strnlen+0x4>

00008b9a <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    8b9a:	1e43      	subs	r3, r0, #1
    8b9c:	3901      	subs	r1, #1
    8b9e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    8ba2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    8ba6:	4282      	cmp	r2, r0
    8ba8:	d101      	bne.n	8bae <strcmp+0x14>
    8baa:	2a00      	cmp	r2, #0
    8bac:	d1f7      	bne.n	8b9e <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    8bae:	1a10      	subs	r0, r2, r0
    8bb0:	4770      	bx	lr

00008bb2 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    8bb2:	b510      	push	{r4, lr}
    8bb4:	1e43      	subs	r3, r0, #1
    8bb6:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    8bb8:	4291      	cmp	r1, r2
    8bba:	d100      	bne.n	8bbe <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    8bbc:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    8bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
    8bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    8bc6:	e7f7      	b.n	8bb8 <memcpy+0x6>

00008bc8 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    8bc8:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    8bca:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    8bcc:	4603      	mov	r3, r0
	while (n > 0) {
    8bce:	4293      	cmp	r3, r2
    8bd0:	d100      	bne.n	8bd4 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    8bd2:	4770      	bx	lr
		*(d_byte++) = c_byte;
    8bd4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8bd8:	e7f9      	b.n	8bce <memset+0x6>

00008bda <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    8bda:	b084      	sub	sp, #16
    8bdc:	ab04      	add	r3, sp, #16
    8bde:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    8be2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    8be6:	2b06      	cmp	r3, #6
    8be8:	d108      	bne.n	8bfc <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    8bea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8bee:	2201      	movs	r2, #1
    8bf0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    8bf4:	f3bf 8f4f 	dsb	sy
        __WFE();
    8bf8:	bf20      	wfe
    while (true)
    8bfa:	e7fd      	b.n	8bf8 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    8bfc:	b004      	add	sp, #16
    8bfe:	4770      	bx	lr

00008c00 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    8c00:	b084      	sub	sp, #16
    8c02:	ab04      	add	r3, sp, #16
    8c04:	e903 0007 	stmdb	r3, {r0, r1, r2}
    8c08:	2300      	movs	r3, #0
    8c0a:	f383 8811 	msr	BASEPRI, r3
    8c0e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    8c12:	b004      	add	sp, #16
    8c14:	4770      	bx	lr

00008c16 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    8c16:	f1a0 0308 	sub.w	r3, r0, #8
    8c1a:	f3bf 8f5b 	dmb	ish
    8c1e:	e853 2f00 	ldrex	r2, [r3]
    8c22:	1c51      	adds	r1, r2, #1
    8c24:	e843 1c00 	strex	ip, r1, [r3]
    8c28:	f1bc 0f00 	cmp.w	ip, #0
    8c2c:	d1f7      	bne.n	8c1e <adc_context_on_timer_expired+0x8>
    8c2e:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    8c32:	b91a      	cbnz	r2, 8c3c <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    8c34:	f890 0086 	ldrb.w	r0, [r0, #134]	; 0x86
    8c38:	f7f9 bc96 	b.w	2568 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    8c3c:	f06f 030f 	mvn.w	r3, #15
    8c40:	6683      	str	r3, [r0, #104]	; 0x68
}
    8c42:	4770      	bx	lr

00008c44 <set_starting_state>:
{
    8c44:	b510      	push	{r4, lr}
	__asm__ volatile(
    8c46:	f04f 0320 	mov.w	r3, #32
    8c4a:	f3ef 8211 	mrs	r2, BASEPRI
    8c4e:	f383 8812 	msr	BASEPRI_MAX, r3
    8c52:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    8c56:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    8c58:	f003 0407 	and.w	r4, r3, #7
    8c5c:	2c01      	cmp	r4, #1
    8c5e:	d106      	bne.n	8c6e <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    8c60:	6001      	str	r1, [r0, #0]
	int err = 0;
    8c62:	2000      	movs	r0, #0
	__asm__ volatile(
    8c64:	f382 8811 	msr	BASEPRI, r2
    8c68:	f3bf 8f6f 	isb	sy
}
    8c6c:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    8c6e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    8c72:	428b      	cmp	r3, r1
		err = -EALREADY;
    8c74:	bf14      	ite	ne
    8c76:	f04f 30ff 	movne.w	r0, #4294967295
    8c7a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    8c7e:	e7f1      	b.n	8c64 <set_starting_state+0x20>

00008c80 <set_on_state>:
	__asm__ volatile(
    8c80:	f04f 0320 	mov.w	r3, #32
    8c84:	f3ef 8211 	mrs	r2, BASEPRI
    8c88:	f383 8812 	msr	BASEPRI_MAX, r3
    8c8c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    8c90:	6803      	ldr	r3, [r0, #0]
    8c92:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    8c96:	f043 0302 	orr.w	r3, r3, #2
    8c9a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    8c9c:	f382 8811 	msr	BASEPRI, r2
    8ca0:	f3bf 8f6f 	isb	sy
}
    8ca4:	4770      	bx	lr

00008ca6 <onoff_started_callback>:
	return &data->mgr[type];
    8ca6:	6900      	ldr	r0, [r0, #16]
    8ca8:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    8caa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    8cae:	2100      	movs	r1, #0
    8cb0:	4710      	bx	r2

00008cb2 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    8cb2:	2000      	movs	r0, #0
    8cb4:	f7fb b824 	b.w	3d00 <nrfx_clock_start>

00008cb8 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    8cb8:	2000      	movs	r0, #0
    8cba:	f7fb b875 	b.w	3da8 <nrfx_clock_stop>

00008cbe <api_stop>:
	return stop(dev, subsys, CTX_API);
    8cbe:	2280      	movs	r2, #128	; 0x80
    8cc0:	f7f9 beb8 	b.w	2a34 <stop>

00008cc4 <blocking_start_callback>:
{
    8cc4:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    8cc6:	f7fe b8df 	b.w	6e88 <z_impl_k_sem_give>

00008cca <api_start>:
{
    8cca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8cce:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    8cd0:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    8cd2:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    8cd4:	436f      	muls	r7, r5
{
    8cd6:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    8cd8:	f107 0048 	add.w	r0, r7, #72	; 0x48
    8cdc:	2180      	movs	r1, #128	; 0x80
    8cde:	4420      	add	r0, r4
{
    8ce0:	4690      	mov	r8, r2
    8ce2:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    8ce4:	f7ff ffae 	bl	8c44 <set_starting_state>
	if (err < 0) {
    8ce8:	2800      	cmp	r0, #0
    8cea:	db07      	blt.n	8cfc <api_start+0x32>
	subdata->cb = cb;
    8cec:	443c      	add	r4, r7
	subdata->user_data = user_data;
    8cee:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    8cf2:	6873      	ldr	r3, [r6, #4]
    8cf4:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    8cf8:	4798      	blx	r3
	return 0;
    8cfa:	2000      	movs	r0, #0
}
    8cfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00008d00 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8d00:	6843      	ldr	r3, [r0, #4]
    8d02:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    8d04:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    8d08:	600b      	str	r3, [r1, #0]
}
    8d0a:	2000      	movs	r0, #0
    8d0c:	4770      	bx	lr

00008d0e <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8d0e:	6843      	ldr	r3, [r0, #4]
    8d10:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    8d12:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    8d16:	4042      	eors	r2, r0
    8d18:	400a      	ands	r2, r1
    8d1a:	4042      	eors	r2, r0
    p_reg->OUT = value;
    8d1c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    8d20:	2000      	movs	r0, #0
    8d22:	4770      	bx	lr

00008d24 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8d24:	6843      	ldr	r3, [r0, #4]
    8d26:	685b      	ldr	r3, [r3, #4]
}
    8d28:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    8d2a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    8d2e:	4770      	bx	lr

00008d30 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8d30:	6843      	ldr	r3, [r0, #4]
    8d32:	685b      	ldr	r3, [r3, #4]
}
    8d34:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    8d36:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    8d3a:	4770      	bx	lr

00008d3c <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8d3c:	6843      	ldr	r3, [r0, #4]
    8d3e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    8d40:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    8d44:	404b      	eors	r3, r1
    p_reg->OUT = value;
    8d46:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    8d4a:	2000      	movs	r0, #0
    8d4c:	4770      	bx	lr

00008d4e <any_other_channel_is_active>:
{
    8d4e:	b530      	push	{r4, r5, lr}
    8d50:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    8d52:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    8d54:	b2da      	uxtb	r2, r3
    8d56:	4282      	cmp	r2, r0
    8d58:	d007      	beq.n	8d6a <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    8d5a:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    8d5e:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    8d62:	b112      	cbz	r2, 8d6a <any_other_channel_is_active+0x1c>
    8d64:	898d      	ldrh	r5, [r1, #12]
    8d66:	4295      	cmp	r5, r2
    8d68:	d804      	bhi.n	8d74 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    8d6a:	3301      	adds	r3, #1
    8d6c:	2b04      	cmp	r3, #4
    8d6e:	d1f1      	bne.n	8d54 <any_other_channel_is_active+0x6>
	return false;
    8d70:	2000      	movs	r0, #0
}
    8d72:	bd30      	pop	{r4, r5, pc}
			return true;
    8d74:	2001      	movs	r0, #1
    8d76:	e7fc      	b.n	8d72 <any_other_channel_is_active+0x24>

00008d78 <pwm_nrfx_pin_set>:
{
    8d78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d7c:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    8d80:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    8d82:	6904      	ldr	r4, [r0, #16]
{
    8d84:	4688      	mov	r8, r1
    8d86:	4616      	mov	r6, r2
    8d88:	4699      	mov	r9, r3
	if (flags) {
    8d8a:	2d00      	cmp	r5, #0
    8d8c:	d140      	bne.n	8e10 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    8d8e:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    8d90:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    8d94:	2bff      	cmp	r3, #255	; 0xff
    8d96:	d003      	beq.n	8da0 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    8d98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    8d9c:	4598      	cmp	r8, r3
    8d9e:	d03a      	beq.n	8e16 <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    8da0:	3501      	adds	r5, #1
    8da2:	b2ed      	uxtb	r5, r5
    8da4:	2d04      	cmp	r5, #4
    8da6:	d1f3      	bne.n	8d90 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    8da8:	f06f 0015 	mvn.w	r0, #21
    8dac:	e009      	b.n	8dc2 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    8dae:	2000      	movs	r0, #0
    8db0:	e042      	b.n	8e38 <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    8db2:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    8db4:	2b08      	cmp	r3, #8
		countertop >>= 1;
    8db6:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    8dba:	d158      	bne.n	8e6e <pwm_nrfx_pin_set+0xf6>
    8dbc:	e7f4      	b.n	8da8 <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    8dbe:	b9d0      	cbnz	r0, 8df6 <pwm_nrfx_pin_set+0x7e>
	return 0;
    8dc0:	2000      	movs	r0, #0
}
    8dc2:	b003      	add	sp, #12
    8dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    8dc8:	454e      	cmp	r6, r9
    8dca:	d87f      	bhi.n	8ecc <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8dcc:	a801      	add	r0, sp, #4
    8dce:	f8cd 8004 	str.w	r8, [sp, #4]
    8dd2:	f7fa fa67 	bl	32a4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8dd6:	9a01      	ldr	r2, [sp, #4]
    8dd8:	2301      	movs	r3, #1
    8dda:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    8ddc:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    8de0:	4621      	mov	r1, r4
    8de2:	4628      	mov	r0, r5
    8de4:	f7ff ffb3 	bl	8d4e <any_other_channel_is_active>
    8de8:	2800      	cmp	r0, #0
    8dea:	d1e9      	bne.n	8dc0 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    8dec:	4601      	mov	r1, r0
    8dee:	4638      	mov	r0, r7
    8df0:	f7fb fec4 	bl	4b7c <nrfx_pwm_stop>
    8df4:	e7e4      	b.n	8dc0 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    8df6:	4638      	mov	r0, r7
    8df8:	f7fb fe92 	bl	4b20 <nrfx_pwm_is_stopped>
    8dfc:	2800      	cmp	r0, #0
    8dfe:	d0fa      	beq.n	8df6 <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    8e00:	2302      	movs	r3, #2
    8e02:	2201      	movs	r2, #1
    8e04:	f107 0118 	add.w	r1, r7, #24
    8e08:	4638      	mov	r0, r7
    8e0a:	f7fb fe15 	bl	4a38 <nrfx_pwm_simple_playback>
    8e0e:	e7d7      	b.n	8dc0 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    8e10:	f06f 0085 	mvn.w	r0, #133	; 0x85
    8e14:	e7d5      	b.n	8dc2 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    8e16:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    8e1a:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    8e1e:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    8e22:	b113      	cbz	r3, 8e2a <pwm_nrfx_pin_set+0xb2>
    8e24:	89a2      	ldrh	r2, [r4, #12]
    8e26:	429a      	cmp	r2, r3
    8e28:	d8c1      	bhi.n	8dae <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    8e2a:	4621      	mov	r1, r4
    8e2c:	4628      	mov	r0, r5
    8e2e:	f7ff ff8e 	bl	8d4e <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    8e32:	f080 0001 	eor.w	r0, r0, #1
    8e36:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    8e38:	7bb9      	ldrb	r1, [r7, #14]
    8e3a:	2901      	cmp	r1, #1
		period_cycles /= 2;
    8e3c:	bf04      	itt	eq
    8e3e:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    8e40:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    8e44:	b326      	cbz	r6, 8e90 <pwm_nrfx_pin_set+0x118>
    8e46:	6823      	ldr	r3, [r4, #0]
    8e48:	42b3      	cmp	r3, r6
    8e4a:	d021      	beq.n	8e90 <pwm_nrfx_pin_set+0x118>
    8e4c:	2300      	movs	r3, #0
				data->current[i]
    8e4e:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    8e52:	b2da      	uxtb	r2, r3
    8e54:	42aa      	cmp	r2, r5
    8e56:	d005      	beq.n	8e64 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    8e58:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    8e5c:	f3c2 020e 	ubfx	r2, r2, #0, #15
    8e60:	2a00      	cmp	r2, #0
    8e62:	d1a1      	bne.n	8da8 <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    8e64:	3301      	adds	r3, #1
    8e66:	2b04      	cmp	r3, #4
    8e68:	d1f3      	bne.n	8e52 <pwm_nrfx_pin_set+0xda>
    8e6a:	4632      	mov	r2, r6
    8e6c:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    8e6e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    8e72:	fa5f fc83 	uxtb.w	ip, r3
    8e76:	d29c      	bcs.n	8db2 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    8e78:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    8e7c:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    8e80:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    8e82:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    8e84:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    8e88:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    8e8c:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    8e90:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    8e92:	454e      	cmp	r6, r9
    8e94:	4633      	mov	r3, r6
    8e96:	bf28      	it	cs
    8e98:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    8e9a:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    8e9e:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    8ea2:	ea42 020b 	orr.w	r2, r2, fp
    8ea6:	b292      	uxth	r2, r2
	data->current[channel] = (
    8ea8:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    8eac:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    8eb0:	b112      	cbz	r2, 8eb8 <pwm_nrfx_pin_set+0x140>
    8eb2:	89a1      	ldrh	r1, [r4, #12]
    8eb4:	4291      	cmp	r1, r2
    8eb6:	d882      	bhi.n	8dbe <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    8eb8:	197a      	adds	r2, r7, r5
    8eba:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    8ebe:	2b00      	cmp	r3, #0
    8ec0:	d082      	beq.n	8dc8 <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    8ec2:	454e      	cmp	r6, r9
    8ec4:	d805      	bhi.n	8ed2 <pwm_nrfx_pin_set+0x15a>
    8ec6:	2a00      	cmp	r2, #0
    8ec8:	db80      	blt.n	8dcc <pwm_nrfx_pin_set+0x54>
    8eca:	e002      	b.n	8ed2 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    8ecc:	2a00      	cmp	r2, #0
    8ece:	f6bf af7d 	bge.w	8dcc <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8ed2:	a801      	add	r0, sp, #4
    8ed4:	f8cd 8004 	str.w	r8, [sp, #4]
    8ed8:	f7fa f9e4 	bl	32a4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8edc:	9a01      	ldr	r2, [sp, #4]
    8ede:	2301      	movs	r3, #1
    8ee0:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    8ee2:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    8ee6:	e77b      	b.n	8de0 <pwm_nrfx_pin_set+0x68>

00008ee8 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    8ee8:	6843      	ldr	r3, [r0, #4]
    8eea:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    8eec:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    8ef0:	05d1      	lsls	r1, r2, #23
    8ef2:	d518      	bpl.n	8f26 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8ef4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    8ef8:	b1aa      	cbz	r2, 8f26 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    8efa:	f04f 0120 	mov.w	r1, #32
    8efe:	f3ef 8211 	mrs	r2, BASEPRI
    8f02:	f381 8812 	msr	BASEPRI_MAX, r1
    8f06:	f3bf 8f6f 	isb	sy
    8f0a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    8f0e:	b131      	cbz	r1, 8f1e <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8f10:	2100      	movs	r1, #0
    8f12:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    8f16:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8f1a:	2101      	movs	r1, #1
    8f1c:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    8f1e:	f382 8811 	msr	BASEPRI, r2
    8f22:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    8f26:	6842      	ldr	r2, [r0, #4]
    8f28:	6852      	ldr	r2, [r2, #4]
    8f2a:	06d2      	lsls	r2, r2, #27
    8f2c:	d515      	bpl.n	8f5a <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    8f2e:	f04f 0120 	mov.w	r1, #32
    8f32:	f3ef 8211 	mrs	r2, BASEPRI
    8f36:	f381 8812 	msr	BASEPRI_MAX, r1
    8f3a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8f3e:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    8f42:	b111      	cbz	r1, 8f4a <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    8f44:	2100      	movs	r1, #0
    8f46:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    8f4a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    8f4e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    8f52:	f382 8811 	msr	BASEPRI, r2
    8f56:	f3bf 8f6f 	isb	sy
}
    8f5a:	4770      	bx	lr

00008f5c <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    8f5c:	6902      	ldr	r2, [r0, #16]
{
    8f5e:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    8f60:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    8f64:	e883 0003 	stmia.w	r3, {r0, r1}
}
    8f68:	2000      	movs	r0, #0
    8f6a:	4770      	bx	lr

00008f6c <uarte_nrfx_err_check>:
	return config->uarte_regs;
    8f6c:	6843      	ldr	r3, [r0, #4]
    8f6e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    8f70:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    8f74:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    8f78:	4770      	bx	lr

00008f7a <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    8f7a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    8f7c:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8f7e:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    8f82:	b940      	cbnz	r0, 8f96 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    8f84:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    8f86:	0792      	lsls	r2, r2, #30
    8f88:	d406      	bmi.n	8f98 <is_tx_ready+0x1e>
    8f8a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    8f8e:	3800      	subs	r0, #0
    8f90:	bf18      	it	ne
    8f92:	2001      	movne	r0, #1
    8f94:	4770      	bx	lr
    8f96:	2001      	movs	r0, #1
}
    8f98:	4770      	bx	lr

00008f9a <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    8f9a:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    8f9c:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    8f9e:	681b      	ldr	r3, [r3, #0]
    8fa0:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    8fa4:	b148      	cbz	r0, 8fba <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    8fa6:	7c52      	ldrb	r2, [r2, #17]
    8fa8:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8faa:	2000      	movs	r0, #0
    8fac:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    8fb0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8fb4:	2201      	movs	r2, #1
    8fb6:	601a      	str	r2, [r3, #0]
	return 0;
    8fb8:	4770      	bx	lr
		return -1;
    8fba:	f04f 30ff 	mov.w	r0, #4294967295
}
    8fbe:	4770      	bx	lr

00008fc0 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    8fc0:	b510      	push	{r4, lr}
    8fc2:	2200      	movs	r2, #0
    8fc4:	4604      	mov	r4, r0
    8fc6:	2101      	movs	r1, #1
    8fc8:	2002      	movs	r0, #2
    8fca:	f7f8 feaf 	bl	1d2c <z_arm_irq_priority_set>
    8fce:	2002      	movs	r0, #2
    8fd0:	f7f8 fe8e 	bl	1cf0 <arch_irq_enable>
    8fd4:	4620      	mov	r0, r4
    8fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8fda:	f7fa bafb 	b.w	35d4 <uarte_instance_init.isra.0>

00008fde <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    8fde:	b510      	push	{r4, lr}
    8fe0:	2200      	movs	r2, #0
    8fe2:	4604      	mov	r4, r0
    8fe4:	2101      	movs	r1, #1
    8fe6:	2028      	movs	r0, #40	; 0x28
    8fe8:	f7f8 fea0 	bl	1d2c <z_arm_irq_priority_set>
    8fec:	2028      	movs	r0, #40	; 0x28
    8fee:	f7f8 fe7f 	bl	1cf0 <arch_irq_enable>
    8ff2:	4620      	mov	r0, r4
    8ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8ff8:	f7fa baec 	b.w	35d4 <uarte_instance_init.isra.0>

00008ffc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    8ffc:	4770      	bx	lr

00008ffe <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    8ffe:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9000:	2000      	movs	r0, #0
    9002:	f7f9 fa91 	bl	2528 <sys_arch_reboot>

00009006 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9006:	f7ff b9b9 	b.w	837c <nrf_cc3xx_platform_init_no_rng>

0000900a <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    900a:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    900c:	f7f8 f8f0 	bl	11f0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    9010:	f7f8 f9a2 	bl	1358 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    9014:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    9018:	f7ff b9b0 	b.w	837c <nrf_cc3xx_platform_init_no_rng>

0000901c <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    901c:	4700      	bx	r0

0000901e <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    901e:	f000 b93a 	b.w	9296 <z_impl_k_busy_wait>

00009022 <nrf_gpio_pin_present_check>:
    switch (port)
    9022:	0943      	lsrs	r3, r0, #5
    9024:	d00b      	beq.n	903e <nrf_gpio_pin_present_check+0x1c>
    9026:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    9028:	f64f 73ff 	movw	r3, #65535	; 0xffff
    902c:	bf18      	it	ne
    902e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    9030:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9034:	fa23 f000 	lsr.w	r0, r3, r0
}
    9038:	f000 0001 	and.w	r0, r0, #1
    903c:	4770      	bx	lr
    switch (port)
    903e:	f04f 33ff 	mov.w	r3, #4294967295
    9042:	e7f5      	b.n	9030 <nrf_gpio_pin_present_check+0xe>

00009044 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    9044:	0080      	lsls	r0, r0, #2
}
    9046:	f500 7080 	add.w	r0, r0, #256	; 0x100
    904a:	4770      	bx	lr

0000904c <nrf_gpio_reconfigure>:
{
    904c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9050:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9052:	a801      	add	r0, sp, #4
{
    9054:	460e      	mov	r6, r1
    9056:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    905a:	4690      	mov	r8, r2
    905c:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    905e:	f7fb f811 	bl	4084 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9062:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9064:	f1b8 0f00 	cmp.w	r8, #0
    9068:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    906c:	bf14      	ite	ne
    906e:	2302      	movne	r3, #2
    9070:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9072:	2e00      	cmp	r6, #0
    9074:	bf18      	it	ne
    9076:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    907a:	2d00      	cmp	r5, #0
    907c:	bf14      	ite	ne
    907e:	210c      	movne	r1, #12
    9080:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9082:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9084:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9088:	bf14      	ite	ne
    908a:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    908e:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9090:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9092:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9096:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    909a:	bf14      	ite	ne
    909c:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    90a0:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    90a2:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    90a4:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    90a8:	b106      	cbz	r6, 90ac <nrf_gpio_reconfigure+0x60>
    90aa:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    90ac:	f1b8 0f00 	cmp.w	r8, #0
    90b0:	d003      	beq.n	90ba <nrf_gpio_reconfigure+0x6e>
    90b2:	f898 8000 	ldrb.w	r8, [r8]
    90b6:	ea4f 0848 	mov.w	r8, r8, lsl #1
    90ba:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    90bc:	b10d      	cbz	r5, 90c2 <nrf_gpio_reconfigure+0x76>
    90be:	782d      	ldrb	r5, [r5, #0]
    90c0:	00ad      	lsls	r5, r5, #2
    90c2:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    90c6:	b10c      	cbz	r4, 90cc <nrf_gpio_reconfigure+0x80>
    90c8:	7822      	ldrb	r2, [r4, #0]
    90ca:	0214      	lsls	r4, r2, #8
    90cc:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    90ce:	b10f      	cbz	r7, 90d4 <nrf_gpio_reconfigure+0x88>
    90d0:	783f      	ldrb	r7, [r7, #0]
    90d2:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    90d4:	432c      	orrs	r4, r5
    90d6:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    90d8:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    90dc:	b002      	add	sp, #8
    90de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000090e2 <nrf_gpio_cfg_sense_set>:
{
    90e2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    90e4:	f10d 030f 	add.w	r3, sp, #15
    90e8:	9301      	str	r3, [sp, #4]
    90ea:	2300      	movs	r3, #0
{
    90ec:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    90f0:	9300      	str	r3, [sp, #0]
    90f2:	461a      	mov	r2, r3
    90f4:	4619      	mov	r1, r3
    90f6:	f7ff ffa9 	bl	904c <nrf_gpio_reconfigure>
}
    90fa:	b005      	add	sp, #20
    90fc:	f85d fb04 	ldr.w	pc, [sp], #4

00009100 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    9100:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    9102:	2402      	movs	r4, #2
    9104:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    9106:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    9108:	6809      	ldr	r1, [r1, #0]
    910a:	b171      	cbz	r1, 912a <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    910c:	f012 0f04 	tst.w	r2, #4
    9110:	bf0c      	ite	eq
    9112:	2182      	moveq	r1, #130	; 0x82
    9114:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    9116:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    9118:	bf48      	it	mi
    911a:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    911e:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    9120:	bf48      	it	mi
    9122:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    9126:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    912a:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    912c:	f04f 0100 	mov.w	r1, #0
    9130:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9134:	bf58      	it	pl
    9136:	2201      	movpl	r2, #1
    9138:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    913c:	bf56      	itet	pl
    913e:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    9140:	18c0      	addmi	r0, r0, r3
    return 0;
    9142:	4608      	movpl	r0, r1
}
    9144:	bd10      	pop	{r4, pc}

00009146 <z_device_state_init>:
}
    9146:	4770      	bx	lr

00009148 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9148:	b138      	cbz	r0, 915a <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    914a:	68c3      	ldr	r3, [r0, #12]
    914c:	8818      	ldrh	r0, [r3, #0]
    914e:	f3c0 0008 	ubfx	r0, r0, #0, #9
    9152:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    9156:	4258      	negs	r0, r3
    9158:	4158      	adcs	r0, r3
}
    915a:	4770      	bx	lr

0000915c <z_pm_save_idle_exit>:
{
    915c:	b508      	push	{r3, lr}
	pm_system_resume();
    915e:	f7f8 fc57 	bl	1a10 <pm_system_resume>
}
    9162:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9166:	f7ff bf49 	b.w	8ffc <sys_clock_idle_exit>

0000916a <k_mem_slab_init>:
{
    916a:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    916c:	2400      	movs	r4, #0
    916e:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9170:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9172:	ea41 0402 	orr.w	r4, r1, r2
    9176:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    917a:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    917e:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9180:	d10c      	bne.n	919c <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    9182:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9184:	42a3      	cmp	r3, r4
    9186:	d103      	bne.n	9190 <k_mem_slab_init+0x26>
    9188:	e9c0 0000 	strd	r0, r0, [r0]
}
    918c:	2000      	movs	r0, #0
}
    918e:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9190:	6985      	ldr	r5, [r0, #24]
    9192:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9194:	3401      	adds	r4, #1
		slab->free_list = p;
    9196:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    9198:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    919a:	e7f3      	b.n	9184 <k_mem_slab_init+0x1a>
		return -EINVAL;
    919c:	f06f 0015 	mvn.w	r0, #21
	return rc;
    91a0:	e7f5      	b.n	918e <k_mem_slab_init+0x24>

000091a2 <z_impl_k_mutex_init>:
{
    91a2:	4603      	mov	r3, r0
	mutex->owner = NULL;
    91a4:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    91a6:	e9c3 0002 	strd	r0, r0, [r3, #8]
    91aa:	e9c3 3300 	strd	r3, r3, [r3]
}
    91ae:	4770      	bx	lr

000091b0 <z_handle_obj_poll_events>:
{
    91b0:	4603      	mov	r3, r0
	return list->head == list;
    91b2:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    91b4:	4283      	cmp	r3, r0
    91b6:	d008      	beq.n	91ca <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    91b8:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    91bc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    91be:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    91c0:	2300      	movs	r3, #0
	node->prev = NULL;
    91c2:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    91c6:	f7fc ba59 	b.w	567c <signal_poll_event>
}
    91ca:	4770      	bx	lr

000091cc <z_queue_node_peek>:
{
    91cc:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    91ce:	4604      	mov	r4, r0
    91d0:	b130      	cbz	r0, 91e0 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    91d2:	6802      	ldr	r2, [r0, #0]
    91d4:	0793      	lsls	r3, r2, #30
    91d6:	d003      	beq.n	91e0 <z_queue_node_peek+0x14>
		ret = anode->data;
    91d8:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    91da:	b109      	cbz	r1, 91e0 <z_queue_node_peek+0x14>
			k_free(anode);
    91dc:	f000 f8ac 	bl	9338 <k_free>
}
    91e0:	4620      	mov	r0, r4
    91e2:	bd10      	pop	{r4, pc}

000091e4 <z_impl_k_queue_init>:
	list->head = NULL;
    91e4:	2300      	movs	r3, #0
	list->tail = NULL;
    91e6:	e9c0 3300 	strd	r3, r3, [r0]
	queue->lock = (struct k_spinlock) {};
    91ea:	6083      	str	r3, [r0, #8]
	sys_dlist_init(&w->waitq);
    91ec:	f100 030c 	add.w	r3, r0, #12
	list->tail = (sys_dnode_t *)list;
    91f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
	sys_dlist_init(&queue->poll_events);
    91f4:	f100 0314 	add.w	r3, r0, #20
    91f8:	e9c0 3305 	strd	r3, r3, [r0, #20]
}
    91fc:	4770      	bx	lr

000091fe <k_queue_append>:
{
    91fe:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    9200:	2301      	movs	r3, #1
    9202:	9300      	str	r3, [sp, #0]
    9204:	2300      	movs	r3, #0
{
    9206:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    9208:	4619      	mov	r1, r3
    920a:	f7fc fb09 	bl	5820 <queue_insert>
}
    920e:	b003      	add	sp, #12
    9210:	f85d fb04 	ldr.w	pc, [sp], #4

00009214 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9214:	4603      	mov	r3, r0
    9216:	b920      	cbnz	r0, 9222 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9218:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    921c:	b90a      	cbnz	r2, 9222 <z_reschedule_irqlock+0xe>
    921e:	f7f8 bdd5 	b.w	1dcc <arch_swap>
    9222:	f383 8811 	msr	BASEPRI, r3
    9226:	f3bf 8f6f 	isb	sy
}
    922a:	4770      	bx	lr

0000922c <z_reschedule_unlocked>:
	__asm__ volatile(
    922c:	f04f 0320 	mov.w	r3, #32
    9230:	f3ef 8011 	mrs	r0, BASEPRI
    9234:	f383 8812 	msr	BASEPRI_MAX, r3
    9238:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    923c:	f7ff bfea 	b.w	9214 <z_reschedule_irqlock>

00009240 <z_priq_dumb_best>:
{
    9240:	4603      	mov	r3, r0
	return list->head == list;
    9242:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9244:	4283      	cmp	r3, r0
    9246:	d003      	beq.n	9250 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    9248:	2800      	cmp	r0, #0
    924a:	bf38      	it	cc
    924c:	2000      	movcc	r0, #0
    924e:	4770      	bx	lr
	struct k_thread *thread = NULL;
    9250:	2000      	movs	r0, #0
}
    9252:	4770      	bx	lr

00009254 <z_unpend_all>:
{
    9254:	b538      	push	{r3, r4, r5, lr}
    9256:	4605      	mov	r5, r0
	int need_sched = 0;
    9258:	2000      	movs	r0, #0
	return list->head == list;
    925a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    925c:	42a5      	cmp	r5, r4
    925e:	d000      	beq.n	9262 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    9260:	b904      	cbnz	r4, 9264 <z_unpend_all+0x10>
}
    9262:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    9264:	4620      	mov	r0, r4
    9266:	f7fc fda1 	bl	5dac <z_unpend_thread>
		z_ready_thread(thread);
    926a:	4620      	mov	r0, r4
    926c:	f7fc ff42 	bl	60f4 <z_ready_thread>
		need_sched = 1;
    9270:	2001      	movs	r0, #1
    9272:	e7f2      	b.n	925a <z_unpend_all+0x6>

00009274 <k_is_in_isr>:
    9274:	f3ef 8005 	mrs	r0, IPSR
}
    9278:	3800      	subs	r0, #0
    927a:	bf18      	it	ne
    927c:	2001      	movne	r0, #1
    927e:	4770      	bx	lr

00009280 <z_impl_k_thread_name_set>:
}
    9280:	f06f 0057 	mvn.w	r0, #87	; 0x57
    9284:	4770      	bx	lr

00009286 <z_impl_k_thread_start>:
	z_sched_start(thread);
    9286:	f7fc bf7d 	b.w	6184 <z_sched_start>

0000928a <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    928a:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    928c:	f7fe fb22 	bl	78d4 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    9290:	bd08      	pop	{r3, pc}

00009292 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    9292:	f7fe bb1f 	b.w	78d4 <sys_clock_tick_get>

00009296 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    9296:	b108      	cbz	r0, 929c <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9298:	f7f9 b95c 	b.w	2554 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    929c:	4770      	bx	lr

0000929e <sys_clock_timeout_end_calc>:
 * timeout object.  When used correctly, this should be called once,
 * synchronously with the user passing a new timeout value.  It should
 * not be used iteratively to adjust a timeout.
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
    929e:	b538      	push	{r3, r4, r5, lr}
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    92a0:	1c4b      	adds	r3, r1, #1
    92a2:	bf08      	it	eq
    92a4:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    92a8:	4604      	mov	r4, r0
    92aa:	460d      	mov	r5, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    92ac:	d013      	beq.n	92d6 <sys_clock_timeout_end_calc+0x38>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    92ae:	ea54 0105 	orrs.w	r1, r4, r5
    92b2:	d103      	bne.n	92bc <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    92b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    92b8:	f7fe bb0c 	b.w	78d4 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    92bc:	f06f 0101 	mvn.w	r1, #1
    92c0:	1a0a      	subs	r2, r1, r0
    92c2:	f04f 31ff 	mov.w	r1, #4294967295
    92c6:	eb61 0305 	sbc.w	r3, r1, r5
    92ca:	2a00      	cmp	r2, #0
    92cc:	f173 0100 	sbcs.w	r1, r3, #0
    92d0:	db02      	blt.n	92d8 <sys_clock_timeout_end_calc+0x3a>
			return Z_TICK_ABS(dt);
    92d2:	4610      	mov	r0, r2
    92d4:	4619      	mov	r1, r3
}
    92d6:	bd38      	pop	{r3, r4, r5, pc}
		return sys_clock_tick_get() + MAX(1, dt);
    92d8:	f7fe fafc 	bl	78d4 <sys_clock_tick_get>
    92dc:	2c01      	cmp	r4, #1
    92de:	f175 0300 	sbcs.w	r3, r5, #0
    92e2:	bfbc      	itt	lt
    92e4:	2401      	movlt	r4, #1
    92e6:	2500      	movlt	r5, #0
    92e8:	1820      	adds	r0, r4, r0
    92ea:	eb45 0101 	adc.w	r1, r5, r1
    92ee:	e7f2      	b.n	92d6 <sys_clock_timeout_end_calc+0x38>

000092f0 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    92f0:	b510      	push	{r4, lr}
    92f2:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    92f4:	f7fe f93c 	bl	7570 <z_abort_timeout>

	if (inactive) {
    92f8:	b9b0      	cbnz	r0, 9328 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    92fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
    92fc:	b10b      	cbz	r3, 9302 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    92fe:	4620      	mov	r0, r4
    9300:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    9302:	f104 0018 	add.w	r0, r4, #24
    9306:	f7fd fa59 	bl	67bc <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    930a:	b168      	cbz	r0, 9328 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    930c:	f7fc fef2 	bl	60f4 <z_ready_thread>
    9310:	f04f 0320 	mov.w	r3, #32
    9314:	f3ef 8011 	mrs	r0, BASEPRI
    9318:	f383 8812 	msr	BASEPRI_MAX, r3
    931c:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    9320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9324:	f7ff bf76 	b.w	9214 <z_reschedule_irqlock>
    9328:	bd10      	pop	{r4, pc}

0000932a <notify_queue_locked>:
	if (queue != NULL) {
    932a:	b120      	cbz	r0, 9336 <notify_queue_locked+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    932c:	2200      	movs	r2, #0
    932e:	4611      	mov	r1, r2
    9330:	3088      	adds	r0, #136	; 0x88
    9332:	f7fd bd3f 	b.w	6db4 <z_sched_wake>
}
    9336:	4770      	bx	lr

00009338 <k_free>:
	if (ptr != NULL) {
    9338:	b120      	cbz	r0, 9344 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    933a:	1f01      	subs	r1, r0, #4
    933c:	f850 0c04 	ldr.w	r0, [r0, #-4]
    9340:	f7fe bfc8 	b.w	82d4 <k_heap_free>
}
    9344:	4770      	bx	lr

00009346 <k_heap_init>:
{
    9346:	b410      	push	{r4}
    9348:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    934c:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    9350:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    9352:	f7f7 be89 	b.w	1068 <sys_heap_init>

00009356 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    9356:	4770      	bx	lr

00009358 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    9358:	f7fb bc68 	b.w	4c2c <SystemInit>
