## list of settings for present release
set rel "1.20a"
set vcrel "1.12a"
set releaseBranch "rel1.00_cktpcs_1.12a_rel_"
set layout_tag "Final.2 release"
set p4_release_root "products/ddr54/project/d801-ddr54-tsmc16ffc18"
set process "tsmc16ffc-18"
##set metal_stack "11M_2Xa1Xd_h_3Xe_vhvh_2Y2R"
set metal_stack "12M_2Xa1Xd_h_4Xe_vhvh_2Y2R"
##set metal_stack "9M_2Xa1Xd_h_3Xe_vhv_2Z"
set metal_stack_ip "7M_2Xa1Xd_h_3Xe_vhv"
set metal_stack_cover "9M_2Xa1Xd_h_3Xe_vhv_2Z 11M_2Xa1Xd_h_3Xe_vhv_2Y2R 12M_2Xa1Xd_h_4Xe_vhvh_2Y2R"
## legal pin layers
set layers "M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 OVERLAP"
## legal supply pin layers
set supply_pins "M7"
set supply_pins_override(dwc_ddrphy_lcdl) "M4"
set supply_pins_override(dwc_ddrphy_bdl) "M4"
set supply_pins_override(dwc_ddrphy_techrevision) "M4"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphyacx4_top_ew) "M7 M8 M9 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphydbyte_top_ew) "M7 M8 M9 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dwc_ddrphymaster_top) "M7 M8 M9 MTOP MTOP-1"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_sec_io) {dwc_ddrphy_sec_io_IntLoadFill.gds.gz dwc_ddrphy_sec_io_InternalLoad.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "30 days ago"
## list of timing releases (other than non-lvf)
set timing_libs {nldm}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "HIPRE"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
set lef_diff_rel "1.10a"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ew dwc_ddrphy_vddclamp dwc_ddrphy_vaaclamp}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_pllshim}
## macros to ignore for CKT release to DI
set releaseIgnoreMacro {dwc_ddrphy_rxac_ew dwc_ddrphy_rxdq_ew dwc_ddrphy_rxdqs_ew dwc_ddrphy_txfe_ew dwc_ddrphy_txfedqs_ew dwc_ddrphy_txbe_ew dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ew}
set repeater_name {dwc_ddrphy_clktree_repeater}
set releaseRepeaterMacro {dwc_ddrphy_clktree_repeater}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks}
#utility_cells
#set releaseUtilityMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ew}
#utility_blocks
#set releaseUtilityMacro {dwc_ddrphy_decapvddq_dbyte_ew dwc_ddrphy_decapvddq_acx4_ew dwc_ddrphy_decapvddq_master}
set releaseMacro{dwc_ddrphy_utility_cells} {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_nsdwc_ddrphy_vddqclamp_ew} 
set releaseMacro{dwc_ddrphy_utility_blocks} {dwc_ddrphy_decapvddq_dbyte_ew dwc_ddrphy_decapvddq_acx4_ew dwc_ddrphy_decapvddq_master}
# releasing floorplans
set releaseDefMacro {dwc_ddrphy_testbenches/dwc_ddrphyacx4_analog_inst_ew dwc_ddrphy_testbenches/dwc_ddrphydbyte_analog_inst_ew dwc_ddrphy_testbenches/dwc_ddrphymaster_analog_inst}
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
## layers to tag in UTILITY library macro for CKT release to customer
set utility_tag_layers "63:63 60:63"
## email list for CKT refresh, DI only
set releaseMailDist "guttman,jfisher,williamm,gtravaj,manukyan,davidgh,vinjamur,dube,samy,smarnive,sg-ddr-ckt-release@synopsys.com,ddr_di@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "guttman,jfisher,williamm,gtravaj,manukyan,davidgh,dube,samy,sg-ddr-ckt-release@synopsys.com,ddr_di@synopsys.com"
set calibre_verifs "true"