# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_top_ddr3_hdmi_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_top_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 20:45:32 on Nov 01,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top_ddr3_hdmi(fast)
# Loading work.top_ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.a7_ddr3_wr_ctrl(fast)
# Loading work.a7_ddr3_rd_ctrl(fast)
# Loading work.arbit(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(131): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v(28).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_wr_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(152): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_rd_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : E:/Material/FPGA/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/*
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_wr_ctrl/*
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_rd_ctrl/*
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_arbit/*
run
# tb_top_ddr3_hdmi.u_comp_ddr3.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107083314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107088314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107093314.0 ps INFO: Write     bank 0 col 008, auto precharge 1
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107118314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107130814.0 ps INFO: Auto Precharge bank           0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107160814.0 ps INFO: ZQ        long = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107320814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107343314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107348314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107353314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107363314.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107373314.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107383314.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107393314.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107403314.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107413314.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107423314.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107433314.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107443314.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107453314.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107463314.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107473314.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107483314.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107493314.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107503314.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107513314.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107523314.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107533314.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107543314.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107553314.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107563314.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107573314.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107583314.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107593314.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107603314.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107613314.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107623314.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107633314.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107643314.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107653314.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107663314.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107673314.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107683314.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107693314.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107703314.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107713314.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107723314.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107733314.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 0028
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107743314.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 0029
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107753314.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 002a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107763314.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 002b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107773314.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 002c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107783314.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 002d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107793314.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 002e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107803314.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 002f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107813314.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0030
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107823314.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 0031
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107833314.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 0032
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107843314.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 0033
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107853314.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 0034
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107863314.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 0035
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107873314.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 0036
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107883314.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 0037
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107893314.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 0038
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107903314.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 0039
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107913314.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 003a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107923314.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 003b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107933314.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 003c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107943314.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 003d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107953314.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 003e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107978314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108005814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108073314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108083314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108093314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108103314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108113314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108123314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108133314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108143314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108153314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108163314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108173314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108193314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108203314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108273314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108283314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108293314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108303314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108313314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108323314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108333314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108343314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108353314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108363314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108373314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108383314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108623314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108633314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108643314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108673314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108683314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108693314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108703314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108713314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108723314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108733314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108743314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108753314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108763314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108773314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108783314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108793314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# checked error ! error_cnt = 63
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108803314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108813314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108823314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108833314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108843314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108873314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108883314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108953314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108963314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108973314.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108983314.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108993314.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109003314.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109013314.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109023314.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109033314.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109043314.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109073314.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109083314.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109093314.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109103314.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109113314.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109123314.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109133314.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109143314.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109153314.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109163314.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109173314.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109183314.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109193314.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109203314.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109213314.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109223314.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109233314.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109243314.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109253314.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109263314.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109273314.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109283314.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109293314.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109303314.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109313314.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109323314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109333314.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109343314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109385814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110230814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110253314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110263314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 110285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 110305814.0 ps INFO: Precharge bank   0
do tb_top_ddr3_hdmi_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 08:58:35 on Nov 02,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v 
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module a7_ddr3_rd_ctrl
# -- Skipping module a7_ddr3_wr_ctrl
# -- Compiling module arbit
# -- Skipping module top_ddr3_hdmi
# 
# Top level modules:
# 	top_ddr3_hdmi
# End time: 08:58:36 on Nov 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 08:58:36 on Nov 02,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 08:58:37 on Nov 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 08:58:37 on Nov 02,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_top_ddr3_hdmi.v 
# -- Compiling module tb_top_ddr3_hdmi
# 
# Top level modules:
# 	tb_top_ddr3_hdmi
# End time: 08:58:37 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 08:58:37 on Nov 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:58:37 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_top_ddr3_hdmi_simulate.do
# End time: 08:58:49 on Nov 02,2019, Elapsed time: 12:13:17
# Errors: 1, Warnings: 8
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_top_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 08:58:50 on Nov 02,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "arbit(fast)".
# Loading work.tb_top_ddr3_hdmi(fast)
# Loading work.top_ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.a7_ddr3_wr_ctrl(fast)
# Loading work.a7_ddr3_rd_ctrl(fast)
# Loading work.arbit(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(131): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v(28).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_wr_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(152): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_rd_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : E:/Material/FPGA/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_wr_ctrl/*
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_rd_ctrl/*
add wave -position insertpoint sim:/tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_arbit/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top_ddr3_hdmi(fast)
# Loading work.top_ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.a7_ddr3_wr_ctrl(fast)
# Loading work.a7_ddr3_rd_ctrl(fast)
# Loading work.arbit(fast)
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(131): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v(28).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_wr_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_wr_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/top_ddr3_hdmi.v(152): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v(24).
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/inst_a7_ddr3_rd_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/new/a7_ddr3_rd_ctrl.v
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : E:/Material/FPGA/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_top_ddr3_hdmi/inst_top_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_top_ddr3_hdmi.inst_top_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# tb_top_ddr3_hdmi.u_comp_ddr3.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107083314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107088314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107093314.0 ps INFO: Write     bank 0 col 008, auto precharge 1
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107118314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107130814.0 ps INFO: Auto Precharge bank           0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107160814.0 ps INFO: ZQ        long = 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107320814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107343314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107348314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107353314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107363314.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107373314.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107383314.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107393314.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107403314.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107413314.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107423314.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107433314.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107443314.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107453314.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107463314.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107473314.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107483314.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107493314.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107503314.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107513314.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107523314.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107533314.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107543314.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107553314.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107563314.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107573314.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107583314.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107593314.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107603314.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107613314.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107623314.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107633314.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107643314.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107653314.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107663314.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107673314.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107683314.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107693314.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107703314.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107713314.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107723314.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107733314.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 0028
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107743314.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 0029
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107753314.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 002a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107763314.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 002b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107773314.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 002c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107783314.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 002d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107793314.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 002e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107803314.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 002f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107813314.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0030
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107823314.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 0031
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107833314.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 0032
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107843314.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 0033
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107853314.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 0034
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107863314.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 0035
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107873314.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 0036
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107883314.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 0037
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107893314.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 0038
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107903314.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 0039
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107913314.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 003a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107923314.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 003b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107933314.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 003c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107943314.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 003d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 107953314.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 003e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 107975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.main: at time 107978314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108005814.0 ps INFO: Precharge bank   0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108073314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108083314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108093314.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108103314.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108113314.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108123314.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108133314.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108143314.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108153314.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108163314.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108173314.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108183314.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108193314.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108203314.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108213314.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108223314.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108233314.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108243314.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108253314.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108263314.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108273314.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108283314.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108293314.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108303314.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108313314.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108323314.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108333314.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108343314.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108353314.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108363314.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108373314.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108383314.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108393314.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108403314.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108413314.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108423314.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108433314.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108443314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108453314.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108463314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108473314.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108483314.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = 0028
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108493314.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = 0029
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108503314.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = 002a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108513314.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = 002b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108523314.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = 002c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108533314.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = 002d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108543314.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = 002e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108553314.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = 002f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108563314.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = 0030
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108573314.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = 0031
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108583314.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = 0032
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108593314.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = 0033
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108603314.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = 0034
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108613314.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = 0035
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108623314.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = 0036
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108633314.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = 0037
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108643314.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = 0038
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108653314.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = 0039
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108663314.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = 003a
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108673314.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = 003b
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108683314.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = 003c
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108693314.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = 003d
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108703314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = 003e
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 108725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 108745814.0 ps INFO: Precharge bank   0
# checked success !
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109630814.0 ps INFO: Activate  bank 0 row 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109653314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109663314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.data_task: at time 109685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_top_ddr3_hdmi.u_comp_ddr3.cmd_task: at time 109705814.0 ps INFO: Precharge bank   0
# End time: 09:01:53 on Nov 02,2019, Elapsed time: 0:03:03
# Errors: 1, Warnings: 1
