Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 15:43:03 2022
| Host         : DESKTOP-JVL83V4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.292       -0.546                      2                  651        0.174        0.000                      0                  651        4.500        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.292       -0.546                      2                  651        0.174        0.000                      0                  651        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.292ns,  Total Violation       -0.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 auto/test_error/M_testNum_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_error/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 5.165ns (50.399%)  route 5.083ns (49.601%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.569     5.153    auto/test_error/CLK
    SLICE_X55Y10         FDRE                                         r  auto/test_error/M_testNum_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_error/M_testNum_q_reg[2]/Q
                         net (fo=28, routed)          0.957     6.567    auto/test_error/mul/Q[2]
    SLICE_X55Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.691 r  auto/test_error/mul/out0_i_9__0/O
                         net (fo=5, routed)           0.682     7.373    auto/test_error/mul/out0_i_9__0_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      3.841    11.214 r  auto/test_error/mul/out0/P[13]
                         net (fo=7, routed)           0.878    12.091    auto/test_error/mul/out0_n_92
    SLICE_X54Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.215 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_27__1/O
                         net (fo=1, routed)           0.664    12.879    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_27__1_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.003 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_18__2/O
                         net (fo=6, routed)           0.643    13.646    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_18__2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.770 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_24__1/O
                         net (fo=1, routed)           0.154    13.924    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_24__1_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.048 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13/O
                         net (fo=1, routed)           0.798    14.847    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.971 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__3_comp/O
                         net (fo=2, routed)           0.307    15.278    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__3_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.402 r  auto/test_error/mul/FSM_sequential_M_state_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.402    auto/test_error/mul_n_1
    SLICE_X57Y11         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.450    14.855    auto/test_error/CLK
    SLICE_X57Y11         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.031    15.110    auto/test_error/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 auto/test_error/M_testNum_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_error/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 5.165ns (50.335%)  route 5.096ns (49.665%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.569     5.153    auto/test_error/CLK
    SLICE_X55Y10         FDRE                                         r  auto/test_error/M_testNum_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_error/M_testNum_q_reg[2]/Q
                         net (fo=28, routed)          0.957     6.567    auto/test_error/mul/Q[2]
    SLICE_X55Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.691 r  auto/test_error/mul/out0_i_9__0/O
                         net (fo=5, routed)           0.682     7.373    auto/test_error/mul/out0_i_9__0_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      3.841    11.214 r  auto/test_error/mul/out0/P[13]
                         net (fo=7, routed)           0.878    12.091    auto/test_error/mul/out0_n_92
    SLICE_X54Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.215 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_27__1/O
                         net (fo=1, routed)           0.664    12.879    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_27__1_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.003 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_18__2/O
                         net (fo=6, routed)           0.643    13.646    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_18__2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.770 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_24__1/O
                         net (fo=1, routed)           0.154    13.924    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_24__1_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.048 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13/O
                         net (fo=1, routed)           0.798    14.847    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_13_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.971 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__3_comp/O
                         net (fo=2, routed)           0.320    15.291    auto/test_error/mul/FSM_sequential_M_state_q[1]_i_5__3_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.415 r  auto/test_error/mul/FSM_sequential_M_state_q[1]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    15.415    auto/test_error/mul_n_0
    SLICE_X56Y11         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.450    14.855    auto/test_error/CLK
    SLICE_X56Y11         FDRE                                         r  auto/test_error/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.081    15.160    auto/test_error/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 5.358ns (53.742%)  route 4.612ns (46.258%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.562     5.146    auto/test_multiply/CLK
    SLICE_X54Y17         FDRE                                         r  auto/test_multiply/M_testNum_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  auto/test_multiply/M_testNum_q_reg[3]/Q
                         net (fo=19, routed)          0.766     6.391    auto/test_multiply/mul/out0_0[3]
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.295     6.686 r  auto/test_multiply/mul/out0_i_9/O
                         net (fo=5, routed)           0.688     7.373    auto/test_multiply/mul/out0_i_9_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    11.214 f  auto/test_multiply/mul/out0/P[14]
                         net (fo=8, routed)           1.000    12.214    auto/test_multiply/mul/M_test_multiply_out[14]
    SLICE_X52Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.338 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_31__0/O
                         net (fo=1, routed)           0.403    12.741    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_31__0_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.865 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0/O
                         net (fo=1, routed)           0.395    13.260    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.384 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_15__1/O
                         net (fo=2, routed)           0.315    13.699    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_15__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.823 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_8__1_comp/O
                         net (fo=1, routed)           0.740    14.563    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_8__1_n_0_repN
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.687 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_5__0_comp_1/O
                         net (fo=2, routed)           0.305    14.992    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.116 r  auto/test_multiply/mul/FSM_sequential_M_state_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.116    auto/test_multiply/mul_n_2
    SLICE_X55Y18         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X55Y18         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.032    15.117    auto/test_multiply/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.965ns  (logic 5.358ns (53.769%)  route 4.607ns (46.231%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.562     5.146    auto/test_multiply/CLK
    SLICE_X54Y17         FDRE                                         r  auto/test_multiply/M_testNum_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  auto/test_multiply/M_testNum_q_reg[3]/Q
                         net (fo=19, routed)          0.766     6.391    auto/test_multiply/mul/out0_0[3]
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.295     6.686 r  auto/test_multiply/mul/out0_i_9/O
                         net (fo=5, routed)           0.688     7.373    auto/test_multiply/mul/out0_i_9_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841    11.214 f  auto/test_multiply/mul/out0/P[14]
                         net (fo=8, routed)           1.000    12.214    auto/test_multiply/mul/M_test_multiply_out[14]
    SLICE_X52Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.338 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_31__0/O
                         net (fo=1, routed)           0.403    12.741    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_31__0_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.124    12.865 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0/O
                         net (fo=1, routed)           0.395    13.260    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_27__0_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.384 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_15__1/O
                         net (fo=2, routed)           0.315    13.699    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_15__1_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.823 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_8__1_comp/O
                         net (fo=1, routed)           0.740    14.563    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_8__1_n_0_repN
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.687 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_5__0_comp_1/O
                         net (fo=2, routed)           0.300    14.987    auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_5__0_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.111 r  auto/test_multiply/mul/FSM_sequential_M_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.111    auto/test_multiply/mul_n_1
    SLICE_X55Y18         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X55Y18         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)        0.031    15.116    auto/test_multiply/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 auto/test_adder/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 3.022ns (33.305%)  route 6.052ns (66.695%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.553     5.137    auto/test_adder/CLK
    SLICE_X52Y23         FDRE                                         r  auto/test_adder/M_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  auto/test_adder/M_register_q_reg[2]/Q
                         net (fo=47, routed)          1.077     6.732    auto/test_adder/adder/Q[2]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.152     6.884 r  auto/test_adder/adder/i__carry_i_2/O
                         net (fo=1, routed)           0.485     7.369    auto/test_adder/adder/M_adder_b__0[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.127 r  auto/test_adder/adder/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    auto/test_adder/adder/sum0_inferred__0/i__carry_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.442 f  auto/test_adder/adder/sum0_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.990     9.432    auto/test_adder/adder/sum00_in[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I2_O)        0.331     9.763 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_56/O
                         net (fo=2, routed)           0.468    10.232    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_56_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I5_O)        0.328    10.560 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_39/O
                         net (fo=2, routed)           0.814    11.374    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_39_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.498 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_26/O
                         net (fo=2, routed)           0.460    11.959    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_26_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.083 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_19/O
                         net (fo=1, routed)           0.590    12.673    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_19_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.797 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_8/O
                         net (fo=1, routed)           0.581    13.378    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_8_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.502 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4/O
                         net (fo=2, routed)           0.585    14.087    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.211 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.211    auto/test_adder/adder_n_16
    SLICE_X48Y19         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.440    14.845    auto/test_adder/CLK
    SLICE_X48Y19         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.031    15.100    auto/test_adder/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 auto/test_adder/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 3.022ns (33.784%)  route 5.923ns (66.215%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.553     5.137    auto/test_adder/CLK
    SLICE_X52Y23         FDRE                                         r  auto/test_adder/M_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  auto/test_adder/M_register_q_reg[2]/Q
                         net (fo=47, routed)          1.077     6.732    auto/test_adder/adder/Q[2]
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.152     6.884 r  auto/test_adder/adder/i__carry_i_2/O
                         net (fo=1, routed)           0.485     7.369    auto/test_adder/adder/M_adder_b__0[0]
    SLICE_X50Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.127 r  auto/test_adder/adder/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    auto/test_adder/adder/sum0_inferred__0/i__carry_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.442 f  auto/test_adder/adder/sum0_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.990     9.432    auto/test_adder/adder/sum00_in[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I2_O)        0.331     9.763 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_56/O
                         net (fo=2, routed)           0.468    10.232    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_56_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I5_O)        0.328    10.560 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_39/O
                         net (fo=2, routed)           0.814    11.374    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_39_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.498 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_26/O
                         net (fo=2, routed)           0.460    11.959    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_26_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.083 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_19/O
                         net (fo=1, routed)           0.590    12.673    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_19_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.797 f  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_8/O
                         net (fo=1, routed)           0.581    13.378    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_8_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.502 r  auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4/O
                         net (fo=2, routed)           0.456    13.958    auto/test_adder/adder/FSM_sequential_M_state_q[1]_i_4_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.082 r  auto/test_adder/adder/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.082    auto/test_adder/adder_n_17
    SLICE_X48Y20         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.440    14.845    auto/test_adder/CLK
    SLICE_X48Y20         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.098    auto/test_adder/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 auto/test_compare/M_testNum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 3.029ns (37.813%)  route 4.981ns (62.187%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.553     5.137    auto/test_compare/CLK
    SLICE_X46Y21         FDRE                                         r  auto/test_compare/M_testNum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  auto/test_compare/M_testNum_q_reg[0]/Q
                         net (fo=18, routed)          1.245     6.901    auto/test_compare/ad/Q[0]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.152     7.053 r  auto/test_compare/ad/g0_b1/O
                         net (fo=2, routed)           0.630     7.682    auto/test_compare/ad/g0_b1_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.014 r  auto/test_compare/ad/sum0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.014    auto/test_compare/ad/sum0_carry_i_7_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.564 r  auto/test_compare/ad/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.564    auto/test_compare/ad/sum0_carry_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  auto/test_compare/ad/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.678    auto/test_compare/ad/sum0_carry__0_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.991 r  auto/test_compare/ad/sum0_carry__1/O[3]
                         net (fo=1, routed)           0.346     9.337    auto/test_compare/ad/sum[11]
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.306     9.643 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_17__0/O
                         net (fo=1, routed)           0.433    10.076    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_17__0_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.200 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_10__1/O
                         net (fo=1, routed)           0.896    11.096    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_10__1_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.220 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=4, routed)           0.309    11.529    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.653 f  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_14__0/O
                         net (fo=1, routed)           0.402    12.056    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_14__0_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.180 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_9__0/O
                         net (fo=1, routed)           0.407    12.587    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_9__0_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.711 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.313    13.024    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X45Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.148 r  auto/test_compare/ad/FSM_sequential_M_state_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.148    auto/test_compare/ad_n_1
    SLICE_X45Y21         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.436    14.841    auto/test_compare/CLK
    SLICE_X45Y21         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)        0.029    15.108    auto/test_compare/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 auto/test_compare/M_testNum_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 3.029ns (37.828%)  route 4.978ns (62.172%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.553     5.137    auto/test_compare/CLK
    SLICE_X46Y21         FDRE                                         r  auto/test_compare/M_testNum_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  auto/test_compare/M_testNum_q_reg[0]/Q
                         net (fo=18, routed)          1.245     6.901    auto/test_compare/ad/Q[0]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.152     7.053 r  auto/test_compare/ad/g0_b1/O
                         net (fo=2, routed)           0.630     7.682    auto/test_compare/ad/g0_b1_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.014 r  auto/test_compare/ad/sum0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.014    auto/test_compare/ad/sum0_carry_i_7_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.564 r  auto/test_compare/ad/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.564    auto/test_compare/ad/sum0_carry_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  auto/test_compare/ad/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.678    auto/test_compare/ad/sum0_carry__0_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.991 r  auto/test_compare/ad/sum0_carry__1/O[3]
                         net (fo=1, routed)           0.346     9.337    auto/test_compare/ad/sum[11]
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.306     9.643 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_17__0/O
                         net (fo=1, routed)           0.433    10.076    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_17__0_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.200 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_10__1/O
                         net (fo=1, routed)           0.896    11.096    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_10__1_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.220 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=4, routed)           0.309    11.529    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.653 f  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_14__0/O
                         net (fo=1, routed)           0.402    12.056    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_14__0_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.180 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_9__0/O
                         net (fo=1, routed)           0.407    12.587    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_9__0_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.711 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.310    13.021    auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.145 r  auto/test_compare/ad/FSM_sequential_M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.145    auto/test_compare/ad_n_0
    SLICE_X45Y21         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.436    14.841    auto/test_compare/CLK
    SLICE_X45Y21         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)        0.031    15.110    auto/test_compare/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 manual/M_inputA_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 2.226ns (29.599%)  route 5.295ns (70.401%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.630     5.214    manual/CLK
    SLICE_X59Y15         FDRE                                         r  manual/M_inputA_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  manual/M_inputA_q_reg[2]/Q
                         net (fo=12, routed)          1.294     6.964    manual/aluunit/add/Q[2]
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  manual/aluunit/add/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.088    manual/aluunit/add/i__carry_i_2__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.468 r  manual/aluunit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.468    manual/aluunit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.707 f  manual/aluunit/add/sum0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.238     8.945    manual/aluunit/add/sum00_in[6]
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.329     9.274 f  manual/aluunit/add/M_segs_q[8]_i_8/O
                         net (fo=1, routed)           0.675     9.949    manual/aluunit/add/M_segs_q[8]_i_8_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.326    10.275 f  manual/aluunit/add/M_segs_q[8]_i_3/O
                         net (fo=1, routed)           0.983    11.258    manual/aluunit/add/M_segs_q[8]_i_3_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.382 f  manual/aluunit/add/M_segs_q[8]_i_2/O
                         net (fo=2, routed)           0.669    12.051    manual/aluunit/add/M_segs_q[8]_i_2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.175 f  manual/aluunit/add/M_result_q[0]_i_4/O
                         net (fo=1, routed)           0.436    12.611    manual/aluunit/add/M_result_q[0]_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.735 r  manual/aluunit/add/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    12.735    manual/aluunit_n_32
    SLICE_X59Y18         FDRE                                         r  manual/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.508    14.913    manual/CLK
    SLICE_X59Y18         FDRE                                         r  manual/M_result_q_reg[0]/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)        0.029    15.180    manual/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 manual/M_inputA_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.102ns (29.754%)  route 4.963ns (70.246%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.630     5.214    manual/CLK
    SLICE_X59Y15         FDRE                                         r  manual/M_inputA_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  manual/M_inputA_q_reg[2]/Q
                         net (fo=12, routed)          1.294     6.964    manual/aluunit/add/Q[2]
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  manual/aluunit/add/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.088    manual/aluunit/add/i__carry_i_2__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.468 r  manual/aluunit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.468    manual/aluunit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.707 f  manual/aluunit/add/sum0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           1.238     8.945    manual/aluunit/add/sum00_in[6]
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.329     9.274 f  manual/aluunit/add/M_segs_q[8]_i_8/O
                         net (fo=1, routed)           0.675     9.949    manual/aluunit/add/M_segs_q[8]_i_8_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.326    10.275 f  manual/aluunit/add/M_segs_q[8]_i_3/O
                         net (fo=1, routed)           0.983    11.258    manual/aluunit/add/M_segs_q[8]_i_3_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.382 f  manual/aluunit/add/M_segs_q[8]_i_2/O
                         net (fo=2, routed)           0.773    12.155    manual/aluunit/add/M_segs_q[8]_i_2_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.279 r  manual/aluunit/add/M_segs_q[8]_i_1/O
                         net (fo=1, routed)           0.000    12.279    manual/aluunit_n_33
    SLICE_X57Y15         FDRE                                         r  manual/M_segs_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.447    14.852    manual/CLK
    SLICE_X57Y15         FDRE                                         r  manual/M_segs_q_reg[8]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)        0.031    15.107    manual/M_segs_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 auto/test_shifter/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/FSM_sequential_M_currentstate_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.557     1.501    auto/test_shifter/CLK
    SLICE_X45Y18         FDRE                                         r  auto/test_shifter/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_shifter/M_counter_q_reg[3]/Q
                         net (fo=5, routed)           0.092     1.733    auto/test_shifter/M_counter_q_reg[3]
    SLICE_X44Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  auto/test_shifter/FSM_sequential_M_currentstate_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    auto/test_shifter/FSM_sequential_M_currentstate_q[0]_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  auto/test_shifter/FSM_sequential_M_currentstate_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.825     2.015    auto/test_shifter/CLK
    SLICE_X44Y18         FDRE                                         r  auto/test_shifter/FSM_sequential_M_currentstate_q_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091     1.605    auto/test_shifter/FSM_sequential_M_currentstate_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.590     1.534    buttondetector_gen_0[3].buttondetector/CLK
    SLICE_X59Y13         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.120     1.795    auto/M_last_q_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  auto/FSM_sequential_M_state_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.840    auto/FSM_sequential_M_state_q[1]_i_1__4_n_0
    SLICE_X58Y13         FDRE                                         r  auto/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.859     2.049    auto/CLK
    SLICE_X58Y13         FDRE                                         r  auto/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.091     1.638    auto/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.590     1.534    buttondetector_gen_0[3].buttondetector/CLK
    SLICE_X59Y13         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.121     1.796    auto/M_last_q_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  auto/FSM_sequential_M_state_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.841    auto/FSM_sequential_M_state_q[0]_i_1__4_n_0
    SLICE_X58Y13         FDRE                                         r  auto/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.859     2.049    auto/CLK
    SLICE_X58Y13         FDRE                                         r  auto/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.092     1.639    auto/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_testNum_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.554     1.498    auto/test_compare/CLK
    SLICE_X45Y21         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=45, routed)          0.151     1.790    auto/test_compare/M_state_q_0[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  auto/test_compare/M_testNum_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.835    auto/test_compare/M_testNum_q[4]_i_2_n_0
    SLICE_X46Y21         FDRE                                         r  auto/test_compare/M_testNum_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.822     2.012    auto/test_compare/CLK
    SLICE_X46Y21         FDRE                                         r  auto/test_compare/M_testNum_q_reg[4]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.121     1.633    auto/test_compare/M_testNum_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 manual/M_control_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_alufn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.173%)  route 0.166ns (46.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.584     1.528    manual/CLK
    SLICE_X59Y21         FDRE                                         r  manual/M_control_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  manual/M_control_q_reg[0]/Q
                         net (fo=20, routed)          0.166     1.835    manual/M_control_q_reg[1]_0[0]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.048     1.883 r  manual/M_alufn_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.883    manual/M_alufn_q[5]_i_2_n_0
    SLICE_X58Y21         FDRE                                         r  manual/M_alufn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.852     2.042    manual/CLK
    SLICE_X58Y21         FDRE                                         r  manual/M_alufn_q_reg[5]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.107     1.648    manual/M_alufn_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.591     1.535    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X65Y13         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.846    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X65Y13         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.861     2.051    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X65Y13         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.066     1.601    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 manual/M_control_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_alufn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.775%)  route 0.166ns (47.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.584     1.528    manual/CLK
    SLICE_X59Y21         FDRE                                         r  manual/M_control_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  manual/M_control_q_reg[0]/Q
                         net (fo=20, routed)          0.166     1.835    manual/M_control_q_reg[1]_0[0]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  manual/M_alufn_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    manual/M_alufn_q[4]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  manual/M_alufn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.852     2.042    manual/CLK
    SLICE_X58Y21         FDRE                                         r  manual/M_alufn_q_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.091     1.632    manual/M_alufn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 auto/test_adder/enum/ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/enum/ctr/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.327%)  route 0.169ns (47.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.585     1.529    auto/test_adder/enum/ctr/CLK
    SLICE_X63Y21         FDRE                                         r  auto/test_adder/enum/ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  auto/test_adder/enum/ctr/M_ctr_q_reg[15]/Q
                         net (fo=32, routed)          0.169     1.839    auto/test_adder/enum/ctr/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  auto/test_adder/enum/ctr/M_ctr_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.884    auto/test_adder/enum/ctr/M_ctr_d[19]
    SLICE_X65Y22         FDRE                                         r  auto/test_adder/enum/ctr/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.853     2.043    auto/test_adder/enum/ctr/CLK
    SLICE_X65Y22         FDRE                                         r  auto/test_adder/enum/ctr/M_ctr_q_reg[19]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.092     1.634    auto/test_adder/enum/ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.591     1.535    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y14         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.793    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__2_n_4
    SLICE_X63Y14         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.861     2.051    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y14         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.590     1.534    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y16         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.793    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X63Y16         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.859     2.049    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X63Y16         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   M_tester_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   auto/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   auto/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   auto/FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    auto/test_error/M_testNum_q_reg[3]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   M_tester_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   auto/test_adder/M_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   auto/test_adder/M_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    auto/test_error/M_testNum_q_reg[3]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   auto/test_shifter/FSM_sequential_M_currentstate_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   seg/ctr/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   seg/ctr/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   seg/ctr/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   seg/ctr/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C



