// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        label_map_address0,
        label_map_ce0,
        label_map_q0,
        max_y_address0,
        max_y_ce0,
        max_y_q0,
        max_y_address1,
        max_y_ce1,
        max_y_we1,
        max_y_d1,
        min_y_address0,
        min_y_ce0,
        min_y_q0,
        min_y_address1,
        min_y_ce1,
        min_y_we1,
        min_y_d1,
        max_x_address0,
        max_x_ce0,
        max_x_q0,
        max_x_address1,
        max_x_ce1,
        max_x_we1,
        max_x_d1,
        min_x_address0,
        min_x_ce0,
        min_x_q0,
        min_x_address1,
        min_x_ce1,
        min_x_we1,
        min_x_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [16:0] label_map_address0;
output   label_map_ce0;
input  [15:0] label_map_q0;
output  [8:0] max_y_address0;
output   max_y_ce0;
input  [7:0] max_y_q0;
output  [8:0] max_y_address1;
output   max_y_ce1;
output   max_y_we1;
output  [7:0] max_y_d1;
output  [8:0] min_y_address0;
output   min_y_ce0;
input  [7:0] min_y_q0;
output  [8:0] min_y_address1;
output   min_y_ce1;
output   min_y_we1;
output  [7:0] min_y_d1;
output  [8:0] max_x_address0;
output   max_x_ce0;
input  [8:0] max_x_q0;
output  [8:0] max_x_address1;
output   max_x_ce1;
output   max_x_we1;
output  [8:0] max_x_d1;
output  [8:0] min_x_address0;
output   min_x_ce0;
input  [8:0] min_x_q0;
output  [8:0] min_x_address1;
output   min_x_ce1;
output   min_x_we1;
output  [8:0] min_x_d1;

reg ap_idle;
reg label_map_ce0;
reg max_y_ce0;
reg max_y_ce1;
reg max_y_we1;
reg min_y_ce0;
reg min_y_ce1;
reg min_y_we1;
reg max_x_ce0;
reg max_x_ce1;
reg max_x_we1;
reg min_x_ce0;
reg min_x_ce1;
reg min_x_we1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln537_reg_339;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln537_fu_175_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [8:0] select_ln537_fu_205_p3;
reg   [8:0] select_ln537_reg_343;
reg   [8:0] select_ln537_reg_343_pp0_iter1_reg;
wire   [7:0] select_ln537_1_fu_213_p3;
reg   [7:0] select_ln537_1_reg_352;
reg   [7:0] select_ln537_1_reg_352_pp0_iter1_reg;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln541_fu_284_p2;
reg   [0:0] icmp_ln541_reg_367;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] min_x_addr_reg_371;
reg   [8:0] max_x_addr_reg_377;
reg   [8:0] min_y_addr_reg_383;
reg   [8:0] max_y_addr_reg_389;
wire   [0:0] icmp_ln542_fu_298_p2;
reg   [0:0] icmp_ln542_reg_395;
wire   [0:0] icmp_ln543_fu_303_p2;
reg   [0:0] icmp_ln543_reg_399;
wire   [0:0] icmp_ln544_fu_308_p2;
reg   [0:0] icmp_ln544_reg_403;
wire   [0:0] icmp_ln545_fu_313_p2;
reg   [0:0] icmp_ln545_reg_407;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln540_3_fu_279_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln542_fu_290_p1;
wire    ap_block_pp0_stage0;
reg   [8:0] x_fu_64;
wire   [8:0] x_1_fu_221_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [7:0] y_fu_68;
reg   [16:0] indvar_flatten6_fu_72;
wire   [16:0] add_ln537_fu_181_p2;
wire   [0:0] icmp_ln538_fu_199_p2;
wire   [7:0] y_2_fu_193_p2;
wire   [15:0] tmp_s_fu_242_p3;
wire   [13:0] tmp_7_fu_253_p3;
wire   [16:0] zext_ln540_fu_249_p1;
wire   [16:0] zext_ln540_1_fu_260_p1;
wire   [16:0] add_ln540_fu_264_p2;
wire   [16:0] zext_ln540_2_fu_270_p1;
wire   [16:0] add_ln540_1_fu_273_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

hls_object_green_classification_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten6_fu_72 <= 17'd0;
    end else if (((icmp_ln537_fu_175_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten6_fu_72 <= add_ln537_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        x_fu_64 <= 9'd0;
    end else if (((icmp_ln537_fu_175_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_fu_64 <= x_1_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        y_fu_68 <= 8'd0;
    end else if (((icmp_ln537_fu_175_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_fu_68 <= select_ln537_1_fu_213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln537_reg_339 <= icmp_ln537_fu_175_p2;
        select_ln537_1_reg_352_pp0_iter1_reg <= select_ln537_1_reg_352;
        select_ln537_reg_343_pp0_iter1_reg <= select_ln537_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln537_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln541_reg_367 <= icmp_ln541_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln541_reg_367 == 1'd0))) begin
        icmp_ln542_reg_395 <= icmp_ln542_fu_298_p2;
        icmp_ln543_reg_399 <= icmp_ln543_fu_303_p2;
        icmp_ln544_reg_403 <= icmp_ln544_fu_308_p2;
        icmp_ln545_reg_407 <= icmp_ln545_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln537_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln541_fu_284_p2 == 1'd0))) begin
        max_x_addr_reg_377 <= zext_ln542_fu_290_p1;
        max_y_addr_reg_389 <= zext_ln542_fu_290_p1;
        min_x_addr_reg_371 <= zext_ln542_fu_290_p1;
        min_y_addr_reg_383 <= zext_ln542_fu_290_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln537_fu_175_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln537_1_reg_352 <= select_ln537_1_fu_213_p3;
        select_ln537_reg_343 <= select_ln537_fu_205_p3;
    end
end

always @ (*) begin
    if (((icmp_ln537_reg_339 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        label_map_ce0 = 1'b1;
    end else begin
        label_map_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_x_ce0 = 1'b1;
    end else begin
        max_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_x_ce1 = 1'b1;
    end else begin
        max_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln543_reg_399 == 1'd1) & (icmp_ln541_reg_367 == 1'd0))) begin
        max_x_we1 = 1'b1;
    end else begin
        max_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_y_ce0 = 1'b1;
    end else begin
        max_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_y_ce1 = 1'b1;
    end else begin
        max_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln545_reg_407 == 1'd1) & (icmp_ln541_reg_367 == 1'd0))) begin
        max_y_we1 = 1'b1;
    end else begin
        max_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        min_x_ce0 = 1'b1;
    end else begin
        min_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        min_x_ce1 = 1'b1;
    end else begin
        min_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln542_reg_395 == 1'd1) & (icmp_ln541_reg_367 == 1'd0))) begin
        min_x_we1 = 1'b1;
    end else begin
        min_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        min_y_ce0 = 1'b1;
    end else begin
        min_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        min_y_ce1 = 1'b1;
    end else begin
        min_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln544_reg_403 == 1'd1) & (icmp_ln541_reg_367 == 1'd0))) begin
        min_y_we1 = 1'b1;
    end else begin
        min_y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln537_fu_181_p2 = (indvar_flatten6_fu_72 + 17'd1);

assign add_ln540_1_fu_273_p2 = (add_ln540_fu_264_p2 + zext_ln540_2_fu_270_p1);

assign add_ln540_fu_264_p2 = (zext_ln540_fu_249_p1 + zext_ln540_1_fu_260_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign icmp_ln537_fu_175_p2 = ((indvar_flatten6_fu_72 == 17'd76800) ? 1'b1 : 1'b0);

assign icmp_ln538_fu_199_p2 = ((x_fu_64 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln541_fu_284_p2 = ((label_map_q0 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln542_fu_298_p2 = ((select_ln537_reg_343 < min_x_q0) ? 1'b1 : 1'b0);

assign icmp_ln543_fu_303_p2 = ((select_ln537_reg_343 > max_x_q0) ? 1'b1 : 1'b0);

assign icmp_ln544_fu_308_p2 = ((select_ln537_1_reg_352 < min_y_q0) ? 1'b1 : 1'b0);

assign icmp_ln545_fu_313_p2 = ((select_ln537_1_reg_352 > max_y_q0) ? 1'b1 : 1'b0);

assign label_map_address0 = zext_ln540_3_fu_279_p1;

assign max_x_address0 = zext_ln542_fu_290_p1;

assign max_x_address1 = max_x_addr_reg_377;

assign max_x_d1 = select_ln537_reg_343_pp0_iter1_reg;

assign max_y_address0 = zext_ln542_fu_290_p1;

assign max_y_address1 = max_y_addr_reg_389;

assign max_y_d1 = select_ln537_1_reg_352_pp0_iter1_reg;

assign min_x_address0 = zext_ln542_fu_290_p1;

assign min_x_address1 = min_x_addr_reg_371;

assign min_x_d1 = select_ln537_reg_343_pp0_iter1_reg;

assign min_y_address0 = zext_ln542_fu_290_p1;

assign min_y_address1 = min_y_addr_reg_383;

assign min_y_d1 = select_ln537_1_reg_352_pp0_iter1_reg;

assign select_ln537_1_fu_213_p3 = ((icmp_ln538_fu_199_p2[0:0] == 1'b1) ? y_2_fu_193_p2 : y_fu_68);

assign select_ln537_fu_205_p3 = ((icmp_ln538_fu_199_p2[0:0] == 1'b1) ? 9'd0 : x_fu_64);

assign tmp_7_fu_253_p3 = {{select_ln537_1_reg_352}, {6'd0}};

assign tmp_s_fu_242_p3 = {{select_ln537_1_reg_352}, {8'd0}};

assign x_1_fu_221_p2 = (select_ln537_fu_205_p3 + 9'd1);

assign y_2_fu_193_p2 = (y_fu_68 + 8'd1);

assign zext_ln540_1_fu_260_p1 = tmp_7_fu_253_p3;

assign zext_ln540_2_fu_270_p1 = select_ln537_reg_343;

assign zext_ln540_3_fu_279_p1 = add_ln540_1_fu_273_p2;

assign zext_ln540_fu_249_p1 = tmp_s_fu_242_p3;

assign zext_ln542_fu_290_p1 = label_map_q0;

endmodule //hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4
