Analysis & Synthesis report for rooth
Mon Mar 13 23:29:41 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state
 12. State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state
 13. State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state
 14. State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|state
 15. State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|state
 16. State Machine - |rooth_soc|uart:uart_0|state
 17. State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state
 18. State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state
 19. State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state
 20. State Machine - |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|csr_state
 21. State Machine - |rooth_soc|rooth:u_rooth_0|div:u_div_0|state
 22. State Machine - |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0|flow_flag
 23. User-Specified and Inferred Latches
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated
 30. Source assignments for data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated
 31. Parameter Settings for User Entity Instance: clk_pll:clk_pll_inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: rib:u_rib_0
 33. Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top
 34. Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl
 35. Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init
 37. Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write
 38. Parameter Settings for User Entity Instance: data_mem:data_mem_0|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top
 40. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver
 41. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx
 42. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx
 43. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm
 44. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx
 45. Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx
 46. Parameter Settings for Inferred Entity Instance: rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx"
 51. Port Connectivity Checks: "gpio:gpio_0"
 52. Port Connectivity Checks: "data_mem:data_mem_0"
 53. Port Connectivity Checks: "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0"
 54. Port Connectivity Checks: "sd_boot_top:u_sd_boot_top"
 55. Port Connectivity Checks: "rib:u_rib_0"
 56. Port Connectivity Checks: "rooth:u_rooth_0|div:u_div_0"
 57. Port Connectivity Checks: "rooth:u_rooth_0"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 13 23:29:41 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; rooth                                           ;
; Top-level Entity Name              ; rooth_soc                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 10,412                                          ;
;     Total combinational functions  ; 8,923                                           ;
;     Dedicated logic registers      ; 3,527                                           ;
; Total registers                    ; 3527                                            ;
; Total pins                         ; 35                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 262,144                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; rooth_soc          ; rooth              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; rtl/sd_boot/sd_write.v           ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_write.v                ;         ;
; rtl/sd_boot/sd_read.v            ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_read.v                 ;         ;
; rtl/sd_boot/sd_init.v            ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v                 ;         ;
; rtl/sd_boot/sd_ctrl_top.v        ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v             ;         ;
; rtl/sd_boot/sd_boot_top.v        ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v             ;         ;
; rtl/sd_boot/sd_boot_ctrl.v       ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v            ;         ;
; ip_core/inst_mem/inst_mem.v      ; yes             ; User Wizard-Generated File   ; D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v           ;         ;
; ip_core/data_mem/data_mem.v      ; yes             ; User Wizard-Generated File   ; D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v           ;         ;
; ip_core/clk_pll/clk_pll.v        ; yes             ; User Wizard-Generated File   ; D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v             ;         ;
; rtl/soc/rooth_soc.v              ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v                   ;         ;
; rtl/perips/uart.v                ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v                     ;         ;
; rtl/perips/timer.v               ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/timer.v                    ;         ;
; rtl/perips/spi.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v                      ;         ;
; rtl/perips/gpio.v                ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v                     ;         ;
; rtl/jtag/jtag_top.v              ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v                   ;         ;
; rtl/jtag/jtag_driver.v           ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v                ;         ;
; rtl/jtag/jtag_dm.v               ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v                    ;         ;
; rtl/jtag/full_handshake_tx.v     ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v          ;         ;
; rtl/jtag/full_handshake_rx.v     ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_rx.v          ;         ;
; rtl/bus/rib.v                    ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/bus/rib.v                         ;         ;
; rtl/core/rooth_defines.v         ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth_defines.v              ;         ;
; rtl/core/rooth.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v                      ;         ;
; rtl/core/regs_file.v             ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/regs_file.v                  ;         ;
; rtl/core/reg_clash_fb.v          ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/reg_clash_fb.v               ;         ;
; rtl/core/pc_reg.v                ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/pc_reg.v                     ;         ;
; rtl/core/mux_alu.v               ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/mux_alu.v                    ;         ;
; rtl/core/imm_gen.v               ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/imm_gen.v                    ;         ;
; rtl/core/if_wb.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_wb.v                      ;         ;
; rtl/core/if_ex.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v                      ;         ;
; rtl/core/if_de.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_de.v                      ;         ;
; rtl/core/if_as.v                 ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_as.v                      ;         ;
; rtl/core/flow_ctrl.v             ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v                  ;         ;
; rtl/core/div.v                   ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/div.v                        ;         ;
; rtl/core/decode.v                ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/decode.v                     ;         ;
; rtl/core/csr_reg.v               ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/csr_reg.v                    ;         ;
; rtl/core/clinet.v                ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v                     ;         ;
; rtl/core/alu_res_ctrl.v          ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v               ;         ;
; rtl/core/alu_core.v              ; yes             ; User Verilog HDL File        ; D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clk_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fgh2.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_fgh2.tdf                ;         ;
; db/altsyncram_vhq1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_vhq1.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/rooth-fpga/altera/EP4CE10F17C8/db/mult_7dt.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 10,412                                                                                      ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 8923                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 5974                                                                                        ;
;     -- 3 input functions                    ; 1411                                                                                        ;
;     -- <=2 input functions                  ; 1538                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 7989                                                                                        ;
;     -- arithmetic mode                      ; 934                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 3527                                                                                        ;
;     -- Dedicated logic registers            ; 3527                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 35                                                                                          ;
; Total memory bits                           ; 262144                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3408                                                                                        ;
; Total fan-out                               ; 44211                                                                                       ;
; Average fan-out                             ; 3.51                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |rooth_soc                                      ; 8923 (19)           ; 3527 (0)                  ; 262144      ; 8            ; 0       ; 4         ; 35   ; 0            ; |rooth_soc                                                                                                                                            ; rooth_soc         ; work         ;
;    |clk_pll:clk_pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|clk_pll:clk_pll_inst                                                                                                                       ; clk_pll           ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|clk_pll:clk_pll_inst|altpll:altpll_component                                                                                               ; altpll            ; work         ;
;          |clk_pll_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated                                                                 ; clk_pll_altpll    ; work         ;
;    |data_mem:data_mem_0|                        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|data_mem:data_mem_0                                                                                                                        ; data_mem          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|data_mem:data_mem_0|altsyncram:altsyncram_component                                                                                        ; altsyncram        ; work         ;
;          |altsyncram_vhq1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated                                                         ; altsyncram_vhq1   ; work         ;
;    |gpio:gpio_0|                                ; 152 (152)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|gpio:gpio_0                                                                                                                                ; gpio              ; work         ;
;    |jtag_top:u_jtag_top|                        ; 1399 (0)            ; 578 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top                                                                                                                        ; jtag_top          ; work         ;
;       |jtag_dm:u_jtag_dm|                       ; 1182 (1095)         ; 345 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm                                                                                                      ; jtag_dm           ; work         ;
;          |full_handshake_rx:rx|                 ; 43 (43)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx                                                                                 ; full_handshake_rx ; work         ;
;          |full_handshake_tx:tx|                 ; 44 (44)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx                                                                                 ; full_handshake_tx ; work         ;
;       |jtag_driver:u_jtag_driver|               ; 217 (128)           ; 233 (143)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver                                                                                              ; jtag_driver       ; work         ;
;          |full_handshake_rx:rx|                 ; 41 (41)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx                                                                         ; full_handshake_rx ; work         ;
;          |full_handshake_tx:tx|                 ; 48 (48)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx                                                                         ; full_handshake_tx ; work         ;
;    |rib:u_rib_0|                                ; 443 (443)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rib:u_rib_0                                                                                                                                ; rib               ; work         ;
;    |rooth:u_rooth_0|                            ; 5824 (0)            ; 2220 (0)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0                                                                                                                            ; rooth             ; work         ;
;       |alu_core:u_alu_core_0|                   ; 887 (808)           ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0                                                                                                      ; alu_core          ; work         ;
;          |lpm_mult:Mult0|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0                                                                                       ; lpm_mult          ; work         ;
;             |mult_7dt:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated                                                               ; mult_7dt          ; work         ;
;       |alu_res_ctrl:u_alu_res_ctrl_0|           ; 311 (311)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0                                                                                              ; alu_res_ctrl      ; work         ;
;       |clinet:u_clinet_0|                       ; 306 (306)           ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0                                                                                                          ; clinet            ; work         ;
;       |csr_reg:u_csr_reg_0|                     ; 166 (166)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0                                                                                                        ; csr_reg           ; work         ;
;       |decode:u_decode_0|                       ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|decode:u_decode_0                                                                                                          ; decode            ; work         ;
;       |div:u_div_0|                             ; 547 (547)           ; 232 (232)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|div:u_div_0                                                                                                                ; div               ; work         ;
;       |flow_ctrl:u_flow_ctrl_0|                 ; 213 (213)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0                                                                                                    ; flow_ctrl         ; work         ;
;       |if_as:u_if_as_0|                         ; 531 (531)           ; 246 (246)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0                                                                                                            ; if_as             ; work         ;
;       |if_de:u_if_de_0|                         ; 254 (254)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0                                                                                                            ; if_de             ; work         ;
;       |if_ex:u_if_ex_0|                         ; 216 (216)           ; 140 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0                                                                                                            ; if_ex             ; work         ;
;       |if_wb:u_if_wb_0|                         ; 151 (151)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|if_wb:u_if_wb_0                                                                                                            ; if_wb             ; work         ;
;       |mux_alu:u_mux_alu_0|                     ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|mux_alu:u_mux_alu_0                                                                                                        ; mux_alu           ; work         ;
;       |pc_reg:u_pc_reg_0|                       ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|pc_reg:u_pc_reg_0                                                                                                          ; pc_reg            ; work         ;
;       |reg_clash_fb:u_reg_clash_fb_0|           ; 1805 (1805)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0                                                                                              ; reg_clash_fb      ; work         ;
;       |regs_file:u_regs_file_0|                 ; 204 (204)           ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|rooth:u_rooth_0|regs_file:u_regs_file_0                                                                                                    ; regs_file         ; work         ;
;    |sd_boot_top:u_sd_boot_top|                  ; 431 (0)             ; 315 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top                                                                                                                  ; sd_boot_top       ; work         ;
;       |sd_boot_ctrl:u_sd_boot_ctrl|             ; 199 (199)           ; 98 (98)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl                                                                                      ; sd_boot_ctrl      ; work         ;
;          |inst_mem:u_inst_mem_0|                ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0                                                                ; inst_mem          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_fgh2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated ; altsyncram_fgh2   ; work         ;
;       |sd_ctrl_top:u_sd_ctrl_top|               ; 232 (4)             ; 217 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top                                                                                        ; sd_ctrl_top       ; work         ;
;          |sd_init:u_sd_init|                    ; 120 (120)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                      ; sd_init           ; work         ;
;          |sd_read:u_sd_read|                    ; 108 (108)           ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read                                                                      ; sd_read           ; work         ;
;    |spi:u_spi_O|                                ; 177 (177)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|spi:u_spi_O                                                                                                                                ; spi               ; work         ;
;    |timer:timer_0|                              ; 205 (205)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|timer:timer_0                                                                                                                              ; timer             ; work         ;
;    |uart:uart_0|                                ; 273 (273)           ; 158 (158)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rooth_soc|uart:uart_0                                                                                                                                ; uart              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 4096         ; 32           ; 8192         ; 16           ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                        ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |rooth_soc|clk_pll:clk_pll_inst                                                        ; ip_core/clk_pll/clk_pll.v   ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |rooth_soc|data_mem:data_mem_0                                                         ; ip_core/data_mem/data_mem.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0 ; ip_core/inst_mem/inst_mem.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state ;
+----------------------+----------------------------------------------------------------------+
; Name                 ; state.STATE_DEASSERT                                                 ;
+----------------------+----------------------------------------------------------------------+
; state.STATE_IDLE     ; 0                                                                    ;
; state.STATE_DEASSERT ; 1                                                                    ;
+----------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state ;
+----------------------+----------------------+--------------------+--------------------------+
; Name                 ; state.STATE_DEASSERT ; state.STATE_ASSERT ; state.STATE_IDLE         ;
+----------------------+----------------------+--------------------+--------------------------+
; state.STATE_IDLE     ; 0                    ; 0                  ; 0                        ;
; state.STATE_ASSERT   ; 0                    ; 1                  ; 1                        ;
; state.STATE_DEASSERT ; 1                    ; 0                  ; 1                        ;
+----------------------+----------------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+--------------------------+-----------------------------+
; Name                        ; jtag_state.UPDATE_IR ; jtag_state.EXIT2_IR ; jtag_state.PAUSE_IR ; jtag_state.EXIT1_IR ; jtag_state.SHIFT_IR ; jtag_state.CAPTURE_IR ; jtag_state.SELECT_IR ; jtag_state.UPDATE_DR ; jtag_state.EXIT2_DR ; jtag_state.PAUSE_DR ; jtag_state.EXIT1_DR ; jtag_state.SHIFT_DR ; jtag_state.CAPTURE_DR ; jtag_state.SELECT_DR ; jtag_state.RUN_TEST_IDLE ; jtag_state.TEST_LOGIC_RESET ;
+-----------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+--------------------------+-----------------------------+
; jtag_state.TEST_LOGIC_RESET ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 0                           ;
; jtag_state.RUN_TEST_IDLE    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 1                        ; 1                           ;
; jtag_state.SELECT_DR        ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 1                    ; 0                        ; 1                           ;
; jtag_state.CAPTURE_DR       ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.SHIFT_DR         ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.EXIT1_DR         ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.PAUSE_DR         ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.EXIT2_DR         ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.UPDATE_DR        ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.SELECT_IR        ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.CAPTURE_IR       ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.SHIFT_IR         ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.EXIT1_IR         ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.PAUSE_IR         ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.EXIT2_IR         ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
; jtag_state.UPDATE_IR        ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ; 0                    ; 0                        ; 1                           ;
+-----------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+----------------------+--------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|state ;
+----------------------+------------------------------------------------------------------------------+
; Name                 ; state.STATE_DEASSERT                                                         ;
+----------------------+------------------------------------------------------------------------------+
; state.STATE_IDLE     ; 0                                                                            ;
; state.STATE_DEASSERT ; 1                                                                            ;
+----------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|state ;
+----------------------+----------------------+--------------------+----------------------------------+
; Name                 ; state.STATE_DEASSERT ; state.STATE_ASSERT ; state.STATE_IDLE                 ;
+----------------------+----------------------+--------------------+----------------------------------+
; state.STATE_IDLE     ; 0                    ; 0                  ; 0                                ;
; state.STATE_ASSERT   ; 0                    ; 1                  ; 1                                ;
; state.STATE_DEASSERT ; 1                    ; 0                  ; 1                                ;
+----------------------+----------------------+--------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|uart:uart_0|state                                        ;
+-------------------+--------------+-------------------+---------------+--------------+
; Name              ; state.S_STOP ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ;
+-------------------+--------------+-------------------+---------------+--------------+
; state.S_IDLE      ; 0            ; 0                 ; 0             ; 0            ;
; state.S_START     ; 0            ; 0                 ; 1             ; 1            ;
; state.S_SEND_BYTE ; 0            ; 1                 ; 0             ; 1            ;
; state.S_STOP      ; 1            ; 0                 ; 0             ; 1            ;
+-------------------+--------------+-------------------+---------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state                                                                                            ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; Name                     ; cur_state.st_init_done ; cur_state.st_send_acmd41 ; cur_state.st_send_cmd55 ; cur_state.st_send_cmd8 ; cur_state.st_wait_cmd0 ; cur_state.st_send_cmd0 ; cur_state.st_idle ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; cur_state.st_idle        ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 0                 ;
; cur_state.st_send_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 1                      ; 1                 ;
; cur_state.st_wait_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 1                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd8   ; 0                      ; 0                        ; 0                       ; 1                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd55  ; 0                      ; 0                        ; 1                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_acmd41 ; 0                      ; 1                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_init_done   ; 1                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state ;
+-----------------------+-------------------+-----------------------+----------------------+
; Name                  ; r_state.READ_IDLE ; r_state.READ_RSD_WRAM ; r_state.READ_INITIAL ;
+-----------------------+-------------------+-----------------------+----------------------+
; r_state.READ_INITIAL  ; 0                 ; 0                     ; 0                    ;
; r_state.READ_RSD_WRAM ; 0                 ; 1                     ; 1                    ;
; r_state.READ_IDLE     ; 1                 ; 0                     ; 1                    ;
+-----------------------+-------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state           ;
+---------------------------+-----------------------+---------------------------+--------------------------+
; Name                      ; current_state.SD_IDLE ; current_state.SD_RSD_WRAM ; current_state.SD_INITIAL ;
+---------------------------+-----------------------+---------------------------+--------------------------+
; current_state.SD_INITIAL  ; 0                     ; 0                         ; 0                        ;
; current_state.SD_RSD_WRAM ; 0                     ; 1                         ; 1                        ;
; current_state.SD_IDLE     ; 1                     ; 0                         ; 1                        ;
+---------------------------+-----------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|csr_state                                                                                       ;
+------------------------------+------------------------+------------------------------+----------------------+-------------------------+----------------------+
; Name                         ; csr_state.S_CSR_MCAUSE ; csr_state.S_CSR_MSTATUS_MRET ; csr_state.S_CSR_MEPC ; csr_state.S_CSR_MSTATUS ; csr_state.S_CSR_IDLE ;
+------------------------------+------------------------+------------------------------+----------------------+-------------------------+----------------------+
; csr_state.S_CSR_IDLE         ; 0                      ; 0                            ; 0                    ; 0                       ; 0                    ;
; csr_state.S_CSR_MSTATUS      ; 0                      ; 0                            ; 0                    ; 1                       ; 1                    ;
; csr_state.S_CSR_MEPC         ; 0                      ; 0                            ; 1                    ; 0                       ; 1                    ;
; csr_state.S_CSR_MSTATUS_MRET ; 0                      ; 1                            ; 0                    ; 0                       ; 1                    ;
; csr_state.S_CSR_MCAUSE       ; 1                      ; 0                            ; 0                    ; 0                       ; 1                    ;
+------------------------------+------------------------+------------------------------+----------------------+-------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |rooth_soc|rooth:u_rooth_0|div:u_div_0|state                                  ;
+-------------------+-----------------+------------------+-------------------+------------------+
; Name              ; state.STATE_END ; state.STATE_CALC ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+-----------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0               ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0               ; 0                ; 1                 ; 1                ;
; state.STATE_CALC  ; 0               ; 1                ; 0                 ; 1                ;
; state.STATE_END   ; 1               ; 0                ; 0                 ; 1                ;
+-------------------+-----------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0|flow_flag ;
+--------------+--------------+--------------+-------------------------+
; Name         ; flow_flag.00 ; flow_flag.10 ; flow_flag.01            ;
+--------------+--------------+--------------+-------------------------+
; flow_flag.10 ; 0            ; 0            ; 0                       ;
; flow_flag.01 ; 0            ; 1            ; 1                       ;
; flow_flag.00 ; 1            ; 1            ; 0                       ;
+--------------+--------------+--------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                               ;
+-----------------------------------------------------------------+--------------------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                                    ; Free of Timing Hazards ;
+-----------------------------------------------------------------+--------------------------------------------------------+------------------------+
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[0]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_four_o          ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_four_o ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[29]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[30]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[0]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[1]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[2]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[3]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[4]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[5]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[6]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[7]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[8]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[9]  ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[10] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[11] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[12] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[13] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[14] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[15] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[16] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[17] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[18] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[19] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[20] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[21] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[22] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[23] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[24] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[25] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[26] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[27] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[28] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[29] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[30] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[31] ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2   ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[1]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[2]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[3]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|ena       ; GND                                                    ; yes                    ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|enb       ; GND                                                    ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[7]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[6]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[5]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[4]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[27]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[26]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[25]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[24]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[23]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[22]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[21]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[20]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[19]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[18]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[17]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[16]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[15]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[14]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[13]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[12]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[11]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[10]           ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[9]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[8]            ; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]  ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[32]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[33]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[34]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[35]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[36]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[37]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[38]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[39]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[40]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[41]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[42]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[43]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[44]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[45]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[46]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[47]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[48]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[49]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[0]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[1]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[2]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[3]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[4]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[5]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[6]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[7]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[8]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[9]            ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[10]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[11]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[12]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[13]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[14]           ; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3          ; yes                    ;
; Number of user-specified and inferred latches = 133             ;                                                        ;                        ;
+-----------------------------------------------------------------+--------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                                          ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; spi:u_spi_O|spi_status[1..31]                                                               ; Stuck at GND due to stuck port data_in                                                      ;
; uart:uart_0|uart_status[2..31]                                                              ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0            ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1            ; Stuck at GND due to stuck port data_in                                                      ;
; rooth:u_rooth_0|clinet:u_clinet_0|waddr_o[2..5,7,10,11]                                     ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy             ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en              ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag            ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0..5]   ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1..7]   ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag    ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]      ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs               ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi             ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0..3]   ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0..47]       ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0..5]   ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0..3]       ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0..15]    ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0..8]      ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[0..5,8..31]                                      ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|hartinfo[0..31]                                       ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[25..31]                                    ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[24]                                        ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[2..7,11..23]                               ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[0,1]                                       ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[23..31]                                      ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[22]                                          ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[18..21]                                      ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[16,17]                                       ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[12..15]                                      ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[7]                                           ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[2..6]                                        ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[1]                                           ; Stuck at VCC due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[0]                                           ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[41..43,45,47]  ; Stuck at GND due to stuck port data_in                                                      ;
; rooth:u_rooth_0|clinet:u_clinet_0|waddr_o[8,9]                                              ; Merged with rooth:u_rooth_0|clinet:u_clinet_0|we_o                                          ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[8,9]                                         ; Merged with jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ;
; uart:uart_0|uart_rx[8,9,11..31]                                                             ; Merged with uart:uart_0|uart_rx[10]                                                         ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[11]                                          ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11]                              ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[10]                                          ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10]                              ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[9]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[8]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[7]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[6]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[5]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[4]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[4]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[3]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[2]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[1]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]                               ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_adder_o[0]                                           ; Merged with rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]                               ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[1..7,40,44,46] ; Merged with sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0] ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[1]                               ; Merged with jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[0]                   ;
; rooth:u_rooth_0|clinet:u_clinet_0|cause[31]                                                 ; Merged with rooth:u_rooth_0|clinet:u_clinet_0|cause[2]                                      ;
; rooth:u_rooth_0|clinet:u_clinet_0|cause[4..9,11..30]                                        ; Merged with rooth:u_rooth_0|clinet:u_clinet_0|cause[10]                                     ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[1]             ; Merged with jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[0] ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[7]                                               ; Merged with jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[1]                      ; Merged with jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[0]          ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[11]                                          ; Merged with jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[8]                                         ; Merged with jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[10]                            ;
; uart:uart_0|uart_rx[10]                                                                     ; Stuck at GND due to stuck port data_in                                                      ;
; rooth:u_rooth_0|clinet:u_clinet_0|cause[10]                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; rooth:u_rooth_0|div:u_div_0|count[31]                                                       ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[0]                      ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[0]             ; Stuck at GND due to stuck port data_in                                                      ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[0]                               ; Stuck at GND due to stuck port data_in                                                      ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][31]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][30]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][29]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][28]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][27]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][26]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][25]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][24]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][23]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][22]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][21]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][20]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][19]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][18]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][17]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][16]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][15]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][14]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][13]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][12]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][11]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][10]                                     ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][9]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][8]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][7]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][6]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][5]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][4]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][3]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][2]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][1]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[0][0]                                      ; Stuck at GND due to stuck port clock_enable                                                 ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_INITIAL              ; Lost fanout                                                                                 ;
; rooth:u_rooth_0|if_de:u_if_de_0|flow_flag.10                                                ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state~5                          ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~4                                  ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~5                                  ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~6                                  ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~7                                  ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|state~5                  ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state~11          ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state~7                       ; Lost fanout                                                                                 ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state~8                       ; Lost fanout                                                                                 ;
; rooth:u_rooth_0|clinet:u_clinet_0|waddr_o[0]                                                ; Merged with rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ;
; rooth:u_rooth_0|clinet:u_clinet_0|cause[1]                                                  ; Merged with rooth:u_rooth_0|clinet:u_clinet_0|cause[0]                                      ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|r_state.READ_INITIAL                  ; Lost fanout                                                                                 ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[10]                                        ; Stuck at GND due to stuck port data_in                                                      ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[13..31]                 ; Lost fanout                                                                                 ;
; Total Number of Removed Registers = 455                                                     ;                                                                                             ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                            ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[31]          ; Lost Fanouts              ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[30],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[29],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[28],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[27],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[26],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[25],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[24],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[23],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[22],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[21],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[20],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[19],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[18],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[17],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[16],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[15],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[14],                ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt[13]                 ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0 ; Stuck at GND              ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy,        ;
;                                                                                  ; due to stuck port data_in ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en,         ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs,          ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi,        ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3], ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2], ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1], ;
;                                                                                  ;                           ; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]  ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[0]           ; Stuck at GND              ; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[0],        ;
;                                                                                  ; due to stuck port data_in ; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[0]                           ;
+----------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3527  ;
; Number of registers using Synchronous Clear  ; 416   ;
; Number of registers using Synchronous Load   ; 160   ;
; Number of registers using Asynchronous Clear ; 937   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3084  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs   ; 2       ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs   ; 2       ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi ; 1       ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi ; 2       ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|idle       ; 3       ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[2]                                 ; 1       ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; 2       ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[10]                                ; 1       ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[29]                                ; 1       ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[18]                                ; 1       ;
; Total number of inverted registers = 10                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[4]                              ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39]             ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|cause[2]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|cause[3]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[0]                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |rooth_soc|spi:u_spi_O|spi_ctrl[20]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|uart:uart_0|uart_baud[21]                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |rooth_soc|timer:timer_0|timer_ctrl[7]                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|timer:timer_0|timer_value[4]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|uart:uart_0|uart_ctrl[2]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |rooth_soc|gpio:gpio_0|gpio_data[16]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|gpio:gpio_0|gpio_ctrl[2]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |rooth_soc|uart:uart_0|uart_rx[2]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mtvec[25]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mie[29]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |rooth_soc|uart:uart_0|rx_data[4]                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |rooth_soc|uart:uart_0|rx_div_cnt[0]                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mstatus[19]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[0]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mcause[9]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mepc[18]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0|mscratch[0]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|op_r[2]                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |rooth_soc|spi:u_spi_O|spi_data[10]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |rooth_soc|spi:u_spi_O|spi_data[0]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2] ;
; 5:1                ; 147 bits  ; 441 LEs       ; 147 LEs              ; 294 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_wb:u_if_wb_0|pc_adder_o[25]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rooth_soc|timer:timer_0|timer_ctrl[0]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|alu_res_op_o[1]                                      ;
; 5:1                ; 68 bits   ; 204 LEs       ; 68 LEs               ; 136 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[14]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                                      ;
; 5:1                ; 212 bits  ; 636 LEs       ; 212 LEs              ; 424 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|rs1_data_o[16]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |rooth_soc|spi:u_spi_O|clk_cnt[8]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |rooth_soc|uart:uart_0|rx_clk_cnt[10]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|timer:timer_0|timer_count[24]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|uart:uart_0|cycle_cnt[4]                                                             ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[1]                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[22]                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |rooth_soc|spi:u_spi_O|spi_clk_edge_cnt[3]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |rooth_soc|uart:uart_0|rx_clk_edge_cnt[2]                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[6]                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[5]                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|reg2_rd_adder_o[3]                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|reg_wr_adder_o[0]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |rooth_soc|uart:uart_0|bit_cnt[2]                                                               ;
; 5:1                ; 38 bits   ; 114 LEs       ; 38 LEs               ; 76 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[29]              ;
; 5:1                ; 40 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[7]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[14]                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[24]                          ;
; 6:1                ; 63 bits   ; 252 LEs       ; 126 LEs              ; 126 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|div_result[4]                                            ;
; 8:1                ; 11 bits   ; 55 LEs        ; 22 LEs               ; 33 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[29]                                            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|div_remain[11]                                           ;
; 6:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|minuend[26]                                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[35]                          ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|branch_o[2]                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ;
; 35:1               ; 26 bits   ; 598 LEs       ; 26 LEs               ; 572 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[27]                                      ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|divisor_r[18]                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]                                            ;
; 35:1               ; 23 bits   ; 529 LEs       ; 23 LEs               ; 506 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[26]                                       ;
; 21:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[22]                                      ;
; 22:1               ; 8 bits    ; 112 LEs       ; 8 LEs                ; 104 LEs                ; Yes        ; |rooth_soc|spi:u_spi_O|rdata[5]                                                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[1]                                             ;
; 21:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[1]                                        ;
; 10:1               ; 30 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|dividend_r[15]                                           ;
; 23:1               ; 3 bits    ; 45 LEs        ; 6 LEs                ; 39 LEs                 ; Yes        ; |rooth_soc|spi:u_spi_O|bit_index[1]                                                             ;
; 69:1               ; 2 bits    ; 92 LEs        ; 2 LEs                ; 90 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[0]                                 ;
; 39:1               ; 15 bits   ; 390 LEs       ; 30 LEs               ; 360 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[5]                                 ;
; 38:1               ; 26 bits   ; 650 LEs       ; 26 LEs               ; 624 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[5]                                  ;
; 133:1              ; 5 bits    ; 440 LEs       ; 5 LEs                ; 435 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2]                                   ;
; 37:1               ; 11 bits   ; 264 LEs       ; 77 LEs               ; 187 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[5]                           ;
; 11:1               ; 32 bits   ; 224 LEs       ; 160 LEs              ; 64 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|result_o[23]                                             ;
; 24:1               ; 3 bits    ; 48 LEs        ; 3 LEs                ; 45 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[22]                                 ;
; 38:1               ; 2 bits    ; 50 LEs        ; 12 LEs               ; 38 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[2]                           ;
; 28:1               ; 15 bits   ; 270 LEs       ; 150 LEs              ; 120 LEs                ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[11]                                        ;
; 29:1               ; 8 bits    ; 152 LEs       ; 80 LEs               ; 72 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[19]                                        ;
; 30:1               ; 4 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[26]                                        ;
; 31:1               ; 2 bits    ; 40 LEs        ; 22 LEs               ; 18 LEs                 ; Yes        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                                        ;
; 87:1               ; 21 bits   ; 1218 LEs      ; 588 LEs              ; 630 LEs                ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[26]                                  ;
; 67:1               ; 2 bits    ; 88 LEs        ; 62 LEs               ; 26 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[0]                                   ;
; 65:1               ; 2 bits    ; 86 LEs        ; 62 LEs               ; 24 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[10]                                  ;
; 76:1               ; 3 bits    ; 150 LEs       ; 93 LEs               ; 57 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[17]                                  ;
; 35:1               ; 4 bits    ; 92 LEs        ; 4 LEs                ; 88 LEs                 ; Yes        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[18]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_mosi                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|state                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|Selector22                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|csr_rd_adder_o[11]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|ShiftRight0                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |rooth_soc|uart:uart_0|ShiftLeft0                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |rooth_soc|uart:uart_0|ShiftLeft0                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |rooth_soc|uart:uart_0|state                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|int_state.S_INT_IDLE                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|csr_state                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|reg1_rd_adder_o[0]                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|mux_alu:u_mux_alu_0|Mux3                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|mux_alu:u_mux_alu_0|Mux45                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|reg2_rd_adder_o[4]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|ShiftRight0                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|flow_as_o[0]                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_adder_cnt                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|address_b_cnt                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Selector11                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0|csr_state                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|flow_ex_o[0]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|start_wait                     ;
; 17:1               ; 32 bits   ; 352 LEs       ; 160 LEs              ; 192 LEs                ; No         ; |rooth_soc|rib:u_rib_0|m0_data_o[4]                                                             ;
; 17:1               ; 32 bits   ; 352 LEs       ; 96 LEs               ; 256 LEs                ; No         ; |rooth_soc|timer:timer_0|data_o[23]                                                             ;
; 17:1               ; 31 bits   ; 341 LEs       ; 62 LEs               ; 279 LEs                ; No         ; |rooth_soc|spi:u_spi_O|data_o[28]                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector27                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector87                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector143                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector209                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector266                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rib:u_rib_0|Selector324                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|flow_pc_o[0]                                 ;
; 19:1               ; 32 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; No         ; |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0|inst_o[0]                                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|Selector11                                     ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; No         ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[8]                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|Selector56                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|Selector40                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|data_mem_data_o[27]                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|data_mem_data_o[23]                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|data_mem_data_o[11]                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|data_mem_data_o[4]                     ;
; 128:1              ; 2 bits    ; 170 LEs       ; 40 LEs               ; 130 LEs                ; No         ; |rooth_soc|rooth:u_rooth_0|decode:u_decode_0|Selector6                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|div:u_div_0|state                                                    ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|reg1_rd_data_o[28]                     ;
; 257:1              ; 24 bits   ; 4104 LEs      ; 48 LEs               ; 4056 LEs               ; No         ; |rooth_soc|uart:uart_0|data_o[14]                                                               ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 18 LEs               ; 1008 LEs               ; No         ; |rooth_soc|uart:uart_0|data_o[4]                                                                ;
; 257:1              ; 2 bits    ; 342 LEs       ; 8 LEs                ; 334 LEs                ; No         ; |rooth_soc|uart:uart_0|data_o[0]                                                                ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|reg_wr_data_o[21]                      ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|reg2_rd_data_o[4]                      ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|reg_wr_data_o[9]                       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 224 LEs              ; 0 LEs                  ; No         ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0|csr_rd_data_o[5]                       ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|reg_wr_data_o[4]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_pll:clk_pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 5000                      ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rib:u_rib_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; slave_0        ; 0000  ; Unsigned Binary                 ;
; slave_1        ; 0001  ; Unsigned Binary                 ;
; slave_2        ; 0010  ; Unsigned Binary                 ;
; slave_3        ; 0011  ; Unsigned Binary                 ;
; slave_4        ; 0100  ; Unsigned Binary                 ;
; slave_5        ; 0101  ; Unsigned Binary                 ;
; grant0         ; 00    ; Unsigned Binary                 ;
; grant1         ; 01    ; Unsigned Binary                 ;
; grant2         ; 10    ; Unsigned Binary                 ;
; grant3         ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; FLASH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; FLASH          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fgh2      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init ;
+----------------+--------------------------------------------------+------------------------------------------------+
; Parameter Name ; Value                                            ; Type                                           ;
+----------------+--------------------------------------------------+------------------------------------------------+
; CMD0           ; 010000000000000000000000000000000000000010010101 ; Unsigned Binary                                ;
; CMD8           ; 010010000000000000000000000000011010101010000111 ; Unsigned Binary                                ;
; CMD55          ; 011101110000000000000000000000000000000011111111 ; Unsigned Binary                                ;
; ACMD41         ; 011010010100000000000000000000000000000011111111 ; Unsigned Binary                                ;
; DIV_FREQ       ; 200                                              ; Signed Integer                                 ;
; POWER_ON_NUM   ; 5000                                             ; Signed Integer                                 ;
; OVER_TIME_NUM  ; 25000                                            ; Signed Integer                                 ;
; st_idle        ; 0000001                                          ; Unsigned Binary                                ;
; st_send_cmd0   ; 0000010                                          ; Unsigned Binary                                ;
; st_wait_cmd0   ; 0000100                                          ; Unsigned Binary                                ;
; st_send_cmd8   ; 0001000                                          ; Unsigned Binary                                ;
; st_send_cmd55  ; 0010000                                          ; Unsigned Binary                                ;
; st_send_acmd41 ; 0100000                                          ; Unsigned Binary                                ;
; st_init_done   ; 1000000                                          ; Unsigned Binary                                ;
+----------------+--------------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write ;
+----------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------+
; HEAD_BYTE      ; 11111110 ; Unsigned Binary                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:data_mem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_vhq1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DMI_ADDR_BITS  ; 6     ; Signed Integer                          ;
; DMI_DATA_BITS  ; 32    ; Signed Integer                          ;
; DMI_OP_BITS    ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DMI_ADDR_BITS  ; 6     ; Signed Integer                                                    ;
; DMI_DATA_BITS  ; 32    ; Signed Integer                                                    ;
; DMI_OP_BITS    ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DW             ; 40    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DW             ; 40    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DMI_ADDR_BITS  ; 6     ; Signed Integer                                            ;
; DMI_DATA_BITS  ; 32    ; Signed Integer                                            ;
; DMI_OP_BITS    ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 40    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 40    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 32           ; Untyped                               ;
; LPM_WIDTHB                                     ; 32           ; Untyped                               ;
; LPM_WIDTHP                                     ; 64           ; Untyped                               ;
; LPM_WIDTHR                                     ; 64           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_pll:clk_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                           ;
; Entity Instance                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; data_mem:data_mem_0|altsyncram:altsyncram_component                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx"                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; req_data_i[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; idle_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio:gpio_0"                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_mem:data_mem_0"                                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0"                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "sd_boot_top:u_sd_boot_top"      ;
+--------------------------+-------+----------+--------------+
; Port                     ; Type  ; Severity ; Details      ;
+--------------------------+-------+----------+--------------+
; inst_mem_adder_i[31..30] ; Input ; Info     ; Stuck at GND ;
+--------------------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rib:u_rib_0"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; m1_data_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; m1_req_i          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_we_i           ; Input  ; Info     ; Stuck at GND                                                                        ;
; m3_data_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_addr_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_addr_o[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_addr_o[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rooth:u_rooth_0|div:u_div_0"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; busy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "rooth:u_rooth_0"        ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; int_flag_i[7..1] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 3527                        ;
;     CLR               ; 158                         ;
;     CLR SCLR          ; 47                          ;
;     CLR SCLR SLD      ; 4                           ;
;     ENA               ; 2204                        ;
;     ENA CLR           ; 645                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SCLR SLD  ; 1                           ;
;     ENA CLR SLD       ; 47                          ;
;     ENA SCLR          ; 46                          ;
;     ENA SCLR SLD      ; 106                         ;
;     SCLR              ; 175                         ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 57                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 8925                        ;
;     arith             ; 934                         ;
;         2 data inputs ; 588                         ;
;         3 data inputs ; 346                         ;
;     normal            ; 7991                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 915                         ;
;         3 data inputs ; 1065                        ;
;         4 data inputs ; 5974                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 31.90                       ;
; Average LUT depth     ; 13.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 13 23:29:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rooth -c rooth
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_write.v
    Info (12023): Found entity 1: sd_write File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_write.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_read.v
    Info (12023): Found entity 1: sd_read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_read.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_init.v
    Info (12023): Found entity 1: sd_init File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_ctrl_top.v
    Info (12023): Found entity 1: sd_ctrl_top File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_boot_top.v
    Info (12023): Found entity 1: sd_boot_top File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_boot_ctrl.v
    Info (12023): Found entity 1: sd_boot_ctrl File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/inst_mem/inst_mem.v
    Info (12023): Found entity 1: inst_mem File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/data_mem/data_mem.v
    Info (12023): Found entity 1: data_mem File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_pll/clk_pll.v
    Info (12023): Found entity 1: clk_pll File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/soc/rooth_soc.v
    Info (12023): Found entity 1: rooth_soc File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rtl/perips/uart.v
    Info (12023): Found entity 1: uart File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/perips/timer.v
    Info (12023): Found entity 1: timer File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/timer.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/perips/spi.v
    Info (12023): Found entity 1: spi File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/perips/gpio.v
    Info (12023): Found entity 1: gpio File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_top.v
    Info (12023): Found entity 1: jtag_top File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_driver.v
    Info (12023): Found entity 1: jtag_driver File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_dm.v
    Info (12023): Found entity 1: jtag_dm File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_tx.v
    Info (12023): Found entity 1: full_handshake_tx File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_rx.v
    Info (12023): Found entity 1: full_handshake_rx File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus/rib.v
    Info (12023): Found entity 1: rib File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/bus/rib.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file rtl/core/rooth_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/rooth.v
    Info (12023): Found entity 1: rooth File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/regs_file.v
    Info (12023): Found entity 1: regs_file File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/regs_file.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/reg_clash_fb.v
    Info (12023): Found entity 1: reg_clash_fb File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/reg_clash_fb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/pc_reg.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/mux_alu.v
    Info (12023): Found entity 1: mux_alu File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/mux_alu.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/imm_gen.v
    Info (12023): Found entity 1: imm_gen File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/imm_gen.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/if_wb.v
    Info (12023): Found entity 1: if_wb File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_wb.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/if_ex.v
    Info (12023): Found entity 1: if_ex File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/if_de.v
    Info (12023): Found entity 1: if_de File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_de.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/if_as.v
    Info (12023): Found entity 1: if_as File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_as.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/flow_ctrl.v
    Info (12023): Found entity 1: flow_ctrl File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/div.v
    Info (12023): Found entity 1: div File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/div.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/decode.v
    Info (12023): Found entity 1: decode File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/decode.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/csr_reg.v
    Info (12023): Found entity 1: csr_reg File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/csr_reg.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/clinet.v
    Info (12023): Found entity 1: clinet File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/alu_res_ctrl.v
    Info (12023): Found entity 1: alu_res_ctrl File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core/alu_core.v
    Info (12023): Found entity 1: alu_core File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at rooth_soc.v(136): created implicit net for "soc_rst_n" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at jtag_dm.v(325): created implicit net for "tx_idle" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 325
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_top.v(46): Parameter Declaration in module "jtag_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_top.v(47): Parameter Declaration in module "jtag_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(47): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(48): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(49): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(51): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(52): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(54): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(55): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 55
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(56): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(72): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 72
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(73): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 73
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(74): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 74
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(75): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 75
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(76): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 76
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(77): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 77
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(78): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 78
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(79): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 79
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(80): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(81): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(82): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(83): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(84): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(85): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(86): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(87): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(90): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(91): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(92): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_driver.v(93): Parameter Declaration in module "jtag_driver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_dm.v(60): Parameter Declaration in module "jtag_dm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_dm.v(61): Parameter Declaration in module "jtag_dm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 61
Warning (10222): Verilog HDL Parameter Declaration warning at jtag_dm.v(62): Parameter Declaration in module "jtag_dm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 62
Info (12127): Elaborating entity "rooth_soc" for the top level hierarchy
Info (12128): Elaborating entity "clk_pll" for hierarchy "clk_pll:clk_pll_inst" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 146
Info (12128): Elaborating entity "altpll" for hierarchy "clk_pll:clk_pll_inst|altpll:altpll_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "clk_pll:clk_pll_inst|altpll:altpll_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v Line: 102
Info (12133): Instantiated megafunction "clk_pll:clk_pll_inst|altpll:altpll_component" with the following parameter: File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v
    Info (12023): Found entity 1: clk_pll_altpll File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 29
Info (12128): Elaborating entity "clk_pll_altpll" for hierarchy "clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rooth" for hierarchy "rooth:u_rooth_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 168
Info (12128): Elaborating entity "flow_ctrl" for hierarchy "rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 219
Warning (10240): Verilog HDL Always Construct warning at flow_ctrl.v(50): inferring latch(es) for variable "next_pc_o", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at flow_ctrl.v(50): inferring latch(es) for variable "next_pc_four_o", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 50
Info (10041): Inferred latch for "next_pc_four_o" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[0]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[1]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[2]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[3]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[4]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[5]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[6]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[7]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[8]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[9]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[10]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[11]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[12]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[13]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[14]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[15]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[16]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[17]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[18]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[19]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[20]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[21]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[22]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[23]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[24]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[25]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[26]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[27]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[28]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[29]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[30]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (10041): Inferred latch for "next_pc_o[31]" at flow_ctrl.v(59) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
Info (12128): Elaborating entity "pc_reg" for hierarchy "rooth:u_rooth_0|pc_reg:u_pc_reg_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 230
Info (12128): Elaborating entity "if_de" for hierarchy "rooth:u_rooth_0|if_de:u_if_de_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 242
Info (12128): Elaborating entity "decode" for hierarchy "rooth:u_rooth_0|decode:u_decode_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 259
Warning (10270): Verilog HDL Case Statement warning at decode.v(175): incomplete case statement has no default case item File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/decode.v Line: 175
Info (12128): Elaborating entity "imm_gen" for hierarchy "rooth:u_rooth_0|imm_gen:u_imm_gen_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 265
Info (12128): Elaborating entity "if_ex" for hierarchy "rooth:u_rooth_0|if_ex:u_if_ex_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 301
Info (12128): Elaborating entity "mux_alu" for hierarchy "rooth:u_rooth_0|mux_alu:u_mux_alu_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 312
Info (12128): Elaborating entity "alu_core" for hierarchy "rooth:u_rooth_0|alu_core:u_alu_core_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 328
Warning (10230): Verilog HDL assignment warning at alu_core.v(91): truncated value with size 32 to match size of target (1) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 91
Warning (10230): Verilog HDL assignment warning at alu_core.v(92): truncated value with size 32 to match size of target (1) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 92
Warning (10230): Verilog HDL assignment warning at alu_core.v(96): truncated value with size 32 to match size of target (1) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 96
Warning (10230): Verilog HDL assignment warning at alu_core.v(97): truncated value with size 32 to match size of target (1) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at alu_core.v(49): inferring latch(es) for variable "extends_reg", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[0]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[1]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[2]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[3]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[4]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[5]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[6]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[7]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[8]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[9]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[10]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[11]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[12]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[13]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[14]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[15]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[16]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[17]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[18]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[19]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[20]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[21]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[22]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[23]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[24]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[25]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[26]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[27]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[28]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[29]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[30]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[31]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[32]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[33]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[34]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[35]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[36]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[37]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[38]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[39]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[40]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[41]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[42]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[43]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[44]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[45]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[46]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[47]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[48]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[49]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[50]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[51]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[52]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[53]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[54]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[55]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[56]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[57]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[58]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[59]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[60]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[61]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[62]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (10041): Inferred latch for "extends_reg[63]" at alu_core.v(49) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
Info (12128): Elaborating entity "div" for hierarchy "rooth:u_rooth_0|div:u_div_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at div.v(59): object "op_remu" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/div.v Line: 59
Info (12128): Elaborating entity "if_as" for hierarchy "rooth:u_rooth_0|if_as:u_if_as_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 378
Info (12128): Elaborating entity "alu_res_ctrl" for hierarchy "rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 407
Warning (10270): Verilog HDL Case Statement warning at alu_res_ctrl.v(75): incomplete case statement has no default case item File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 75
Warning (10270): Verilog HDL Case Statement warning at alu_res_ctrl.v(107): incomplete case statement has no default case item File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at alu_res_ctrl.v(65): inferring latch(es) for variable "csr_wr_data_o", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 65
Info (10041): Inferred latch for "csr_wr_data_o[0]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[1]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[2]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[3]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[4]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[5]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[6]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[7]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[8]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[9]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[10]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[11]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[12]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[13]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[14]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[15]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[16]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[17]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[18]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[19]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[20]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[21]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[22]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[23]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[24]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[25]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[26]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[27]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[28]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[29]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[30]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (10041): Inferred latch for "csr_wr_data_o[31]" at alu_res_ctrl.v(93) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v Line: 93
Info (12128): Elaborating entity "if_wb" for hierarchy "rooth:u_rooth_0|if_wb:u_if_wb_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 429
Info (12128): Elaborating entity "reg_clash_fb" for hierarchy "rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 456
Info (12128): Elaborating entity "regs_file" for hierarchy "rooth:u_rooth_0|regs_file:u_regs_file_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 472
Info (12128): Elaborating entity "csr_reg" for hierarchy "rooth:u_rooth_0|csr_reg:u_csr_reg_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 488
Info (12128): Elaborating entity "clinet" for hierarchy "rooth:u_rooth_0|clinet:u_clinet_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v Line: 509
Warning (10762): Verilog HDL Case Statement warning at clinet.v(108): can't check case statement for completeness because the case expression has too many possible states File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 108
Warning (10230): Verilog HDL assignment warning at clinet.v(173): truncated value with size 32 to match size of target (12) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 173
Warning (10230): Verilog HDL assignment warning at clinet.v(179): truncated value with size 32 to match size of target (12) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 179
Warning (10230): Verilog HDL assignment warning at clinet.v(185): truncated value with size 32 to match size of target (12) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 185
Warning (10230): Verilog HDL assignment warning at clinet.v(191): truncated value with size 32 to match size of target (12) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 191
Info (10264): Verilog HDL Case Statement information at clinet.v(169): all case item expressions in this case statement are onehot File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 169
Info (10264): Verilog HDL Case Statement information at clinet.v(209): all case item expressions in this case statement are onehot File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 209
Info (12128): Elaborating entity "rib" for hierarchy "rib:u_rib_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 229
Info (12128): Elaborating entity "sd_boot_top" for hierarchy "sd_boot_top:u_sd_boot_top" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 246
Info (12128): Elaborating entity "sd_boot_ctrl" for hierarchy "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at sd_boot_ctrl.v(55): object "data_a" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sd_boot_ctrl.v(57): object "wren_a" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at sd_boot_ctrl.v(72): object "key_en" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable "ena", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable "enb", which holds its previous value in one or more paths through the always construct File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 95
Warning (10034): Output port "wr_sec_addr" at sd_boot_ctrl.v(22) has no driver File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 22
Warning (10034): Output port "wr_data" at sd_boot_ctrl.v(23) has no driver File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 23
Warning (10034): Output port "wr_start_en" at sd_boot_ctrl.v(21) has no driver File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 21
Info (10041): Inferred latch for "enb" at sd_boot_ctrl.v(101) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (10041): Inferred latch for "ena" at sd_boot_ctrl.v(101) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (10041): Inferred latch for "next_state.SD_IDLE" at sd_boot_ctrl.v(101) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (10041): Inferred latch for "next_state.SD_RSD_WRAM" at sd_boot_ctrl.v(101) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (10041): Inferred latch for "next_state.SD_INITIAL" at sd_boot_ctrl.v(101) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (12128): Elaborating entity "inst_mem" for hierarchy "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 262
Info (12128): Elaborating entity "altsyncram" for hierarchy "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v Line: 103
Info (12130): Elaborated megafunction instantiation "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v Line: 103
Info (12133): Instantiated megafunction "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component" with the following parameter: File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgh2.tdf
    Info (12023): Found entity 1: altsyncram_fgh2 File: D:/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_fgh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fgh2" for hierarchy "sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sd_ctrl_top" for hierarchy "sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v Line: 93
Info (12128): Elaborating entity "sd_init" for hierarchy "sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v Line: 85
Info (12128): Elaborating entity "sd_write" for hierarchy "sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v Line: 102
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v Line: 119
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:data_mem_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 256
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:data_mem_0|altsyncram:altsyncram_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v Line: 91
Info (12130): Elaborated megafunction instantiation "data_mem:data_mem_0|altsyncram:altsyncram_component" File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v Line: 91
Info (12133): Instantiated megafunction "data_mem:data_mem_0|altsyncram:altsyncram_component" with the following parameter: File: D:/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhq1.tdf
    Info (12023): Found entity 1: altsyncram_vhq1 File: D:/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_vhq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhq1" for hierarchy "data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 267
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 279
Info (10264): Verilog HDL Case Statement information at uart.v(183): all case item expressions in this case statement are onehot File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v Line: 183
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio_0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 341
Info (12128): Elaborating entity "spi" for hierarchy "spi:u_spi_O" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 356
Warning (10027): Verilog HDL or VHDL warning at the spi.v(145): index expression is not wide enough to address all of the elements in the array File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 145
Warning (10027): Verilog HDL or VHDL warning at the spi.v(157): index expression is not wide enough to address all of the elements in the array File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 157
Info (12128): Elaborating entity "jtag_top" for hierarchy "jtag_top:u_jtag_top" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 380
Info (12128): Elaborating entity "jtag_driver" for hierarchy "jtag_top:u_jtag_top|jtag_driver:u_jtag_driver" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v Line: 78
Info (10264): Verilog HDL Case Statement information at jtag_driver.v(162): all case item expressions in this case statement are onehot File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 162
Info (12128): Elaborating entity "full_handshake_tx" for hierarchy "jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 281
Info (12128): Elaborating entity "full_handshake_rx" for hierarchy "jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v Line: 293
Info (12128): Elaborating entity "jtag_dm" for hierarchy "jtag_top:u_jtag_top|jtag_dm:u_jtag_dm" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at jtag_dm.v(94): object "sbdata0" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at jtag_dm.v(95): object "command" assigned a value but never read File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 95
Warning (10230): Verilog HDL assignment warning at jtag_dm.v(242): truncated value with size 16 to match size of target (5) File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v Line: 242
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rooth:u_rooth_0|alu_core:u_alu_core_0|Mult0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 45
Info (12130): Elaborated megafunction instantiation "rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 45
Info (12133): Instantiated megafunction "rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0" with the following parameter: File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 45
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/rooth-fpga/altera/EP4CE10F17C8/db/mult_7dt.tdf Line: 30
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[0] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_four_o has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|branch_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[29] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[30] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[1] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[2] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[3] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[7] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[6] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[5] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[4] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[27] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[26] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[25] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[24] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[23] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[22] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[21] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[20] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[19] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[18] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[17] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[16] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[15] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[14] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[13] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[12] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[11] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[10] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[9] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|jump_o[1] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[8] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|clinet:u_clinet_0|int_assert_o File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clinet.v Line: 50
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[32] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[33] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[34] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[35] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[36] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[37] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[38] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[39] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[40] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[41] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[42] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[43] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[44] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[45] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[46] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[47] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[48] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[49] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[0] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[1] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[2] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[3] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[4] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[5] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[6] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[7] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[8] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[9] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[10] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[11] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[12] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[13] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[14] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[15] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[16] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[17] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[51] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[52] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[53] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[54] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[55] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[56] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[57] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[58] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[59] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[60] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[61] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[62] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[63] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[18] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[19] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[20] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[21] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[22] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[23] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[24] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[25] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[26] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[27] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[28] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[29] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[30] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Warning (13012): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[31] has unsafe behavior File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[3] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v Line: 69
Info (13000): Registers with preset signals will power-up high File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_ctrl" File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 37
Info (21057): Implemented 10721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 10629 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 264 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Mon Mar 13 23:29:41 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg.


