Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 15 11:58:26 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_synth_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.033    -2414.323                   2719                20776       -0.725       -1.450                      2                20776        0.345        0.000                       0                 11043  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk0           {0.000 5.000}        10.000          100.000         
    CLKFBOUT     {0.000 5.000}        10.000          100.000         
    CLK_100_s    {0.000 5.000}        10.000          100.000         
    CLK_400_N_s  {2.500 5.000}        5.000           200.000         
    CLK_400_s    {0.000 2.500}        5.000           200.000         
  clk2x          {0.000 2.500}        5.000           200.000         
  clkdv          {0.000 10.000}       20.000          50.000          
  clkfx          {0.000 1.250}        2.500           400.000         
  clkfx180       {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk0                -2.033    -2414.323                   2719                14412        0.193        0.000                      0                14412        3.000        0.000                       0                 10006  
    CLKFBOUT                                                                                                                                                       7.845        0.000                       0                     3  
    CLK_100_s                                                                                                                                                      7.845        0.000                       0                     3  
    CLK_400_N_s                                                                                                                                                    2.845        0.000                       0                     3  
    CLK_400_s                                                                                                                                                      2.845        0.000                       0                     3  
  clk2x                                                                                                                                                            2.845        0.000                       0                     2  
  clkdv               14.657        0.000                      0                 6250        0.176        0.000                      0                 6250        8.750        0.000                       0                  1018  
  clkfx                                                                                                                                                            0.345        0.000                       0                     2  
  clkfx180                                                                                                                                                         0.345        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_100_s     clk0                9.825        0.000                      0                    2       -0.725       -1.450                      2                    2  
clkdv         clk0                6.290        0.000                      0                   71        0.050        0.000                      0                   71  
clk0          CLK_100_s           6.982        0.000                      0                    1        0.742        0.000                      0                    1  
clk0          clkdv               6.876        0.000                      0                   94        0.040        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               dcm_sp_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :         2719  Failing Endpoints,  Worst Slack       -2.033ns,  Total Violation    -2414.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        12.009ns  (logic 9.486ns (78.991%)  route 2.523ns (21.009%))
  Logic Levels:           43  (CARRY4=37 LUT1=1 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.803    -1.343    radio_inst_1/rectangular_to_polar_inst_1/CLK
                         FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -0.865 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[31][0]/Q
                         net (fo=9, unplaced)         0.511    -0.354    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg_n_0_[31][0]
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.033 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][23]_i_101/O
                         net (fo=1, unplaced)         0.000    -0.033    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][23]_i_101_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     0.543 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_88/CO[3]
                         net (fo=1, unplaced)         0.000     0.543    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_88_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.660 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000     0.660    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_78_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.777 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     0.777    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.894 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     0.894    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.011 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     1.011    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_45_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.128 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000     1.128    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.380 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_18/CO[2]
                         net (fo=101, unplaced)       0.522     1.902    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_18_n_1
                         LUT3 (Prop_lut3_I1_O)        0.310     2.212 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][23]_i_143/O
                         net (fo=1, unplaced)         0.000     2.212    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][23]_i_143_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.745 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_136/CO[3]
                         net (fo=1, unplaced)         0.000     2.745    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_136_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.862 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_131/CO[3]
                         net (fo=1, unplaced)         0.000     2.862    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_131_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.979 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000     2.979    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_126_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.096 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000     3.096    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_121_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.213 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000     3.213    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_116_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.330 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000     3.330    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_111_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.447 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000     3.447    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_106_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.564 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000     3.564    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.681 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_87_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.798 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_77/CO[3]
                         net (fo=1, unplaced)         0.000     3.798    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_77_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.915 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000     3.915    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_67_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.032 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_54_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.149 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     4.149    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.328 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_20/CO[1]
                         net (fo=47, unplaced)        0.393     4.721    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_20_n_2
                         LUT5 (Prop_lut5_I3_O)        0.332     5.053 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][3]_i_13/O
                         net (fo=4, unplaced)         0.473     5.526    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][3]_i_13_n_0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.650 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][3]_i_43/O
                         net (fo=1, unplaced)         0.000     5.650    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][3]_i_43_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.183 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][3]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     6.183    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][3]_i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.300 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][7]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     6.300    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][7]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.417 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][11]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     6.417    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][11]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.534 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][15]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     6.534    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][15]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.651 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][19]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     6.651    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][19]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.768 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     6.768    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][23]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.885    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][27]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][31]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.002    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][31]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][35]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.119    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][35]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][39]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.236    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][39]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][43]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.353    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][43]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.690 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][47]_i_16/O[1]
                         net (fo=1, unplaced)         0.312     8.002    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32]2[45]
                         LUT3 (Prop_lut3_I2_O)        0.306     8.308 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][47]_i_14/O
                         net (fo=1, unplaced)         0.000     8.308    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][47]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.841 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][47]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     8.841    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][47]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.178 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][51]_i_11/O[1]
                         net (fo=1, unplaced)         0.312     9.490    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][51]_i_11_n_6
                         LUT5 (Prop_lut5_I2_O)        0.306     9.796 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][51]_i_8/O
                         net (fo=1, unplaced)         0.000     9.796    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q[32][51]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.329 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.329    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][51]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.666 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.666    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]_i_1_n_6
                         FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.763     8.086    radio_inst_1/rectangular_to_polar_inst_1/CLK
                         FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]/C
                         clock pessimism              0.531     8.617    
                         clock uncertainty           -0.059     8.557    
                         FDRE (Setup_fdre_C_D)        0.076     8.633    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[32][53]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 -2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139722169542056/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.147ns (48.319%)  route 0.157ns (51.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.338    -0.711    USER_DESIGN_INST_1/main_0_139722169542056/CLK
                         FDRE                                         r  USER_DESIGN_INST_1/main_0_139722169542056/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  USER_DESIGN_INST_1/main_0_139722169542056/result_reg[2]/Q
                         net (fo=8, unplaced)         0.157    -0.407    USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/DIB0
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.356    -0.973    USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/WCLK
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/RAMB/CLK
                         clock pessimism              0.280    -0.693    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.600    USER_DESIGN_INST_1/main_0_139722169542056/registers_reg_r1_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633               radio_inst_1/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000                radio_inst_1/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000                radio_inst_1/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                radio_inst_1/BUFG_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               radio_inst_1/PLLE2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  CLK_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                radio_inst_1/BUFG_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              radio_inst_1/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_N_s
  To Clock:  CLK_400_N_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_N_s
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                radio_inst_1/BUFG_inst_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000              radio_inst_1/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_s
  To Clock:  CLK_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_s
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                radio_inst_1/BUFG_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              radio_inst_1/PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dcm_sp_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                BUFG_INST5/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360              dcm_sp_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       14.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.657ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 3.271ns (62.210%)  route 1.987ns (37.790%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/ETH_CLK_OBUF
                         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.111 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[4]
                         net (fo=4, unplaced)         0.803     1.914    ethernet_inst_1/p_17_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     2.038 r  ethernet_inst_1/TXD[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.038    ethernet_inst_1/TXD[0]_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.285 r  ethernet_inst_1/TXD_reg[0]_i_5/O
                         net (fo=1, unplaced)         0.452     2.737    ethernet_inst_1/TXD_reg[0]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.298     3.035 r  ethernet_inst_1/TXD[0]_i_2/O
                         net (fo=1, unplaced)         0.732     3.767    ethernet_inst_1/TXD[0]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     3.915 r  ethernet_inst_1/TXD[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.915    ethernet_inst_1/TXD[0]_i_1_n_0
                         FDRE                                         r  ethernet_inst_1/TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    22.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.705    16.469 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.763    18.086    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TXD_reg[0]/C
                         clock pessimism              0.531    18.617    
                         clock uncertainty           -0.089    18.528    
                         FDRE (Setup_fdre_C_D)        0.044    18.572    ethernet_inst_1/TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 14.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.338    -0.711    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.423    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/DIA0
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.280    -0.693    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.599    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424               CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360              dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345                BUFG_INST3/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfx180
  To Clock:  clkfx180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx180
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         2.500       0.345                BUFG_INST4/I
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        9.825ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.725ns,  Total Violation       -1.450ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.825ns  (required time - arrival time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.803    -1.343    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -3.045 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.000    -2.146    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653    -1.493 r  radio_inst_1/ISERDESE2_inst/Q2
                         net (fo=1, unplaced)         0.000    -1.493    radio_inst_1/rf_0[0]
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.763     8.086    radio_inst_1/CLK
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.531     8.617    
                         clock uncertainty           -0.241     8.376    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     8.332    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  9.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.725ns  (arrival time - required time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763     2.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705    -3.531 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763    -2.768    clk0
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.763    -1.914    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.617    -3.531 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.000    -2.677    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    -2.109 r  radio_inst_1/ISERDESE2_inst/Q2
                         net (fo=1, unplaced)         0.000    -2.109    radio_inst_1/rf_0[0]
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.803    -1.343    radio_inst_1/CLK
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism             -0.531    -1.874    
                         clock uncertainty            0.241    -1.633    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.249    -1.384    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                 -0.725    





---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.110ns (60.983%)  route 1.350ns (39.017%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/WCLK
                         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    -0.026 r  ethernet_inst_1/RX_MEMORY_reg_256_319_9_11/RAMB/O
                         net (fo=1, unplaced)         0.449     0.423    ethernet_inst_1/RX_MEMORY_reg_256_319_9_11_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     0.547 r  ethernet_inst_1/RX[10]_i_16/O
                         net (fo=1, unplaced)         0.000     0.547    ethernet_inst_1/RX[10]_i_16_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     0.794 r  ethernet_inst_1/RX_reg[10]_i_8/O
                         net (fo=1, unplaced)         0.452     1.246    ethernet_inst_1/RX_reg[10]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.298     1.544 r  ethernet_inst_1/RX[10]_i_3/O
                         net (fo=1, unplaced)         0.449     1.993    ethernet_inst_1/RX0[10]
                         LUT6 (Prop_lut6_I0_O)        0.124     2.117 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, unplaced)         0.000     2.117    ethernet_inst_1/RX[10]_i_2_n_0
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.763     8.086    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.485     8.572    
                         clock uncertainty           -0.209     8.363    
                         FDRE (Setup_fdre_C_D)        0.044     8.407    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -2.117    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.338    -0.711    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.423    ethernet_inst_1/RX_BUFFER_BUSY[0]
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.356    -0.973    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/C
                         clock pessimism              0.301    -0.672    
                         clock uncertainty            0.209    -0.464    
                         FDRE (Hold_fdre_C_D)        -0.009    -0.473    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  CLK_100_s

Setup :            0  Failing Endpoints,  Worst Slack        6.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.315%)  route 0.803ns (62.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 7.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803     2.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.803    -1.343    CLK
                         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -0.865 r  INTERNAL_RST_reg/Q
                         net (fo=337, unplaced)       0.803    -0.062    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    12.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.705     6.469 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.763     8.086    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.617     6.469 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.000     7.323    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.531     7.854    
                         clock uncertainty           -0.242     7.612    
    ILOGIC_X0Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692     6.920    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  6.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.279%)  route 0.338ns (69.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.338    -0.711    CLK
                         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  INTERNAL_RST_reg/Q
                         net (fo=337, unplaced)       0.338    -0.225    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.356    -0.973    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.742    -1.715 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.000    -1.329    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.280    -1.049    
                         clock uncertainty            0.242    -0.807    
    ILOGIC_X0Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160    -0.967    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.742    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        6.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        2.874ns  (logic 1.137ns (39.562%)  route 1.737ns (60.438%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.803    12.285    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.330     6.955 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803     7.758    clk0
                         BUFG (Prop_bufg_I_O)         0.096     7.854 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.803     8.657    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     9.135 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[1]/Q
                         net (fo=6, unplaced)         0.343     9.478    ethernet_inst_1/TX_PACKET_LENGTH[1]
                         LUT5 (Prop_lut5_I2_O)        0.287     9.765 r  ethernet_inst_1/TX_OUT_COUNT[3]_i_2/O
                         net (fo=2, unplaced)         0.460    10.225    ethernet_inst_1/TX_OUT_COUNT[3]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.349 r  ethernet_inst_1/TX_OUT_COUNT[5]_i_2/O
                         net (fo=3, unplaced)         0.467    10.816    ethernet_inst_1/TX_OUT_COUNT[5]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.940 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_7/O
                         net (fo=3, unplaced)         0.467    11.407    ethernet_inst_1/TX_OUT_COUNT[10]_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.531 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_2/O
                         net (fo=1, unplaced)         0.000    11.531    ethernet_inst_1/TX_OUT_COUNT0_in[10]
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.763    22.174    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.705    16.469 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.763    18.086    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/C
                         clock pessimism              0.485    18.572    
                         clock uncertainty           -0.209    18.363    
                         FDRE (Setup_fdre_C_D)        0.044    18.407    ethernet_inst_1/TX_OUT_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  6.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.338     0.588    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.002    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10012, unplaced)     0.338    -0.711    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.564 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[8]/Q
                         net (fo=4, unplaced)         0.141    -0.423    ethernet_inst_1/TX_PACKET_LENGTH[8]
                         LUT6 (Prop_lut6_I3_O)        0.098    -0.325 r  ethernet_inst_1/TX_OUT_COUNT[8]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.325    ethernet_inst_1/TX_OUT_COUNT0_in[8]
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.356     0.794    CLKIN
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.509    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[8]/C
                         clock pessimism              0.301    -0.672    
                         clock uncertainty            0.209    -0.464    
                         FDRE (Hold_fdre_C_D)         0.099    -0.365    ethernet_inst_1/TX_OUT_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.040    





