<div id="pf164" class="pf w0 h0" data-page-no="164"><div class="pc pc164 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg164.png"/><div class="t m0 x4a h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DSR_BCR<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y10f8 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x94 h7 y10f9 ff2 fs4 fc0 sc0 ls0">31</div><div class="t m0 x91 h7 y935 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10f9 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y935 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y936 ff2 fs4 fc0 sc0 ls0">30</div><div class="t m0 x8b h7 y5fa ff2 fs4 fc0 sc0 ls0">CE</div><div class="t m0 x83 h7 y936 ff2 fs4 fc0 sc0 ls0 ws0">Configuration error</div><div class="t m0 x83 h7 yd0b ff2 fs4 fc0 sc0 ls0 ws0">Any of the following conditions causes a configuration error:</div><div class="t m0 xd0 h7 y8b9 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>BCR, SAR, or DAR does not match the requested transfer size.</div><div class="t m0 xd0 h7 y8ba ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A value greater than 0F_FFFFh is written to BCR.</div><div class="t m0 xd0 h7 y8bb ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bits 31-20 of SAR or DAR are written with a value other than one of the allowed values. See <span class="fc1">SAR</span></div><div class="t m0 x147 h7 y1f6a ff2 fs4 fc0 sc0 ls0 ws0">and <span class="fc1 ws190">DAR</span>.</div><div class="t m0 xd0 h7 y1a50 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SSIZE or DSIZE is set to an unsupported value.</div><div class="t m0 xd0 h7 y1a51 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>BCR equals 0 when the DMA receives a start condition.</div><div class="t m0 x83 h7 y1f6b ff2 fs4 fc0 sc0 ls0 ws0">CE is cleared at hardware reset or by writing a 1 to the DONE bit.</div><div class="t m0 x83 h7 y1f6c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No configuration error exists.</div><div class="t m0 x83 h7 y1f6d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>A configuration error has occurred.</div><div class="t m0 x94 h7 y1f6e ff2 fs4 fc0 sc0 ls0">29</div><div class="t m0 x12c h7 y1f6f ff2 fs4 fc0 sc0 ls0">BES</div><div class="t m0 x83 h7 y1f6e ff2 fs4 fc0 sc0 ls0 ws0">Bus error on source</div><div class="t m0 x83 h7 y1f70 ff2 fs4 fc0 sc0 ls0 ws0">BES is cleared at hardware reset or by writing a 1 to the DONE bit.</div><div class="t m0 x83 h7 y1f71 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No bus error occurred.</div><div class="t m0 x83 h7 y1f72 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DMA channel terminated with a bus error during the read portion of a transfer.</div><div class="t m0 x94 h7 y1f73 ff2 fs4 fc0 sc0 ls0">28</div><div class="t m0 x12c h7 y1f74 ff2 fs4 fc0 sc0 ls0">BED</div><div class="t m0 x83 h7 y1f73 ff2 fs4 fc0 sc0 ls0 ws0">Bus error on destination</div><div class="t m0 x83 h7 y1f75 ff2 fs4 fc0 sc0 ls0 ws0">BED is cleared at hardware reset or by writing a 1 to the DONE bit.</div><div class="t m0 x83 h7 y1f76 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No bus error occurred.</div><div class="t m0 x83 h7 y1f77 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DMA channel terminated with a bus error during the write portion of a transfer.</div><div class="t m0 x94 h7 y1f78 ff2 fs4 fc0 sc0 ls0">27</div><div class="t m0 x91 h7 y1f79 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1f78 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1f79 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y1f7a ff2 fs4 fc0 sc0 ls0">26</div><div class="t m0 x3a h7 y1f7b ff2 fs4 fc0 sc0 ls0">REQ</div><div class="t m0 x83 h7 y1f7a ff2 fs4 fc0 sc0 ls0">Request</div><div class="t m0 x83 h7 y1f7c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No request is pending or the channel is currently active. Cleared when the channel is selected.</div><div class="t m0 x83 h7 y611 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DMA channel has a transfer remaining and the channel is not selected.</div><div class="t m0 x94 h7 y1f7d ff2 fs4 fc0 sc0 ls0">25</div><div class="t m0 x12c h7 y1f7e ff2 fs4 fc0 sc0 ls0">BSY</div><div class="t m0 x83 h7 y1f7d ff2 fs4 fc0 sc0 ls0">Busy</div><div class="t m0 x83 h7 y1f7f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA channel is inactive. Cleared when the DMA has finished the last transaction.</div><div class="t m0 x83 h7 y1f80 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>BSY is set the first time the channel is enabled after a transfer is initiated.</div><div class="t m0 x94 h7 y1f81 ff2 fs4 fc0 sc0 ls0">24</div><div class="t m0 x34 h7 y1b55 ff2 fs4 fc0 sc0 ls0">DONE</div><div class="t m0 x83 h7 y1f81 ff2 fs4 fc0 sc0 ls0 ws0">Transactions done</div><div class="t m0 x83 h7 y1f82 ff2 fs4 fc0 sc0 ls0 ws0">Set when all DMA controller transactions complete as determined by transfer count, or based on error</div><div class="t m0 x83 h7 y1f83 ff2 fs4 fc0 sc0 ls0 ws0">conditions. When BCR reaches zero, DONE is set when the final transfer completes successfully. DONE</div><div class="t m0 x83 h7 y1f84 ff2 fs4 fc0 sc0 ls0 ws0">can also be used to abort a transfer by resetting the status bits. When a transfer completes, software must</div><div class="t m0 x83 h7 y1f85 ff2 fs4 fc0 sc0 ls0 ws0">clear DONE before reprogramming the DMA.</div><div class="t m0 x83 h7 y1f86 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA transfer is not yet complete. Writing a 0 has no effect.</div><div class="t m0 x83 h7 y1f87 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an</div><div class="t m0 x5 h7 yd06 ff2 fs4 fc0 sc0 ls0 ws0">interrupt service routine to clear the DMA interrupt and error bits.</div><div class="t m0 x3a h7 yd07 ff2 fs4 fc0 sc0 ls0">23–0</div><div class="t m0 x12c h7 y1f88 ff2 fs4 fc0 sc0 ls0">BCR</div><div class="t m0 x83 h7 yd07 ff2 fs4 fc0 sc0 ls0 ws0">This field contains the number of bytes yet to be transferred for a given block.</div><div class="t m0 x83 h10 y1f89 ff1 fs4 fc0 sc0 ls0 ws311">Restriction: <span class="ff2 ws0">BCR must be written with a value equal to or less than 0F_FFFFh. After being written with a</span></div><div class="t m0 x48 h7 y1f8a ff2 fs4 fc0 sc0 ls0 ws0">value in this range, bits 23-20 of BCR read back as 1110b. A write to BCR of a value</div><div class="t m0 x1b h7 y1f8b ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">356<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:524.526000px;bottom:594.350000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf162" data-dest-detail='[354,"XYZ",null,188.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.364000px;bottom:583.350000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
