#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Nov 17 15:40:46 2018
# Process ID: 7584
# Current directory: C:/Users/Swarna/Desktop/Vivado/carrysaveadder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11424 C:\Users\Swarna\Desktop\Vivado\carrysaveadder\carrysaveadder.xpr
# Log file: C:/Users/Swarna/Desktop/Vivado/carrysaveadder/vivado.log
# Journal file: C:/Users/Swarna/Desktop/Vivado/carrysaveadder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 771.520 ; gain = 82.070
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-143] product was previously declared with a range [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port product [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim/xsim.dir/simulate_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim/xsim.dir/simulate_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 17 15:50:31 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 52.023 ; gain = 1.043
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 17 15:50:31 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 841.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 841.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 853.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 853.645 ; gain = 0.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 857.066 ; gain = 0.000
add_wave {{/simulate/m1/fa1/sum}} 
add_wave {{/simulate/m1/fa2/sum}} 
add_wave {{/simulate/m1/fa3/sum}} 
add_wave {{/simulate/m1/fa4/sum}} 
add_wave {{/simulate/m1/fa4/sum}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 861.375 ; gain = 0.000
add_wave {{/simulate/m1/uut}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2458] undeclared symbol S1, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol C1, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol S2, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol C2, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port S1 [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 864.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2458] undeclared symbol S1, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol C1, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol S2, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [VRFC 10-2458] undeclared symbol C2, assumed default net type wire [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port S1 [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 865.094 ; gain = 0.590
add_wave {{/simulate/m1/fa1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 868.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 870.605 ; gain = 0.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 870.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 870.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 870.859 ; gain = 0.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:55]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 872.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 875.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 875.457 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 887.625 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.625 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.625 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 887.625 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 17 20:24:24 2018...
