// Seed: 939433395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wand id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1] = id_2;
  wire id_7;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_3,
      id_1,
      id_4
  );
  inout logic [7:0] id_1;
  initial $unsigned(88);
  ;
endmodule
