	component processor is
		port (
			characterreceived_external_connection_export : in  std_logic                    := 'X';             -- export
			charactersent_external_connection_export     : in  std_logic                    := 'X';             -- export
			clk_clk                                      : in  std_logic                    := 'X';             -- clk
			load_external_connection_export              : out std_logic;                                       -- export
			parallelinput_external_connection_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			paralleloutput_external_connection_export    : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n                                : in  std_logic                    := 'X';             -- reset_n
			transmitenable_external_connection_export    : out std_logic                                        -- export
		);
	end component processor;

