# compile verilog/system verilog design source files
verilog util_vector_logic_v2_0_1  \
"../../../../BCD_adder.srcs/sources_1/bd/FullAdder/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v" \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/ipshared/94de/sim/HalfAdder.v" \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_2/sim/FullAdder_HalfAdder_0_2.v" \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_3/src/HalfAdder_util_vector_logic_0_0/sim/HalfAdder_util_vector_logic_0_0.v" \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_3/sim/FullAdder_HalfAdder_0_3.v" \
"../../../../BCD_adder.ip_user_files/bd/FullAdder/sim/FullAdder.v" \
"../../../../BCD_adder.srcs/sources_1/bd/FullAdder/hdl/FullAdder_wrapper.v" \
"../../../../BCD_adder.srcs/sim_1/new/FullAdder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
