{
  "module_name": "lan966x_regs.h",
  "hash_id": "1b5995bf513f5055bcf63f48feb7b4249dd94576ae910e566cb51536a331a9e4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/lan966x/lan966x_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef _LAN966X_REGS_H_\n#define _LAN966X_REGS_H_\n\n#include <linux/bitfield.h>\n#include <linux/types.h>\n#include <linux/bug.h>\n\nenum lan966x_target {\n\tTARGET_AFI = 2,\n\tTARGET_ANA = 3,\n\tTARGET_CHIP_TOP = 5,\n\tTARGET_CPU = 6,\n\tTARGET_DEV = 13,\n\tTARGET_FDMA = 21,\n\tTARGET_GCB = 27,\n\tTARGET_ORG = 36,\n\tTARGET_PTP = 41,\n\tTARGET_QS = 42,\n\tTARGET_QSYS = 46,\n\tTARGET_REW = 47,\n\tTARGET_SYS = 52,\n\tTARGET_VCAP = 61,\n\tNUM_TARGETS = 66\n};\n\n#define __REG(...)    __VA_ARGS__\n\n \n#define AFI_PORT_FRM_OUT(g)       __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 0, 0, 1, 4)\n\n#define AFI_PORT_FRM_OUT_FRM_OUT_CNT             GENMASK(26, 16)\n#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_SET(x)\\\n\tFIELD_PREP(AFI_PORT_FRM_OUT_FRM_OUT_CNT, x)\n#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_GET(x)\\\n\tFIELD_GET(AFI_PORT_FRM_OUT_FRM_OUT_CNT, x)\n\n \n#define AFI_PORT_CFG(g)           __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 4, 0, 1, 4)\n\n#define AFI_PORT_CFG_FC_SKIP_TTI_INJ             BIT(16)\n#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_SET(x)\\\n\tFIELD_PREP(AFI_PORT_CFG_FC_SKIP_TTI_INJ, x)\n#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_GET(x)\\\n\tFIELD_GET(AFI_PORT_CFG_FC_SKIP_TTI_INJ, x)\n\n#define AFI_PORT_CFG_FRM_OUT_MAX                 GENMASK(9, 0)\n#define AFI_PORT_CFG_FRM_OUT_MAX_SET(x)\\\n\tFIELD_PREP(AFI_PORT_CFG_FRM_OUT_MAX, x)\n#define AFI_PORT_CFG_FRM_OUT_MAX_GET(x)\\\n\tFIELD_GET(AFI_PORT_CFG_FRM_OUT_MAX, x)\n\n \n#define ANA_ADVLEARN              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 0, 0, 1, 4)\n\n#define ANA_ADVLEARN_VLAN_CHK                    BIT(0)\n#define ANA_ADVLEARN_VLAN_CHK_SET(x)\\\n\tFIELD_PREP(ANA_ADVLEARN_VLAN_CHK, x)\n#define ANA_ADVLEARN_VLAN_CHK_GET(x)\\\n\tFIELD_GET(ANA_ADVLEARN_VLAN_CHK, x)\n\n \n#define ANA_VLANMASK              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 8, 0, 1, 4)\n\n \n#define ANA_ANAINTR               __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 16, 0, 1, 4)\n\n#define ANA_ANAINTR_INTR                         BIT(1)\n#define ANA_ANAINTR_INTR_SET(x)\\\n\tFIELD_PREP(ANA_ANAINTR_INTR, x)\n#define ANA_ANAINTR_INTR_GET(x)\\\n\tFIELD_GET(ANA_ANAINTR_INTR, x)\n\n#define ANA_ANAINTR_INTR_ENA                     BIT(0)\n#define ANA_ANAINTR_INTR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ANAINTR_INTR_ENA, x)\n#define ANA_ANAINTR_INTR_ENA_GET(x)\\\n\tFIELD_GET(ANA_ANAINTR_INTR_ENA, x)\n\n \n#define ANA_AUTOAGE               __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 44, 0, 1, 4)\n\n#define ANA_AUTOAGE_AGE_PERIOD                   GENMASK(20, 1)\n#define ANA_AUTOAGE_AGE_PERIOD_SET(x)\\\n\tFIELD_PREP(ANA_AUTOAGE_AGE_PERIOD, x)\n#define ANA_AUTOAGE_AGE_PERIOD_GET(x)\\\n\tFIELD_GET(ANA_AUTOAGE_AGE_PERIOD, x)\n\n \n#define ANA_MIRRORPORTS           __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 60, 0, 1, 4)\n\n#define ANA_MIRRORPORTS_MIRRORPORTS              GENMASK(8, 0)\n#define ANA_MIRRORPORTS_MIRRORPORTS_SET(x)\\\n\tFIELD_PREP(ANA_MIRRORPORTS_MIRRORPORTS, x)\n#define ANA_MIRRORPORTS_MIRRORPORTS_GET(x)\\\n\tFIELD_GET(ANA_MIRRORPORTS_MIRRORPORTS, x)\n\n \n#define ANA_EMIRRORPORTS          __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 64, 0, 1, 4)\n\n#define ANA_EMIRRORPORTS_EMIRRORPORTS            GENMASK(8, 0)\n#define ANA_EMIRRORPORTS_EMIRRORPORTS_SET(x)\\\n\tFIELD_PREP(ANA_EMIRRORPORTS_EMIRRORPORTS, x)\n#define ANA_EMIRRORPORTS_EMIRRORPORTS_GET(x)\\\n\tFIELD_GET(ANA_EMIRRORPORTS_EMIRRORPORTS, x)\n\n \n#define ANA_FLOODING(r)           __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 68, r, 8, 4)\n\n#define ANA_FLOODING_FLD_UNICAST                 GENMASK(17, 12)\n#define ANA_FLOODING_FLD_UNICAST_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_FLD_UNICAST, x)\n#define ANA_FLOODING_FLD_UNICAST_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_FLD_UNICAST, x)\n\n#define ANA_FLOODING_FLD_BROADCAST               GENMASK(11, 6)\n#define ANA_FLOODING_FLD_BROADCAST_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_FLD_BROADCAST, x)\n#define ANA_FLOODING_FLD_BROADCAST_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_FLD_BROADCAST, x)\n\n#define ANA_FLOODING_FLD_MULTICAST               GENMASK(5, 0)\n#define ANA_FLOODING_FLD_MULTICAST_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_FLD_MULTICAST, x)\n#define ANA_FLOODING_FLD_MULTICAST_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_FLD_MULTICAST, x)\n\n \n#define ANA_FLOODING_IPMC         __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 100, 0, 1, 4)\n\n#define ANA_FLOODING_IPMC_FLD_MC4_CTRL           GENMASK(23, 18)\n#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_IPMC_FLD_MC4_CTRL, x)\n#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_IPMC_FLD_MC4_CTRL, x)\n\n#define ANA_FLOODING_IPMC_FLD_MC4_DATA           GENMASK(17, 12)\n#define ANA_FLOODING_IPMC_FLD_MC4_DATA_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_IPMC_FLD_MC4_DATA, x)\n#define ANA_FLOODING_IPMC_FLD_MC4_DATA_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_IPMC_FLD_MC4_DATA, x)\n\n#define ANA_FLOODING_IPMC_FLD_MC6_CTRL           GENMASK(11, 6)\n#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_IPMC_FLD_MC6_CTRL, x)\n#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_IPMC_FLD_MC6_CTRL, x)\n\n#define ANA_FLOODING_IPMC_FLD_MC6_DATA           GENMASK(5, 0)\n#define ANA_FLOODING_IPMC_FLD_MC6_DATA_SET(x)\\\n\tFIELD_PREP(ANA_FLOODING_IPMC_FLD_MC6_DATA, x)\n#define ANA_FLOODING_IPMC_FLD_MC6_DATA_GET(x)\\\n\tFIELD_GET(ANA_FLOODING_IPMC_FLD_MC6_DATA, x)\n\n \n#define ANA_PGID(g)               __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 0, 0, 1, 4)\n\n#define ANA_PGID_PGID                            GENMASK(8, 0)\n#define ANA_PGID_PGID_SET(x)\\\n\tFIELD_PREP(ANA_PGID_PGID, x)\n#define ANA_PGID_PGID_GET(x)\\\n\tFIELD_GET(ANA_PGID_PGID, x)\n\n \n#define ANA_PGID_CFG(g)           __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 4, 0, 1, 4)\n\n#define ANA_PGID_CFG_OBEY_VLAN                   BIT(0)\n#define ANA_PGID_CFG_OBEY_VLAN_SET(x)\\\n\tFIELD_PREP(ANA_PGID_CFG_OBEY_VLAN, x)\n#define ANA_PGID_CFG_OBEY_VLAN_GET(x)\\\n\tFIELD_GET(ANA_PGID_CFG_OBEY_VLAN, x)\n\n \n#define ANA_MACHDATA              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 40, 0, 1, 4)\n\n \n#define ANA_MACLDATA              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 44, 0, 1, 4)\n\n \n#define ANA_MACACCESS             __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 48, 0, 1, 4)\n\n#define ANA_MACACCESS_CHANGE2SW                  BIT(17)\n#define ANA_MACACCESS_CHANGE2SW_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_CHANGE2SW, x)\n#define ANA_MACACCESS_CHANGE2SW_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_CHANGE2SW, x)\n\n#define ANA_MACACCESS_MAC_CPU_COPY               BIT(16)\n#define ANA_MACACCESS_MAC_CPU_COPY_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_MAC_CPU_COPY, x)\n#define ANA_MACACCESS_MAC_CPU_COPY_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_MAC_CPU_COPY, x)\n\n#define ANA_MACACCESS_VALID                      BIT(12)\n#define ANA_MACACCESS_VALID_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_VALID, x)\n#define ANA_MACACCESS_VALID_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_VALID, x)\n\n#define ANA_MACACCESS_ENTRYTYPE                  GENMASK(11, 10)\n#define ANA_MACACCESS_ENTRYTYPE_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_ENTRYTYPE, x)\n#define ANA_MACACCESS_ENTRYTYPE_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_ENTRYTYPE, x)\n\n#define ANA_MACACCESS_DEST_IDX                   GENMASK(9, 4)\n#define ANA_MACACCESS_DEST_IDX_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_DEST_IDX, x)\n#define ANA_MACACCESS_DEST_IDX_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_DEST_IDX, x)\n\n#define ANA_MACACCESS_MAC_TABLE_CMD              GENMASK(3, 0)\n#define ANA_MACACCESS_MAC_TABLE_CMD_SET(x)\\\n\tFIELD_PREP(ANA_MACACCESS_MAC_TABLE_CMD, x)\n#define ANA_MACACCESS_MAC_TABLE_CMD_GET(x)\\\n\tFIELD_GET(ANA_MACACCESS_MAC_TABLE_CMD, x)\n\n \n#define ANA_MACTINDX              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 52, 0, 1, 4)\n\n#define ANA_MACTINDX_BUCKET                      GENMASK(12, 11)\n#define ANA_MACTINDX_BUCKET_SET(x)\\\n\tFIELD_PREP(ANA_MACTINDX_BUCKET, x)\n#define ANA_MACTINDX_BUCKET_GET(x)\\\n\tFIELD_GET(ANA_MACTINDX_BUCKET, x)\n\n#define ANA_MACTINDX_M_INDEX                     GENMASK(10, 0)\n#define ANA_MACTINDX_M_INDEX_SET(x)\\\n\tFIELD_PREP(ANA_MACTINDX_M_INDEX, x)\n#define ANA_MACTINDX_M_INDEX_GET(x)\\\n\tFIELD_GET(ANA_MACTINDX_M_INDEX, x)\n\n \n#define ANA_VLAN_PORT_MASK        __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 56, 0, 1, 4)\n\n#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK        GENMASK(8, 0)\n#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_PORT_MASK_VLAN_PORT_MASK, x)\n#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK_GET(x)\\\n\tFIELD_GET(ANA_VLAN_PORT_MASK_VLAN_PORT_MASK, x)\n\n \n#define ANA_VLANACCESS            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 60, 0, 1, 4)\n\n#define ANA_VLANACCESS_VLAN_TBL_CMD              GENMASK(1, 0)\n#define ANA_VLANACCESS_VLAN_TBL_CMD_SET(x)\\\n\tFIELD_PREP(ANA_VLANACCESS_VLAN_TBL_CMD, x)\n#define ANA_VLANACCESS_VLAN_TBL_CMD_GET(x)\\\n\tFIELD_GET(ANA_VLANACCESS_VLAN_TBL_CMD, x)\n\n \n#define ANA_VLANTIDX              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 64, 0, 1, 4)\n\n#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS           BIT(18)\n#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VLANTIDX_VLAN_PGID_CPU_DIS, x)\n#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_GET(x)\\\n\tFIELD_GET(ANA_VLANTIDX_VLAN_PGID_CPU_DIS, x)\n\n#define ANA_VLANTIDX_V_INDEX                     GENMASK(11, 0)\n#define ANA_VLANTIDX_V_INDEX_SET(x)\\\n\tFIELD_PREP(ANA_VLANTIDX_V_INDEX, x)\n#define ANA_VLANTIDX_V_INDEX_GET(x)\\\n\tFIELD_GET(ANA_VLANTIDX_V_INDEX, x)\n\n \n#define ANA_VLAN_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 0, 0, 1, 4)\n\n#define ANA_VLAN_CFG_VLAN_AWARE_ENA              BIT(20)\n#define ANA_VLAN_CFG_VLAN_AWARE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_CFG_VLAN_AWARE_ENA, x)\n#define ANA_VLAN_CFG_VLAN_AWARE_ENA_GET(x)\\\n\tFIELD_GET(ANA_VLAN_CFG_VLAN_AWARE_ENA, x)\n\n#define ANA_VLAN_CFG_VLAN_POP_CNT                GENMASK(19, 18)\n#define ANA_VLAN_CFG_VLAN_POP_CNT_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_CFG_VLAN_POP_CNT, x)\n#define ANA_VLAN_CFG_VLAN_POP_CNT_GET(x)\\\n\tFIELD_GET(ANA_VLAN_CFG_VLAN_POP_CNT, x)\n\n#define ANA_VLAN_CFG_VLAN_PCP                    GENMASK(15, 13)\n#define ANA_VLAN_CFG_VLAN_PCP_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_CFG_VLAN_PCP, x)\n#define ANA_VLAN_CFG_VLAN_PCP_GET(x)\\\n\tFIELD_GET(ANA_VLAN_CFG_VLAN_PCP, x)\n\n#define ANA_VLAN_CFG_VLAN_DEI                    BIT(12)\n#define ANA_VLAN_CFG_VLAN_DEI_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_CFG_VLAN_DEI, x)\n#define ANA_VLAN_CFG_VLAN_DEI_GET(x)\\\n\tFIELD_GET(ANA_VLAN_CFG_VLAN_DEI, x)\n\n#define ANA_VLAN_CFG_VLAN_VID                    GENMASK(11, 0)\n#define ANA_VLAN_CFG_VLAN_VID_SET(x)\\\n\tFIELD_PREP(ANA_VLAN_CFG_VLAN_VID, x)\n#define ANA_VLAN_CFG_VLAN_VID_GET(x)\\\n\tFIELD_GET(ANA_VLAN_CFG_VLAN_VID, x)\n\n \n#define ANA_DROP_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 4, 0, 1, 4)\n\n#define ANA_DROP_CFG_DROP_UNTAGGED_ENA           BIT(6)\n#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DROP_CFG_DROP_UNTAGGED_ENA, x)\n#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_GET(x)\\\n\tFIELD_GET(ANA_DROP_CFG_DROP_UNTAGGED_ENA, x)\n\n#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA      BIT(3)\n#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA, x)\n#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_GET(x)\\\n\tFIELD_GET(ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA, x)\n\n#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA      BIT(2)\n#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA, x)\n#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_GET(x)\\\n\tFIELD_GET(ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA, x)\n\n#define ANA_DROP_CFG_DROP_MC_SMAC_ENA            BIT(0)\n#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DROP_CFG_DROP_MC_SMAC_ENA, x)\n#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_GET(x)\\\n\tFIELD_GET(ANA_DROP_CFG_DROP_MC_SMAC_ENA, x)\n\n \n#define ANA_QOS_CFG(g)            __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 8, 0, 1, 4)\n\n#define ANA_QOS_CFG_DP_DEFAULT_VAL               BIT(8)\n#define ANA_QOS_CFG_DP_DEFAULT_VAL_SET(x)\\\n\tFIELD_PREP(ANA_QOS_CFG_DP_DEFAULT_VAL, x)\n#define ANA_QOS_CFG_DP_DEFAULT_VAL_GET(x)\\\n\tFIELD_GET(ANA_QOS_CFG_DP_DEFAULT_VAL, x)\n\n#define ANA_QOS_CFG_QOS_DEFAULT_VAL              GENMASK(7, 5)\n#define ANA_QOS_CFG_QOS_DEFAULT_VAL_SET(x)\\\n\tFIELD_PREP(ANA_QOS_CFG_QOS_DEFAULT_VAL, x)\n#define ANA_QOS_CFG_QOS_DEFAULT_VAL_GET(x)\\\n\tFIELD_GET(ANA_QOS_CFG_QOS_DEFAULT_VAL, x)\n\n#define ANA_QOS_CFG_QOS_DSCP_ENA                 BIT(4)\n#define ANA_QOS_CFG_QOS_DSCP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_QOS_CFG_QOS_DSCP_ENA, x)\n#define ANA_QOS_CFG_QOS_DSCP_ENA_GET(x)\\\n\tFIELD_GET(ANA_QOS_CFG_QOS_DSCP_ENA, x)\n\n#define ANA_QOS_CFG_QOS_PCP_ENA                  BIT(3)\n#define ANA_QOS_CFG_QOS_PCP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_QOS_CFG_QOS_PCP_ENA, x)\n#define ANA_QOS_CFG_QOS_PCP_ENA_GET(x)\\\n\tFIELD_GET(ANA_QOS_CFG_QOS_PCP_ENA, x)\n\n#define ANA_QOS_CFG_DSCP_REWR_CFG                GENMASK(1, 0)\n#define ANA_QOS_CFG_DSCP_REWR_CFG_SET(x)\\\n\tFIELD_PREP(ANA_QOS_CFG_DSCP_REWR_CFG, x)\n#define ANA_QOS_CFG_DSCP_REWR_CFG_GET(x)\\\n\tFIELD_GET(ANA_QOS_CFG_DSCP_REWR_CFG, x)\n\n \n#define ANA_VCAP_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 12, 0, 1, 4)\n\n#define ANA_VCAP_CFG_S1_ENA                      BIT(14)\n#define ANA_VCAP_CFG_S1_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_CFG_S1_ENA, x)\n#define ANA_VCAP_CFG_S1_ENA_GET(x)\\\n\tFIELD_GET(ANA_VCAP_CFG_S1_ENA, x)\n\n \n#define ANA_VCAP_S1_CFG(g, r)     __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 16, r, 3, 4)\n\n#define ANA_VCAP_S1_CFG_KEY_RT_CFG               GENMASK(11, 9)\n#define ANA_VCAP_S1_CFG_KEY_RT_CFG_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S1_CFG_KEY_RT_CFG, x)\n#define ANA_VCAP_S1_CFG_KEY_RT_CFG_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S1_CFG_KEY_RT_CFG, x)\n\n#define ANA_VCAP_S1_CFG_KEY_IP6_CFG              GENMASK(8, 6)\n#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S1_CFG_KEY_IP6_CFG, x)\n#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S1_CFG_KEY_IP6_CFG, x)\n\n#define ANA_VCAP_S1_CFG_KEY_IP4_CFG              GENMASK(5, 3)\n#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S1_CFG_KEY_IP4_CFG, x)\n#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S1_CFG_KEY_IP4_CFG, x)\n\n#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG            GENMASK(2, 0)\n#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S1_CFG_KEY_OTHER_CFG, x)\n#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S1_CFG_KEY_OTHER_CFG, x)\n\n \n#define ANA_VCAP_S2_CFG(g)        __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 28, 0, 1, 4)\n\n#define ANA_VCAP_S2_CFG_ISDX_ENA                 GENMASK(20, 19)\n#define ANA_VCAP_S2_CFG_ISDX_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_ISDX_ENA, x)\n#define ANA_VCAP_S2_CFG_ISDX_ENA_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_ISDX_ENA, x)\n\n#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA          GENMASK(18, 17)\n#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA, x)\n#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA, x)\n\n#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA        GENMASK(16, 15)\n#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA, x)\n#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA, x)\n\n#define ANA_VCAP_S2_CFG_ENA                      BIT(14)\n#define ANA_VCAP_S2_CFG_ENA_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_ENA, x)\n#define ANA_VCAP_S2_CFG_ENA_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_ENA, x)\n\n#define ANA_VCAP_S2_CFG_SNAP_DIS                 GENMASK(13, 12)\n#define ANA_VCAP_S2_CFG_SNAP_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_SNAP_DIS, x)\n#define ANA_VCAP_S2_CFG_SNAP_DIS_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_SNAP_DIS, x)\n\n#define ANA_VCAP_S2_CFG_ARP_DIS                  GENMASK(11, 10)\n#define ANA_VCAP_S2_CFG_ARP_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_ARP_DIS, x)\n#define ANA_VCAP_S2_CFG_ARP_DIS_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_ARP_DIS, x)\n\n#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS            GENMASK(9, 8)\n#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_IP_TCPUDP_DIS, x)\n#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_IP_TCPUDP_DIS, x)\n\n#define ANA_VCAP_S2_CFG_IP_OTHER_DIS             GENMASK(7, 6)\n#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_IP_OTHER_DIS, x)\n#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_IP_OTHER_DIS, x)\n\n#define ANA_VCAP_S2_CFG_IP6_CFG                  GENMASK(5, 2)\n#define ANA_VCAP_S2_CFG_IP6_CFG_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_IP6_CFG, x)\n#define ANA_VCAP_S2_CFG_IP6_CFG_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_IP6_CFG, x)\n\n#define ANA_VCAP_S2_CFG_OAM_DIS                  GENMASK(1, 0)\n#define ANA_VCAP_S2_CFG_OAM_DIS_SET(x)\\\n\tFIELD_PREP(ANA_VCAP_S2_CFG_OAM_DIS, x)\n#define ANA_VCAP_S2_CFG_OAM_DIS_GET(x)\\\n\tFIELD_GET(ANA_VCAP_S2_CFG_OAM_DIS, x)\n\n \n#define ANA_PCP_DEI_CFG(g, r)     __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 32, r, 16, 4)\n\n#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL           BIT(3)\n#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_SET(x)\\\n\tFIELD_PREP(ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL, x)\n#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_GET(x)\\\n\tFIELD_GET(ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL, x)\n\n#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL          GENMASK(2, 0)\n#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_SET(x)\\\n\tFIELD_PREP(ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL, x)\n#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_GET(x)\\\n\tFIELD_GET(ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL, x)\n\n \n#define ANA_CPU_FWD_CFG(g)        __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 96, 0, 1, 4)\n\n#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA            BIT(6)\n#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CPU_FWD_CFG_MLD_REDIR_ENA, x)\n#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_GET(x)\\\n\tFIELD_GET(ANA_CPU_FWD_CFG_MLD_REDIR_ENA, x)\n\n#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA           BIT(5)\n#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CPU_FWD_CFG_IGMP_REDIR_ENA, x)\n#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_GET(x)\\\n\tFIELD_GET(ANA_CPU_FWD_CFG_IGMP_REDIR_ENA, x)\n\n#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA       BIT(4)\n#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA, x)\n#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_GET(x)\\\n\tFIELD_GET(ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA, x)\n\n#define ANA_CPU_FWD_CFG_SRC_COPY_ENA             BIT(3)\n#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CPU_FWD_CFG_SRC_COPY_ENA, x)\n#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_GET(x)\\\n\tFIELD_GET(ANA_CPU_FWD_CFG_SRC_COPY_ENA, x)\n\n \n#define ANA_CPU_FWD_BPDU_CFG(g)   __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 100, 0, 1, 4)\n\n \n#define ANA_PORT_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 112, 0, 1, 4)\n\n#define ANA_PORT_CFG_SRC_MIRROR_ENA              BIT(13)\n#define ANA_PORT_CFG_SRC_MIRROR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_PORT_CFG_SRC_MIRROR_ENA, x)\n#define ANA_PORT_CFG_SRC_MIRROR_ENA_GET(x)\\\n\tFIELD_GET(ANA_PORT_CFG_SRC_MIRROR_ENA, x)\n\n#define ANA_PORT_CFG_LEARNAUTO                   BIT(6)\n#define ANA_PORT_CFG_LEARNAUTO_SET(x)\\\n\tFIELD_PREP(ANA_PORT_CFG_LEARNAUTO, x)\n#define ANA_PORT_CFG_LEARNAUTO_GET(x)\\\n\tFIELD_GET(ANA_PORT_CFG_LEARNAUTO, x)\n\n#define ANA_PORT_CFG_LEARN_ENA                   BIT(5)\n#define ANA_PORT_CFG_LEARN_ENA_SET(x)\\\n\tFIELD_PREP(ANA_PORT_CFG_LEARN_ENA, x)\n#define ANA_PORT_CFG_LEARN_ENA_GET(x)\\\n\tFIELD_GET(ANA_PORT_CFG_LEARN_ENA, x)\n\n#define ANA_PORT_CFG_RECV_ENA                    BIT(4)\n#define ANA_PORT_CFG_RECV_ENA_SET(x)\\\n\tFIELD_PREP(ANA_PORT_CFG_RECV_ENA, x)\n#define ANA_PORT_CFG_RECV_ENA_GET(x)\\\n\tFIELD_GET(ANA_PORT_CFG_RECV_ENA, x)\n\n#define ANA_PORT_CFG_PORTID_VAL                  GENMASK(3, 0)\n#define ANA_PORT_CFG_PORTID_VAL_SET(x)\\\n\tFIELD_PREP(ANA_PORT_CFG_PORTID_VAL, x)\n#define ANA_PORT_CFG_PORTID_VAL_GET(x)\\\n\tFIELD_GET(ANA_PORT_CFG_PORTID_VAL, x)\n\n \n#define ANA_DSCP_REWR_CFG(r)      __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 332, r, 16, 4)\n\n#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL      GENMASK(5, 0)\n#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL_SET(x)\\\n\tFIELD_PREP(ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL, x)\n#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL_GET(x)\\\n\tFIELD_GET(ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL, x)\n\n \n#define ANA_POL_CFG(g)            __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 116, 0, 1, 4)\n\n#define ANA_POL_CFG_PORT_POL_ENA                 BIT(17)\n#define ANA_POL_CFG_PORT_POL_ENA_SET(x)\\\n\tFIELD_PREP(ANA_POL_CFG_PORT_POL_ENA, x)\n#define ANA_POL_CFG_PORT_POL_ENA_GET(x)\\\n\tFIELD_GET(ANA_POL_CFG_PORT_POL_ENA, x)\n\n#define ANA_POL_CFG_POL_ORDER                    GENMASK(8, 0)\n#define ANA_POL_CFG_POL_ORDER_SET(x)\\\n\tFIELD_PREP(ANA_POL_CFG_POL_ORDER, x)\n#define ANA_POL_CFG_POL_ORDER_GET(x)\\\n\tFIELD_GET(ANA_POL_CFG_POL_ORDER, x)\n\n \n#define ANA_PFC_CFG(g)            __REG(TARGET_ANA, 0, 1, 30720, g, 8, 64, 0, 0, 1, 4)\n\n#define ANA_PFC_CFG_FC_LINK_SPEED                GENMASK(1, 0)\n#define ANA_PFC_CFG_FC_LINK_SPEED_SET(x)\\\n\tFIELD_PREP(ANA_PFC_CFG_FC_LINK_SPEED, x)\n#define ANA_PFC_CFG_FC_LINK_SPEED_GET(x)\\\n\tFIELD_GET(ANA_PFC_CFG_FC_LINK_SPEED, x)\n\n \n#define ANA_AGGR_CFG              __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 0, 0, 1, 4)\n\n#define ANA_AGGR_CFG_AC_RND_ENA                  BIT(6)\n#define ANA_AGGR_CFG_AC_RND_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_RND_ENA, x)\n#define ANA_AGGR_CFG_AC_RND_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_RND_ENA, x)\n\n#define ANA_AGGR_CFG_AC_DMAC_ENA                 BIT(5)\n#define ANA_AGGR_CFG_AC_DMAC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_DMAC_ENA, x)\n#define ANA_AGGR_CFG_AC_DMAC_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_DMAC_ENA, x)\n\n#define ANA_AGGR_CFG_AC_SMAC_ENA                 BIT(4)\n#define ANA_AGGR_CFG_AC_SMAC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_SMAC_ENA, x)\n#define ANA_AGGR_CFG_AC_SMAC_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_SMAC_ENA, x)\n\n#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA         BIT(3)\n#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA, x)\n#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA, x)\n\n#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA           BIT(2)\n#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA, x)\n#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA, x)\n\n#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA           BIT(1)\n#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA, x)\n#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA, x)\n\n#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA           BIT(0)\n#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA, x)\n#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_GET(x)\\\n\tFIELD_GET(ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA, x)\n\n \n#define ANA_DSCP_CFG(r)           __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 76, r, 64, 4)\n\n#define ANA_DSCP_CFG_DP_DSCP_VAL                 BIT(11)\n#define ANA_DSCP_CFG_DP_DSCP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_DSCP_CFG_DP_DSCP_VAL, x)\n#define ANA_DSCP_CFG_DP_DSCP_VAL_GET(x)\\\n\tFIELD_GET(ANA_DSCP_CFG_DP_DSCP_VAL, x)\n\n#define ANA_DSCP_CFG_QOS_DSCP_VAL                GENMASK(10, 8)\n#define ANA_DSCP_CFG_QOS_DSCP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_DSCP_CFG_QOS_DSCP_VAL, x)\n#define ANA_DSCP_CFG_QOS_DSCP_VAL_GET(x)\\\n\tFIELD_GET(ANA_DSCP_CFG_QOS_DSCP_VAL, x)\n\n#define ANA_DSCP_CFG_DSCP_TRUST_ENA              BIT(1)\n#define ANA_DSCP_CFG_DSCP_TRUST_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DSCP_CFG_DSCP_TRUST_ENA, x)\n#define ANA_DSCP_CFG_DSCP_TRUST_ENA_GET(x)\\\n\tFIELD_GET(ANA_DSCP_CFG_DSCP_TRUST_ENA, x)\n\n#define ANA_DSCP_CFG_DSCP_REWR_ENA               BIT(0)\n#define ANA_DSCP_CFG_DSCP_REWR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_DSCP_CFG_DSCP_REWR_ENA, x)\n#define ANA_DSCP_CFG_DSCP_REWR_ENA_GET(x)\\\n\tFIELD_GET(ANA_DSCP_CFG_DSCP_REWR_ENA, x)\n\n \n#define ANA_POL_PIR_CFG(g)        __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 0, 0, 1, 4)\n\n#define ANA_POL_PIR_CFG_PIR_RATE                 GENMASK(20, 6)\n#define ANA_POL_PIR_CFG_PIR_RATE_SET(x)\\\n\tFIELD_PREP(ANA_POL_PIR_CFG_PIR_RATE, x)\n#define ANA_POL_PIR_CFG_PIR_RATE_GET(x)\\\n\tFIELD_GET(ANA_POL_PIR_CFG_PIR_RATE, x)\n\n#define ANA_POL_PIR_CFG_PIR_BURST                GENMASK(5, 0)\n#define ANA_POL_PIR_CFG_PIR_BURST_SET(x)\\\n\tFIELD_PREP(ANA_POL_PIR_CFG_PIR_BURST, x)\n#define ANA_POL_PIR_CFG_PIR_BURST_GET(x)\\\n\tFIELD_GET(ANA_POL_PIR_CFG_PIR_BURST, x)\n\n \n#define ANA_POL_MODE(g)           __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 8, 0, 1, 4)\n\n#define ANA_POL_MODE_DROP_ON_YELLOW_ENA          BIT(11)\n#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_SET(x)\\\n\tFIELD_PREP(ANA_POL_MODE_DROP_ON_YELLOW_ENA, x)\n#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_GET(x)\\\n\tFIELD_GET(ANA_POL_MODE_DROP_ON_YELLOW_ENA, x)\n\n#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA       BIT(10)\n#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA, x)\n#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_GET(x)\\\n\tFIELD_GET(ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA, x)\n\n#define ANA_POL_MODE_IPG_SIZE                    GENMASK(9, 5)\n#define ANA_POL_MODE_IPG_SIZE_SET(x)\\\n\tFIELD_PREP(ANA_POL_MODE_IPG_SIZE, x)\n#define ANA_POL_MODE_IPG_SIZE_GET(x)\\\n\tFIELD_GET(ANA_POL_MODE_IPG_SIZE, x)\n\n#define ANA_POL_MODE_FRM_MODE                    GENMASK(4, 3)\n#define ANA_POL_MODE_FRM_MODE_SET(x)\\\n\tFIELD_PREP(ANA_POL_MODE_FRM_MODE, x)\n#define ANA_POL_MODE_FRM_MODE_GET(x)\\\n\tFIELD_GET(ANA_POL_MODE_FRM_MODE, x)\n\n#define ANA_POL_MODE_OVERSHOOT_ENA               BIT(0)\n#define ANA_POL_MODE_OVERSHOOT_ENA_SET(x)\\\n\tFIELD_PREP(ANA_POL_MODE_OVERSHOOT_ENA, x)\n#define ANA_POL_MODE_OVERSHOOT_ENA_GET(x)\\\n\tFIELD_GET(ANA_POL_MODE_OVERSHOOT_ENA, x)\n\n \n#define ANA_POL_PIR_STATE(g)      __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 12, 0, 1, 4)\n\n#define ANA_POL_PIR_STATE_PIR_LVL                GENMASK(21, 0)\n#define ANA_POL_PIR_STATE_PIR_LVL_SET(x)\\\n\tFIELD_PREP(ANA_POL_PIR_STATE_PIR_LVL, x)\n#define ANA_POL_PIR_STATE_PIR_LVL_GET(x)\\\n\tFIELD_GET(ANA_POL_PIR_STATE_PIR_LVL, x)\n\n \n#define CHIP_TOP_CUPHY_PORT_CFG(r) __REG(TARGET_CHIP_TOP, 0, 1, 16, 0, 1, 20, 8, r, 2, 4)\n\n#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA      BIT(0)\n#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_SET(x)\\\n\tFIELD_PREP(CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA, x)\n#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_GET(x)\\\n\tFIELD_GET(CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA, x)\n\n \n#define DEV_CLOCK_CFG(t)          __REG(TARGET_DEV, t, 8, 0, 0, 1, 28, 0, 0, 1, 4)\n\n#define DEV_CLOCK_CFG_MAC_TX_RST                 BIT(7)\n#define DEV_CLOCK_CFG_MAC_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_MAC_TX_RST, x)\n#define DEV_CLOCK_CFG_MAC_TX_RST_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_MAC_TX_RST, x)\n\n#define DEV_CLOCK_CFG_MAC_RX_RST                 BIT(6)\n#define DEV_CLOCK_CFG_MAC_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_MAC_RX_RST, x)\n#define DEV_CLOCK_CFG_MAC_RX_RST_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_MAC_RX_RST, x)\n\n#define DEV_CLOCK_CFG_PCS_TX_RST                 BIT(5)\n#define DEV_CLOCK_CFG_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_PCS_TX_RST, x)\n#define DEV_CLOCK_CFG_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_PCS_TX_RST, x)\n\n#define DEV_CLOCK_CFG_PCS_RX_RST                 BIT(4)\n#define DEV_CLOCK_CFG_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_PCS_RX_RST, x)\n#define DEV_CLOCK_CFG_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_PCS_RX_RST, x)\n\n#define DEV_CLOCK_CFG_PORT_RST                   BIT(3)\n#define DEV_CLOCK_CFG_PORT_RST_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_PORT_RST, x)\n#define DEV_CLOCK_CFG_PORT_RST_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_PORT_RST, x)\n\n#define DEV_CLOCK_CFG_LINK_SPEED                 GENMASK(1, 0)\n#define DEV_CLOCK_CFG_LINK_SPEED_SET(x)\\\n\tFIELD_PREP(DEV_CLOCK_CFG_LINK_SPEED, x)\n#define DEV_CLOCK_CFG_LINK_SPEED_GET(x)\\\n\tFIELD_GET(DEV_CLOCK_CFG_LINK_SPEED, x)\n\n \n#define DEV_MAC_ENA_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 0, 0, 1, 4)\n\n#define DEV_MAC_ENA_CFG_RX_ENA                   BIT(4)\n#define DEV_MAC_ENA_CFG_RX_ENA_SET(x)\\\n\tFIELD_PREP(DEV_MAC_ENA_CFG_RX_ENA, x)\n#define DEV_MAC_ENA_CFG_RX_ENA_GET(x)\\\n\tFIELD_GET(DEV_MAC_ENA_CFG_RX_ENA, x)\n\n#define DEV_MAC_ENA_CFG_TX_ENA                   BIT(0)\n#define DEV_MAC_ENA_CFG_TX_ENA_SET(x)\\\n\tFIELD_PREP(DEV_MAC_ENA_CFG_TX_ENA, x)\n#define DEV_MAC_ENA_CFG_TX_ENA_GET(x)\\\n\tFIELD_GET(DEV_MAC_ENA_CFG_TX_ENA, x)\n\n \n#define DEV_MAC_MODE_CFG(t)       __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 4, 0, 1, 4)\n\n#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA           BIT(4)\n#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV_MAC_MODE_CFG_GIGA_MODE_ENA, x)\n#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV_MAC_MODE_CFG_GIGA_MODE_ENA, x)\n\n \n#define DEV_MAC_MAXLEN_CFG(t)     __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 8, 0, 1, 4)\n\n#define DEV_MAC_MAXLEN_CFG_MAX_LEN               GENMASK(15, 0)\n#define DEV_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\\\n\tFIELD_PREP(DEV_MAC_MAXLEN_CFG_MAX_LEN, x)\n#define DEV_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\\\n\tFIELD_GET(DEV_MAC_MAXLEN_CFG_MAX_LEN, x)\n\n \n#define DEV_MAC_TAGS_CFG(t)       __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 12, 0, 1, 4)\n\n#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA        BIT(1)\n#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA_SET(x)\\\n\tFIELD_PREP(DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA, x)\n#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA_GET(x)\\\n\tFIELD_GET(DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA, x)\n\n#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA            BIT(0)\n#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_SET(x)\\\n\tFIELD_PREP(DEV_MAC_TAGS_CFG_VLAN_AWR_ENA, x)\n#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_GET(x)\\\n\tFIELD_GET(DEV_MAC_TAGS_CFG_VLAN_AWR_ENA, x)\n\n \n#define DEV_MAC_IFG_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 20, 0, 1, 4)\n\n#define DEV_MAC_IFG_CFG_TX_IFG                   GENMASK(12, 8)\n#define DEV_MAC_IFG_CFG_TX_IFG_SET(x)\\\n\tFIELD_PREP(DEV_MAC_IFG_CFG_TX_IFG, x)\n#define DEV_MAC_IFG_CFG_TX_IFG_GET(x)\\\n\tFIELD_GET(DEV_MAC_IFG_CFG_TX_IFG, x)\n\n#define DEV_MAC_IFG_CFG_RX_IFG2                  GENMASK(7, 4)\n#define DEV_MAC_IFG_CFG_RX_IFG2_SET(x)\\\n\tFIELD_PREP(DEV_MAC_IFG_CFG_RX_IFG2, x)\n#define DEV_MAC_IFG_CFG_RX_IFG2_GET(x)\\\n\tFIELD_GET(DEV_MAC_IFG_CFG_RX_IFG2, x)\n\n#define DEV_MAC_IFG_CFG_RX_IFG1                  GENMASK(3, 0)\n#define DEV_MAC_IFG_CFG_RX_IFG1_SET(x)\\\n\tFIELD_PREP(DEV_MAC_IFG_CFG_RX_IFG1, x)\n#define DEV_MAC_IFG_CFG_RX_IFG1_GET(x)\\\n\tFIELD_GET(DEV_MAC_IFG_CFG_RX_IFG1, x)\n\n \n#define DEV_MAC_HDX_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 24, 0, 1, 4)\n\n#define DEV_MAC_HDX_CFG_SEED                     GENMASK(23, 16)\n#define DEV_MAC_HDX_CFG_SEED_SET(x)\\\n\tFIELD_PREP(DEV_MAC_HDX_CFG_SEED, x)\n#define DEV_MAC_HDX_CFG_SEED_GET(x)\\\n\tFIELD_GET(DEV_MAC_HDX_CFG_SEED, x)\n\n#define DEV_MAC_HDX_CFG_SEED_LOAD                BIT(12)\n#define DEV_MAC_HDX_CFG_SEED_LOAD_SET(x)\\\n\tFIELD_PREP(DEV_MAC_HDX_CFG_SEED_LOAD, x)\n#define DEV_MAC_HDX_CFG_SEED_LOAD_GET(x)\\\n\tFIELD_GET(DEV_MAC_HDX_CFG_SEED_LOAD, x)\n\n \n#define DEV_FC_MAC_LOW_CFG(t)     __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 32, 0, 1, 4)\n\n \n#define DEV_FC_MAC_HIGH_CFG(t)    __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 36, 0, 1, 4)\n\n \n#define DEV_PCS1G_CFG(t)          __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 0, 0, 1, 4)\n\n#define DEV_PCS1G_CFG_PCS_ENA                    BIT(0)\n#define DEV_PCS1G_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_CFG_PCS_ENA, x)\n#define DEV_PCS1G_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_CFG_PCS_ENA, x)\n\n \n#define DEV_PCS1G_MODE_CFG(t)     __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 4, 0, 1, 4)\n\n#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA        BIT(0)\n#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)\n#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)\n\n#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA        BIT(1)\n#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)\n#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)\n\n \n#define DEV_PCS1G_SD_CFG(t)       __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 8, 0, 1, 4)\n\n#define DEV_PCS1G_SD_CFG_SD_ENA                  BIT(0)\n#define DEV_PCS1G_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_SD_CFG_SD_ENA, x)\n#define DEV_PCS1G_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_SD_CFG_SD_ENA, x)\n\n \n#define DEV_PCS1G_ANEG_CFG(t)     __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 12, 0, 1, 4)\n\n#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY           GENMASK(31, 16)\n#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_CFG_ADV_ABILITY, x)\n#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_CFG_ADV_ABILITY, x)\n\n#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA        BIT(8)\n#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)\n#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)\n\n#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT      BIT(1)\n#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT, x)\n#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT, x)\n\n#define DEV_PCS1G_ANEG_CFG_ENA                   BIT(0)\n#define DEV_PCS1G_ANEG_CFG_ENA_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_CFG_ENA, x)\n#define DEV_PCS1G_ANEG_CFG_ENA_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_CFG_ENA, x)\n\n \n#define DEV_PCS1G_ANEG_STATUS(t)  __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 32, 0, 1, 4)\n\n#define DEV_PCS1G_ANEG_STATUS_LP_ADV             GENMASK(31, 16)\n#define DEV_PCS1G_ANEG_STATUS_LP_ADV_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_STATUS_LP_ADV, x)\n#define DEV_PCS1G_ANEG_STATUS_LP_ADV_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_STATUS_LP_ADV, x)\n\n#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE      BIT(0)\n#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)\n#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)\n\n \n#define DEV_PCS1G_LINK_STATUS(t)  __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 40, 0, 1, 4)\n\n#define DEV_PCS1G_LINK_STATUS_LINK_STATUS        BIT(4)\n#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_LINK_STATUS_LINK_STATUS, x)\n#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_LINK_STATUS_LINK_STATUS, x)\n\n#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS        BIT(0)\n#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_LINK_STATUS_SYNC_STATUS, x)\n#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_LINK_STATUS_SYNC_STATUS, x)\n\n \n#define DEV_PCS1G_STICKY(t)       __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 48, 0, 1, 4)\n\n#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY        BIT(4)\n#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_SET(x)\\\n\tFIELD_PREP(DEV_PCS1G_STICKY_LINK_DOWN_STICKY, x)\n#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_GET(x)\\\n\tFIELD_GET(DEV_PCS1G_STICKY_LINK_DOWN_STICKY, x)\n\n \n#define FDMA_CH_ACTIVATE          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 0, 0, 1, 4)\n\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE             GENMASK(7, 0)\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE_SET(x)\\\n\tFIELD_PREP(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE_GET(x)\\\n\tFIELD_GET(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)\n\n \n#define FDMA_CH_RELOAD            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 4, 0, 1, 4)\n\n#define FDMA_CH_RELOAD_CH_RELOAD                 GENMASK(7, 0)\n#define FDMA_CH_RELOAD_CH_RELOAD_SET(x)\\\n\tFIELD_PREP(FDMA_CH_RELOAD_CH_RELOAD, x)\n#define FDMA_CH_RELOAD_CH_RELOAD_GET(x)\\\n\tFIELD_GET(FDMA_CH_RELOAD_CH_RELOAD, x)\n\n \n#define FDMA_CH_DISABLE           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 8, 0, 1, 4)\n\n#define FDMA_CH_DISABLE_CH_DISABLE               GENMASK(7, 0)\n#define FDMA_CH_DISABLE_CH_DISABLE_SET(x)\\\n\tFIELD_PREP(FDMA_CH_DISABLE_CH_DISABLE, x)\n#define FDMA_CH_DISABLE_CH_DISABLE_GET(x)\\\n\tFIELD_GET(FDMA_CH_DISABLE_CH_DISABLE, x)\n\n \n#define FDMA_CH_DB_DISCARD        __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 16, 0, 1, 4)\n\n#define FDMA_CH_DB_DISCARD_DB_DISCARD            GENMASK(7, 0)\n#define FDMA_CH_DB_DISCARD_DB_DISCARD_SET(x)\\\n\tFIELD_PREP(FDMA_CH_DB_DISCARD_DB_DISCARD, x)\n#define FDMA_CH_DB_DISCARD_DB_DISCARD_GET(x)\\\n\tFIELD_GET(FDMA_CH_DB_DISCARD_DB_DISCARD, x)\n\n \n#define FDMA_DCB_LLP(r)           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 52, r, 8, 4)\n\n \n#define FDMA_DCB_LLP1(r)          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 84, r, 8, 4)\n\n \n#define FDMA_CH_ACTIVE            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 180, 0, 1, 4)\n\n \n#define FDMA_CH_CFG(r)            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 224, r, 8, 4)\n\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY          BIT(4)\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)\n\n#define FDMA_CH_CFG_CH_INJ_PORT                  BIT(3)\n#define FDMA_CH_CFG_CH_INJ_PORT_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_INJ_PORT, x)\n#define FDMA_CH_CFG_CH_INJ_PORT_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_INJ_PORT, x)\n\n#define FDMA_CH_CFG_CH_DCB_DB_CNT                GENMASK(2, 1)\n#define FDMA_CH_CFG_CH_DCB_DB_CNT_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_DCB_DB_CNT, x)\n#define FDMA_CH_CFG_CH_DCB_DB_CNT_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_DCB_DB_CNT, x)\n\n#define FDMA_CH_CFG_CH_MEM                       BIT(0)\n#define FDMA_CH_CFG_CH_MEM_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_MEM, x)\n#define FDMA_CH_CFG_CH_MEM_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_MEM, x)\n\n \n#define FDMA_PORT_CTRL(r)         __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 376, r, 2, 4)\n\n#define FDMA_PORT_CTRL_INJ_STOP                  BIT(4)\n#define FDMA_PORT_CTRL_INJ_STOP_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_INJ_STOP, x)\n#define FDMA_PORT_CTRL_INJ_STOP_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_INJ_STOP, x)\n\n#define FDMA_PORT_CTRL_XTR_STOP                  BIT(2)\n#define FDMA_PORT_CTRL_XTR_STOP_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_XTR_STOP, x)\n#define FDMA_PORT_CTRL_XTR_STOP_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_XTR_STOP, x)\n\n \n#define FDMA_INTR_DB              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 392, 0, 1, 4)\n\n \n#define FDMA_INTR_DB_ENA          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 396, 0, 1, 4)\n\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA             GENMASK(7, 0)\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA_GET(x)\\\n\tFIELD_GET(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)\n\n \n#define FDMA_INTR_ERR             __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 400, 0, 1, 4)\n\n \n#define FDMA_ERRORS               __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 412, 0, 1, 4)\n\n \n#define PTP_PIN_INTR              __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 0, 0, 1, 4)\n\n#define PTP_PIN_INTR_INTR_PTP                    GENMASK(7, 0)\n#define PTP_PIN_INTR_INTR_PTP_SET(x)\\\n\tFIELD_PREP(PTP_PIN_INTR_INTR_PTP, x)\n#define PTP_PIN_INTR_INTR_PTP_GET(x)\\\n\tFIELD_GET(PTP_PIN_INTR_INTR_PTP, x)\n\n \n#define PTP_PIN_INTR_ENA          __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 4, 0, 1, 4)\n\n#define PTP_PIN_INTR_ENA_INTR_ENA                GENMASK(7, 0)\n#define PTP_PIN_INTR_ENA_INTR_ENA_SET(x)\\\n\tFIELD_PREP(PTP_PIN_INTR_ENA_INTR_ENA, x)\n#define PTP_PIN_INTR_ENA_INTR_ENA_GET(x)\\\n\tFIELD_GET(PTP_PIN_INTR_ENA_INTR_ENA, x)\n\n \n#define PTP_DOM_CFG               __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 12, 0, 1, 4)\n\n#define PTP_DOM_CFG_ENA                          GENMASK(11, 9)\n#define PTP_DOM_CFG_ENA_SET(x)\\\n\tFIELD_PREP(PTP_DOM_CFG_ENA, x)\n#define PTP_DOM_CFG_ENA_GET(x)\\\n\tFIELD_GET(PTP_DOM_CFG_ENA, x)\n\n#define PTP_DOM_CFG_CLKCFG_DIS                   GENMASK(2, 0)\n#define PTP_DOM_CFG_CLKCFG_DIS_SET(x)\\\n\tFIELD_PREP(PTP_DOM_CFG_CLKCFG_DIS, x)\n#define PTP_DOM_CFG_CLKCFG_DIS_GET(x)\\\n\tFIELD_GET(PTP_DOM_CFG_CLKCFG_DIS, x)\n\n \n#define PTP_CLK_PER_CFG(g, r)     __REG(TARGET_PTP, 0, 1, 528, g, 3, 28, 0, r, 2, 4)\n\n \n#define PTP_PIN_CFG(g)            __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 0, 0, 1, 4)\n\n#define PTP_PIN_CFG_PIN_ACTION                   GENMASK(29, 27)\n#define PTP_PIN_CFG_PIN_ACTION_SET(x)\\\n\tFIELD_PREP(PTP_PIN_CFG_PIN_ACTION, x)\n#define PTP_PIN_CFG_PIN_ACTION_GET(x)\\\n\tFIELD_GET(PTP_PIN_CFG_PIN_ACTION, x)\n\n#define PTP_PIN_CFG_PIN_SYNC                     GENMASK(26, 25)\n#define PTP_PIN_CFG_PIN_SYNC_SET(x)\\\n\tFIELD_PREP(PTP_PIN_CFG_PIN_SYNC, x)\n#define PTP_PIN_CFG_PIN_SYNC_GET(x)\\\n\tFIELD_GET(PTP_PIN_CFG_PIN_SYNC, x)\n\n#define PTP_PIN_CFG_PIN_SELECT                   GENMASK(23, 21)\n#define PTP_PIN_CFG_PIN_SELECT_SET(x)\\\n\tFIELD_PREP(PTP_PIN_CFG_PIN_SELECT, x)\n#define PTP_PIN_CFG_PIN_SELECT_GET(x)\\\n\tFIELD_GET(PTP_PIN_CFG_PIN_SELECT, x)\n\n#define PTP_PIN_CFG_PIN_DOM                      GENMASK(17, 16)\n#define PTP_PIN_CFG_PIN_DOM_SET(x)\\\n\tFIELD_PREP(PTP_PIN_CFG_PIN_DOM, x)\n#define PTP_PIN_CFG_PIN_DOM_GET(x)\\\n\tFIELD_GET(PTP_PIN_CFG_PIN_DOM, x)\n\n \n#define PTP_TOD_SEC_MSB(g)        __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 4, 0, 1, 4)\n\n#define PTP_TOD_SEC_MSB_TOD_SEC_MSB              GENMASK(15, 0)\n#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_SET(x)\\\n\tFIELD_PREP(PTP_TOD_SEC_MSB_TOD_SEC_MSB, x)\n#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_GET(x)\\\n\tFIELD_GET(PTP_TOD_SEC_MSB_TOD_SEC_MSB, x)\n\n \n#define PTP_TOD_SEC_LSB(g)        __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 8, 0, 1, 4)\n\n \n#define PTP_TOD_NSEC(g)           __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 12, 0, 1, 4)\n\n#define PTP_TOD_NSEC_TOD_NSEC                    GENMASK(29, 0)\n#define PTP_TOD_NSEC_TOD_NSEC_SET(x)\\\n\tFIELD_PREP(PTP_TOD_NSEC_TOD_NSEC, x)\n#define PTP_TOD_NSEC_TOD_NSEC_GET(x)\\\n\tFIELD_GET(PTP_TOD_NSEC_TOD_NSEC, x)\n\n \n#define PTP_WF_HIGH_PERIOD(g)     __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 8, 64, 24, 0, 1, 4)\n\n#define PTP_WF_HIGH_PERIOD_PIN_WFH(x)            ((x) & GENMASK(29, 0))\n#define PTP_WF_HIGH_PERIOD_PIN_WFH_M             GENMASK(29, 0)\n#define PTP_WF_HIGH_PERIOD_PIN_WFH_X(x)          ((x) & GENMASK(29, 0))\n\n \n#define PTP_WF_LOW_PERIOD(g)      __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 8, 64, 28, 0, 1, 4)\n\n#define PTP_WF_LOW_PERIOD_PIN_WFL(x)             ((x) & GENMASK(29, 0))\n#define PTP_WF_LOW_PERIOD_PIN_WFL_M              GENMASK(29, 0)\n#define PTP_WF_LOW_PERIOD_PIN_WFL_X(x)           ((x) & GENMASK(29, 0))\n\n \n#define PTP_TWOSTEP_CTRL          __REG(TARGET_PTP, 0, 1, 612, 0, 1, 12, 0, 0, 1, 4)\n\n#define PTP_TWOSTEP_CTRL_NXT                     BIT(11)\n#define PTP_TWOSTEP_CTRL_NXT_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_CTRL_NXT, x)\n#define PTP_TWOSTEP_CTRL_NXT_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_CTRL_NXT, x)\n\n#define PTP_TWOSTEP_CTRL_VLD                     BIT(10)\n#define PTP_TWOSTEP_CTRL_VLD_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_CTRL_VLD, x)\n#define PTP_TWOSTEP_CTRL_VLD_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_CTRL_VLD, x)\n\n#define PTP_TWOSTEP_CTRL_STAMP_TX                BIT(9)\n#define PTP_TWOSTEP_CTRL_STAMP_TX_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_CTRL_STAMP_TX, x)\n#define PTP_TWOSTEP_CTRL_STAMP_TX_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_CTRL_STAMP_TX, x)\n\n#define PTP_TWOSTEP_CTRL_STAMP_PORT              GENMASK(8, 1)\n#define PTP_TWOSTEP_CTRL_STAMP_PORT_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_CTRL_STAMP_PORT, x)\n#define PTP_TWOSTEP_CTRL_STAMP_PORT_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_CTRL_STAMP_PORT, x)\n\n#define PTP_TWOSTEP_CTRL_OVFL                    BIT(0)\n#define PTP_TWOSTEP_CTRL_OVFL_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_CTRL_OVFL, x)\n#define PTP_TWOSTEP_CTRL_OVFL_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_CTRL_OVFL, x)\n\n \n#define PTP_TWOSTEP_STAMP         __REG(TARGET_PTP, 0, 1, 612, 0, 1, 12, 4, 0, 1, 4)\n\n#define PTP_TWOSTEP_STAMP_STAMP_NSEC             GENMASK(31, 2)\n#define PTP_TWOSTEP_STAMP_STAMP_NSEC_SET(x)\\\n\tFIELD_PREP(PTP_TWOSTEP_STAMP_STAMP_NSEC, x)\n#define PTP_TWOSTEP_STAMP_STAMP_NSEC_GET(x)\\\n\tFIELD_GET(PTP_TWOSTEP_STAMP_STAMP_NSEC, x)\n\n \n#define QS_XTR_GRP_CFG(r)         __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 0, r, 2, 4)\n\n#define QS_XTR_GRP_CFG_MODE                      GENMASK(3, 2)\n#define QS_XTR_GRP_CFG_MODE_SET(x)\\\n\tFIELD_PREP(QS_XTR_GRP_CFG_MODE, x)\n#define QS_XTR_GRP_CFG_MODE_GET(x)\\\n\tFIELD_GET(QS_XTR_GRP_CFG_MODE, x)\n\n#define QS_XTR_GRP_CFG_BYTE_SWAP                 BIT(0)\n#define QS_XTR_GRP_CFG_BYTE_SWAP_SET(x)\\\n\tFIELD_PREP(QS_XTR_GRP_CFG_BYTE_SWAP, x)\n#define QS_XTR_GRP_CFG_BYTE_SWAP_GET(x)\\\n\tFIELD_GET(QS_XTR_GRP_CFG_BYTE_SWAP, x)\n\n \n#define QS_XTR_RD(r)              __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 8, r, 2, 4)\n\n \n#define QS_XTR_FLUSH              __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 24, 0, 1, 4)\n\n \n#define QS_XTR_DATA_PRESENT       __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 28, 0, 1, 4)\n\n \n#define QS_INJ_GRP_CFG(r)         __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 0, r, 2, 4)\n\n#define QS_INJ_GRP_CFG_MODE                      GENMASK(3, 2)\n#define QS_INJ_GRP_CFG_MODE_SET(x)\\\n\tFIELD_PREP(QS_INJ_GRP_CFG_MODE, x)\n#define QS_INJ_GRP_CFG_MODE_GET(x)\\\n\tFIELD_GET(QS_INJ_GRP_CFG_MODE, x)\n\n#define QS_INJ_GRP_CFG_BYTE_SWAP                 BIT(0)\n#define QS_INJ_GRP_CFG_BYTE_SWAP_SET(x)\\\n\tFIELD_PREP(QS_INJ_GRP_CFG_BYTE_SWAP, x)\n#define QS_INJ_GRP_CFG_BYTE_SWAP_GET(x)\\\n\tFIELD_GET(QS_INJ_GRP_CFG_BYTE_SWAP, x)\n\n \n#define QS_INJ_WR(r)              __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 8, r, 2, 4)\n\n \n#define QS_INJ_CTRL(r)            __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 16, r, 2, 4)\n\n#define QS_INJ_CTRL_GAP_SIZE                     GENMASK(24, 21)\n#define QS_INJ_CTRL_GAP_SIZE_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_GAP_SIZE, x)\n#define QS_INJ_CTRL_GAP_SIZE_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_GAP_SIZE, x)\n\n#define QS_INJ_CTRL_EOF                          BIT(19)\n#define QS_INJ_CTRL_EOF_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_EOF, x)\n#define QS_INJ_CTRL_EOF_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_EOF, x)\n\n#define QS_INJ_CTRL_SOF                          BIT(18)\n#define QS_INJ_CTRL_SOF_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_SOF, x)\n#define QS_INJ_CTRL_SOF_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_SOF, x)\n\n#define QS_INJ_CTRL_VLD_BYTES                    GENMASK(17, 16)\n#define QS_INJ_CTRL_VLD_BYTES_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_VLD_BYTES, x)\n#define QS_INJ_CTRL_VLD_BYTES_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_VLD_BYTES, x)\n\n \n#define QS_INJ_STATUS             __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 24, 0, 1, 4)\n\n#define QS_INJ_STATUS_WMARK_REACHED              GENMASK(5, 4)\n#define QS_INJ_STATUS_WMARK_REACHED_SET(x)\\\n\tFIELD_PREP(QS_INJ_STATUS_WMARK_REACHED, x)\n#define QS_INJ_STATUS_WMARK_REACHED_GET(x)\\\n\tFIELD_GET(QS_INJ_STATUS_WMARK_REACHED, x)\n\n#define QS_INJ_STATUS_FIFO_RDY                   GENMASK(3, 2)\n#define QS_INJ_STATUS_FIFO_RDY_SET(x)\\\n\tFIELD_PREP(QS_INJ_STATUS_FIFO_RDY, x)\n#define QS_INJ_STATUS_FIFO_RDY_GET(x)\\\n\tFIELD_GET(QS_INJ_STATUS_FIFO_RDY, x)\n\n \n#define QSYS_PORT_MODE(r)         __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 0, r, 10, 4)\n\n#define QSYS_PORT_MODE_DEQUEUE_DIS               BIT(1)\n#define QSYS_PORT_MODE_DEQUEUE_DIS_SET(x)\\\n\tFIELD_PREP(QSYS_PORT_MODE_DEQUEUE_DIS, x)\n#define QSYS_PORT_MODE_DEQUEUE_DIS_GET(x)\\\n\tFIELD_GET(QSYS_PORT_MODE_DEQUEUE_DIS, x)\n\n \n#define QSYS_SW_PORT_MODE(r)      __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 80, r, 9, 4)\n\n#define QSYS_SW_PORT_MODE_PORT_ENA               BIT(18)\n#define QSYS_SW_PORT_MODE_PORT_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_SW_PORT_MODE_PORT_ENA, x)\n#define QSYS_SW_PORT_MODE_PORT_ENA_GET(x)\\\n\tFIELD_GET(QSYS_SW_PORT_MODE_PORT_ENA, x)\n\n#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG           GENMASK(16, 14)\n#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_SET(x)\\\n\tFIELD_PREP(QSYS_SW_PORT_MODE_SCH_NEXT_CFG, x)\n#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_GET(x)\\\n\tFIELD_GET(QSYS_SW_PORT_MODE_SCH_NEXT_CFG, x)\n\n#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE      BIT(12)\n#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_SET(x)\\\n\tFIELD_PREP(QSYS_SW_PORT_MODE_INGRESS_DROP_MODE, x)\n#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_GET(x)\\\n\tFIELD_GET(QSYS_SW_PORT_MODE_INGRESS_DROP_MODE, x)\n\n#define QSYS_SW_PORT_MODE_TX_PFC_ENA             GENMASK(11, 4)\n#define QSYS_SW_PORT_MODE_TX_PFC_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_SW_PORT_MODE_TX_PFC_ENA, x)\n#define QSYS_SW_PORT_MODE_TX_PFC_ENA_GET(x)\\\n\tFIELD_GET(QSYS_SW_PORT_MODE_TX_PFC_ENA, x)\n\n#define QSYS_SW_PORT_MODE_AGING_MODE             GENMASK(1, 0)\n#define QSYS_SW_PORT_MODE_AGING_MODE_SET(x)\\\n\tFIELD_PREP(QSYS_SW_PORT_MODE_AGING_MODE, x)\n#define QSYS_SW_PORT_MODE_AGING_MODE_GET(x)\\\n\tFIELD_GET(QSYS_SW_PORT_MODE_AGING_MODE, x)\n\n \n#define QSYS_SW_STATUS(r)         __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 164, r, 9, 4)\n\n#define QSYS_SW_STATUS_EQ_AVAIL                  GENMASK(7, 0)\n#define QSYS_SW_STATUS_EQ_AVAIL_SET(x)\\\n\tFIELD_PREP(QSYS_SW_STATUS_EQ_AVAIL, x)\n#define QSYS_SW_STATUS_EQ_AVAIL_GET(x)\\\n\tFIELD_GET(QSYS_SW_STATUS_EQ_AVAIL, x)\n\n \n#define QSYS_CPU_GROUP_MAP        __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 204, 0, 1, 4)\n\n \n#define QSYS_RES_CFG(g)           __REG(TARGET_QSYS, 0, 1, 32768, g, 1024, 8, 0, 0, 1, 4)\n\n \n#define QSYS_CIR_CFG(g)           __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 0, 0, 1, 4)\n\n#define QSYS_CIR_CFG_CIR_RATE                    GENMASK(20, 6)\n#define QSYS_CIR_CFG_CIR_RATE_SET(x)\\\n\tFIELD_PREP(QSYS_CIR_CFG_CIR_RATE, x)\n#define QSYS_CIR_CFG_CIR_RATE_GET(x)\\\n\tFIELD_GET(QSYS_CIR_CFG_CIR_RATE, x)\n\n#define QSYS_CIR_CFG_CIR_BURST                   GENMASK(5, 0)\n#define QSYS_CIR_CFG_CIR_BURST_SET(x)\\\n\tFIELD_PREP(QSYS_CIR_CFG_CIR_BURST, x)\n#define QSYS_CIR_CFG_CIR_BURST_GET(x)\\\n\tFIELD_GET(QSYS_CIR_CFG_CIR_BURST, x)\n\n \n#define QSYS_SE_CFG(g)            __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 8, 0, 1, 4)\n\n#define QSYS_SE_CFG_SE_DWRR_CNT                  GENMASK(9, 6)\n#define QSYS_SE_CFG_SE_DWRR_CNT_SET(x)\\\n\tFIELD_PREP(QSYS_SE_CFG_SE_DWRR_CNT, x)\n#define QSYS_SE_CFG_SE_DWRR_CNT_GET(x)\\\n\tFIELD_GET(QSYS_SE_CFG_SE_DWRR_CNT, x)\n\n#define QSYS_SE_CFG_SE_RR_ENA                    BIT(5)\n#define QSYS_SE_CFG_SE_RR_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_SE_CFG_SE_RR_ENA, x)\n#define QSYS_SE_CFG_SE_RR_ENA_GET(x)\\\n\tFIELD_GET(QSYS_SE_CFG_SE_RR_ENA, x)\n\n#define QSYS_SE_CFG_SE_AVB_ENA                   BIT(4)\n#define QSYS_SE_CFG_SE_AVB_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_SE_CFG_SE_AVB_ENA, x)\n#define QSYS_SE_CFG_SE_AVB_ENA_GET(x)\\\n\tFIELD_GET(QSYS_SE_CFG_SE_AVB_ENA, x)\n\n#define QSYS_SE_CFG_SE_FRM_MODE                  GENMASK(3, 2)\n#define QSYS_SE_CFG_SE_FRM_MODE_SET(x)\\\n\tFIELD_PREP(QSYS_SE_CFG_SE_FRM_MODE, x)\n#define QSYS_SE_CFG_SE_FRM_MODE_GET(x)\\\n\tFIELD_GET(QSYS_SE_CFG_SE_FRM_MODE, x)\n\n#define QSYS_SE_DWRR_CFG(g, r)    __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 12, r, 12, 4)\n\n#define QSYS_SE_DWRR_CFG_DWRR_COST               GENMASK(4, 0)\n#define QSYS_SE_DWRR_CFG_DWRR_COST_SET(x)\\\n\tFIELD_PREP(QSYS_SE_DWRR_CFG_DWRR_COST, x)\n#define QSYS_SE_DWRR_CFG_DWRR_COST_GET(x)\\\n\tFIELD_GET(QSYS_SE_DWRR_CFG_DWRR_COST, x)\n\n \n#define QSYS_TAS_CFG_CTRL         __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 0, 0, 1, 4)\n\n#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX           GENMASK(27, 23)\n#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_CFG_CTRL_LIST_NUM_MAX, x)\n#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_GET(x)\\\n\tFIELD_GET(QSYS_TAS_CFG_CTRL_LIST_NUM_MAX, x)\n\n#define QSYS_TAS_CFG_CTRL_LIST_NUM               GENMASK(22, 18)\n#define QSYS_TAS_CFG_CTRL_LIST_NUM_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_CFG_CTRL_LIST_NUM, x)\n#define QSYS_TAS_CFG_CTRL_LIST_NUM_GET(x)\\\n\tFIELD_GET(QSYS_TAS_CFG_CTRL_LIST_NUM, x)\n\n#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q        BIT(17)\n#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q, x)\n#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_GET(x)\\\n\tFIELD_GET(QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q, x)\n\n#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM          GENMASK(16, 5)\n#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM, x)\n#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_GET(x)\\\n\tFIELD_GET(QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM, x)\n\n \n#define QSYS_TAS_GS_CTRL          __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 4, 0, 1, 4)\n\n#define QSYS_TAS_GS_CTRL_HSCH_POS                GENMASK(2, 0)\n#define QSYS_TAS_GS_CTRL_HSCH_POS_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GS_CTRL_HSCH_POS, x)\n#define QSYS_TAS_GS_CTRL_HSCH_POS_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GS_CTRL_HSCH_POS, x)\n\n \n#define QSYS_TAS_STM_CFG          __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 8, 0, 1, 4)\n\n#define QSYS_TAS_STM_CFG_REVISIT_DLY             GENMASK(7, 0)\n#define QSYS_TAS_STM_CFG_REVISIT_DLY_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_STM_CFG_REVISIT_DLY, x)\n#define QSYS_TAS_STM_CFG_REVISIT_DLY_GET(x)\\\n\tFIELD_GET(QSYS_TAS_STM_CFG_REVISIT_DLY, x)\n\n \n#define QSYS_TAS_PROFILE_CFG(g)   __REG(TARGET_QSYS, 0, 1, 30720, g, 16, 64, 32, 0, 1, 4)\n\n#define QSYS_TAS_PROFILE_CFG_PORT_NUM            GENMASK(21, 19)\n#define QSYS_TAS_PROFILE_CFG_PORT_NUM_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_PROFILE_CFG_PORT_NUM, x)\n#define QSYS_TAS_PROFILE_CFG_PORT_NUM_GET(x)\\\n\tFIELD_GET(QSYS_TAS_PROFILE_CFG_PORT_NUM, x)\n\n#define QSYS_TAS_PROFILE_CFG_LINK_SPEED          GENMASK(18, 16)\n#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_PROFILE_CFG_LINK_SPEED, x)\n#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_GET(x)\\\n\tFIELD_GET(QSYS_TAS_PROFILE_CFG_LINK_SPEED, x)\n\n \n#define QSYS_TAS_BT_NSEC          __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 0, 0, 1, 4)\n\n#define QSYS_TAS_BT_NSEC_NSEC                    GENMASK(29, 0)\n#define QSYS_TAS_BT_NSEC_NSEC_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_BT_NSEC_NSEC, x)\n#define QSYS_TAS_BT_NSEC_NSEC_GET(x)\\\n\tFIELD_GET(QSYS_TAS_BT_NSEC_NSEC, x)\n\n \n#define QSYS_TAS_BT_SEC_LSB       __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 4, 0, 1, 4)\n\n \n#define QSYS_TAS_BT_SEC_MSB       __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 8, 0, 1, 4)\n\n#define QSYS_TAS_BT_SEC_MSB_SEC_MSB              GENMASK(15, 0)\n#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_BT_SEC_MSB_SEC_MSB, x)\n#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_GET(x)\\\n\tFIELD_GET(QSYS_TAS_BT_SEC_MSB_SEC_MSB, x)\n\n \n#define QSYS_TAS_CT_CFG           __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 24, 0, 1, 4)\n\n \n#define QSYS_TAS_STARTUP_CFG      __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 28, 0, 1, 4)\n\n#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX        GENMASK(27, 23)\n#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX, x)\n#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_GET(x)\\\n\tFIELD_GET(QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX, x)\n\n \n#define QSYS_TAS_LIST_CFG         __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 32, 0, 1, 4)\n\n#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR         GENMASK(11, 0)\n#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_LIST_CFG_LIST_BASE_ADDR, x)\n#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_GET(x)\\\n\tFIELD_GET(QSYS_TAS_LIST_CFG_LIST_BASE_ADDR, x)\n\n \n#define QSYS_TAS_LST              __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 36, 0, 1, 4)\n\n#define QSYS_TAS_LST_LIST_STATE                  GENMASK(2, 0)\n#define QSYS_TAS_LST_LIST_STATE_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_LST_LIST_STATE, x)\n#define QSYS_TAS_LST_LIST_STATE_GET(x)\\\n\tFIELD_GET(QSYS_TAS_LST_LIST_STATE, x)\n\n \n#define QSYS_TAS_GCL_CT_CFG       __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 0, 0, 1, 4)\n\n#define QSYS_TAS_GCL_CT_CFG_HSCH_POS             GENMASK(12, 10)\n#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GCL_CT_CFG_HSCH_POS, x)\n#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GCL_CT_CFG_HSCH_POS, x)\n\n#define QSYS_TAS_GCL_CT_CFG_GATE_STATE           GENMASK(9, 2)\n#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GCL_CT_CFG_GATE_STATE, x)\n#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GCL_CT_CFG_GATE_STATE, x)\n\n#define QSYS_TAS_GCL_CT_CFG_OP_TYPE              GENMASK(1, 0)\n#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GCL_CT_CFG_OP_TYPE, x)\n#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GCL_CT_CFG_OP_TYPE, x)\n\n \n#define QSYS_TAS_GCL_CT_CFG2      __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 4, 0, 1, 4)\n\n#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE        GENMASK(15, 12)\n#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE, x)\n#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE, x)\n\n#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL            GENMASK(11, 0)\n#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GCL_CT_CFG2_NEXT_GCL, x)\n#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GCL_CT_CFG2_NEXT_GCL, x)\n\n \n#define QSYS_TAS_GCL_TM_CFG       __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 8, 0, 1, 4)\n\n \n#define QSYS_TAS_GATE_STATE       __REG(TARGET_QSYS, 0, 1, 28004, 0, 1, 4, 0, 0, 1, 4)\n\n#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE       GENMASK(7, 0)\n#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_SET(x)\\\n\tFIELD_PREP(QSYS_TAS_GATE_STATE_TAS_GATE_STATE, x)\n#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_GET(x)\\\n\tFIELD_GET(QSYS_TAS_GATE_STATE_TAS_GATE_STATE, x)\n\n \n#define REW_PORT_VLAN_CFG(g)      __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 0, 0, 1, 4)\n\n#define REW_PORT_VLAN_CFG_PORT_TPID              GENMASK(31, 16)\n#define REW_PORT_VLAN_CFG_PORT_TPID_SET(x)\\\n\tFIELD_PREP(REW_PORT_VLAN_CFG_PORT_TPID, x)\n#define REW_PORT_VLAN_CFG_PORT_TPID_GET(x)\\\n\tFIELD_GET(REW_PORT_VLAN_CFG_PORT_TPID, x)\n\n#define REW_PORT_VLAN_CFG_PORT_VID               GENMASK(11, 0)\n#define REW_PORT_VLAN_CFG_PORT_VID_SET(x)\\\n\tFIELD_PREP(REW_PORT_VLAN_CFG_PORT_VID, x)\n#define REW_PORT_VLAN_CFG_PORT_VID_GET(x)\\\n\tFIELD_GET(REW_PORT_VLAN_CFG_PORT_VID, x)\n\n \n#define REW_TAG_CFG(g)            __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 4, 0, 1, 4)\n\n#define REW_TAG_CFG_TAG_CFG                      GENMASK(8, 7)\n#define REW_TAG_CFG_TAG_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CFG_TAG_CFG, x)\n#define REW_TAG_CFG_TAG_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CFG_TAG_CFG, x)\n\n#define REW_TAG_CFG_TAG_TPID_CFG                 GENMASK(6, 5)\n#define REW_TAG_CFG_TAG_TPID_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CFG_TAG_TPID_CFG, x)\n#define REW_TAG_CFG_TAG_TPID_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CFG_TAG_TPID_CFG, x)\n\n#define REW_TAG_CFG_TAG_PCP_CFG                  GENMASK(3, 2)\n#define REW_TAG_CFG_TAG_PCP_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CFG_TAG_PCP_CFG, x)\n#define REW_TAG_CFG_TAG_PCP_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CFG_TAG_PCP_CFG, x)\n\n#define REW_TAG_CFG_TAG_DEI_CFG                  GENMASK(1, 0)\n#define REW_TAG_CFG_TAG_DEI_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CFG_TAG_DEI_CFG, x)\n#define REW_TAG_CFG_TAG_DEI_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CFG_TAG_DEI_CFG, x)\n\n \n#define REW_PORT_CFG(g)           __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 8, 0, 1, 4)\n\n#define REW_PORT_CFG_ES0_EN                      BIT(4)\n#define REW_PORT_CFG_ES0_EN_SET(x)\\\n\tFIELD_PREP(REW_PORT_CFG_ES0_EN, x)\n#define REW_PORT_CFG_ES0_EN_GET(x)\\\n\tFIELD_GET(REW_PORT_CFG_ES0_EN, x)\n\n#define REW_PORT_CFG_NO_REWRITE                  BIT(0)\n#define REW_PORT_CFG_NO_REWRITE_SET(x)\\\n\tFIELD_PREP(REW_PORT_CFG_NO_REWRITE, x)\n#define REW_PORT_CFG_NO_REWRITE_GET(x)\\\n\tFIELD_GET(REW_PORT_CFG_NO_REWRITE, x)\n\n \n#define REW_DSCP_CFG(g)           __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 12, 0, 1, 4)\n\n#define REW_DSCP_CFG_DSCP_REWR_CFG               GENMASK(1, 0)\n#define REW_DSCP_CFG_DSCP_REWR_CFG_SET(x)\\\n\tFIELD_PREP(REW_DSCP_CFG_DSCP_REWR_CFG, x)\n#define REW_DSCP_CFG_DSCP_REWR_CFG_GET(x)\\\n\tFIELD_GET(REW_DSCP_CFG_DSCP_REWR_CFG, x)\n\n \n#define REW_PCP_DEI_CFG(g, r)     __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 16, r, 16, 4)\n\n#define REW_PCP_DEI_CFG_DEI_QOS_VAL              BIT(3)\n#define REW_PCP_DEI_CFG_DEI_QOS_VAL_SET(x)\\\n\tFIELD_PREP(REW_PCP_DEI_CFG_DEI_QOS_VAL, x)\n#define REW_PCP_DEI_CFG_DEI_QOS_VAL_GET(x)\\\n\tFIELD_GET(REW_PCP_DEI_CFG_DEI_QOS_VAL, x)\n\n#define REW_PCP_DEI_CFG_PCP_QOS_VAL              GENMASK(2, 0)\n#define REW_PCP_DEI_CFG_PCP_QOS_VAL_SET(x)\\\n\tFIELD_PREP(REW_PCP_DEI_CFG_PCP_QOS_VAL, x)\n#define REW_PCP_DEI_CFG_PCP_QOS_VAL_GET(x)\\\n\tFIELD_GET(REW_PCP_DEI_CFG_PCP_QOS_VAL, x)\n\n \n#define REW_STAT_CFG              __REG(TARGET_REW, 0, 1, 3072, 0, 1, 528, 520, 0, 1, 4)\n\n#define REW_STAT_CFG_STAT_MODE                   GENMASK(1, 0)\n#define REW_STAT_CFG_STAT_MODE_SET(x)\\\n\tFIELD_PREP(REW_STAT_CFG_STAT_MODE, x)\n#define REW_STAT_CFG_STAT_MODE_GET(x)\\\n\tFIELD_GET(REW_STAT_CFG_STAT_MODE, x)\n\n \n#define SYS_RESET_CFG             __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 0, 0, 1, 4)\n\n#define SYS_RESET_CFG_CORE_ENA                   BIT(0)\n#define SYS_RESET_CFG_CORE_ENA_SET(x)\\\n\tFIELD_PREP(SYS_RESET_CFG_CORE_ENA, x)\n#define SYS_RESET_CFG_CORE_ENA_GET(x)\\\n\tFIELD_GET(SYS_RESET_CFG_CORE_ENA, x)\n\n \n#define SYS_PORT_MODE(r)          __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 44, r, 10, 4)\n\n#define SYS_PORT_MODE_INCL_INJ_HDR               GENMASK(5, 4)\n#define SYS_PORT_MODE_INCL_INJ_HDR_SET(x)\\\n\tFIELD_PREP(SYS_PORT_MODE_INCL_INJ_HDR, x)\n#define SYS_PORT_MODE_INCL_INJ_HDR_GET(x)\\\n\tFIELD_GET(SYS_PORT_MODE_INCL_INJ_HDR, x)\n\n#define SYS_PORT_MODE_INCL_XTR_HDR               GENMASK(3, 2)\n#define SYS_PORT_MODE_INCL_XTR_HDR_SET(x)\\\n\tFIELD_PREP(SYS_PORT_MODE_INCL_XTR_HDR, x)\n#define SYS_PORT_MODE_INCL_XTR_HDR_GET(x)\\\n\tFIELD_GET(SYS_PORT_MODE_INCL_XTR_HDR, x)\n\n \n#define SYS_FRONT_PORT_MODE(r)    __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 84, r, 8, 4)\n\n#define SYS_FRONT_PORT_MODE_HDX_MODE             BIT(1)\n#define SYS_FRONT_PORT_MODE_HDX_MODE_SET(x)\\\n\tFIELD_PREP(SYS_FRONT_PORT_MODE_HDX_MODE, x)\n#define SYS_FRONT_PORT_MODE_HDX_MODE_GET(x)\\\n\tFIELD_GET(SYS_FRONT_PORT_MODE_HDX_MODE, x)\n\n \n#define SYS_FRM_AGING             __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 116, 0, 1, 4)\n\n#define SYS_FRM_AGING_AGE_TX_ENA                 BIT(20)\n#define SYS_FRM_AGING_AGE_TX_ENA_SET(x)\\\n\tFIELD_PREP(SYS_FRM_AGING_AGE_TX_ENA, x)\n#define SYS_FRM_AGING_AGE_TX_ENA_GET(x)\\\n\tFIELD_GET(SYS_FRM_AGING_AGE_TX_ENA, x)\n\n \n#define SYS_STAT_CFG              __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 120, 0, 1, 4)\n\n#define SYS_STAT_CFG_STAT_VIEW                   GENMASK(9, 0)\n#define SYS_STAT_CFG_STAT_VIEW_SET(x)\\\n\tFIELD_PREP(SYS_STAT_CFG_STAT_VIEW, x)\n#define SYS_STAT_CFG_STAT_VIEW_GET(x)\\\n\tFIELD_GET(SYS_STAT_CFG_STAT_VIEW, x)\n\n \n#define SYS_PAUSE_CFG(r)          __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 0, r, 9, 4)\n\n#define SYS_PAUSE_CFG_PAUSE_START                GENMASK(18, 10)\n#define SYS_PAUSE_CFG_PAUSE_START_SET(x)\\\n\tFIELD_PREP(SYS_PAUSE_CFG_PAUSE_START, x)\n#define SYS_PAUSE_CFG_PAUSE_START_GET(x)\\\n\tFIELD_GET(SYS_PAUSE_CFG_PAUSE_START, x)\n\n#define SYS_PAUSE_CFG_PAUSE_STOP                 GENMASK(9, 1)\n#define SYS_PAUSE_CFG_PAUSE_STOP_SET(x)\\\n\tFIELD_PREP(SYS_PAUSE_CFG_PAUSE_STOP, x)\n#define SYS_PAUSE_CFG_PAUSE_STOP_GET(x)\\\n\tFIELD_GET(SYS_PAUSE_CFG_PAUSE_STOP, x)\n\n#define SYS_PAUSE_CFG_PAUSE_ENA                  BIT(0)\n#define SYS_PAUSE_CFG_PAUSE_ENA_SET(x)\\\n\tFIELD_PREP(SYS_PAUSE_CFG_PAUSE_ENA, x)\n#define SYS_PAUSE_CFG_PAUSE_ENA_GET(x)\\\n\tFIELD_GET(SYS_PAUSE_CFG_PAUSE_ENA, x)\n\n \n#define SYS_ATOP(r)               __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 40, r, 9, 4)\n\n \n#define SYS_ATOP_TOT_CFG          __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 76, 0, 1, 4)\n\n \n#define SYS_MAC_FC_CFG(r)         __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 80, r, 8, 4)\n\n#define SYS_MAC_FC_CFG_FC_LINK_SPEED             GENMASK(27, 26)\n#define SYS_MAC_FC_CFG_FC_LINK_SPEED_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_FC_LINK_SPEED, x)\n#define SYS_MAC_FC_CFG_FC_LINK_SPEED_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_FC_LINK_SPEED, x)\n\n#define SYS_MAC_FC_CFG_FC_LATENCY_CFG            GENMASK(25, 20)\n#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_FC_LATENCY_CFG, x)\n#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_FC_LATENCY_CFG, x)\n\n#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA            BIT(18)\n#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_ZERO_PAUSE_ENA, x)\n#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_ZERO_PAUSE_ENA, x)\n\n#define SYS_MAC_FC_CFG_TX_FC_ENA                 BIT(17)\n#define SYS_MAC_FC_CFG_TX_FC_ENA_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_TX_FC_ENA, x)\n#define SYS_MAC_FC_CFG_TX_FC_ENA_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_TX_FC_ENA, x)\n\n#define SYS_MAC_FC_CFG_RX_FC_ENA                 BIT(16)\n#define SYS_MAC_FC_CFG_RX_FC_ENA_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_RX_FC_ENA, x)\n#define SYS_MAC_FC_CFG_RX_FC_ENA_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_RX_FC_ENA, x)\n\n#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG             GENMASK(15, 0)\n#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_SET(x)\\\n\tFIELD_PREP(SYS_MAC_FC_CFG_PAUSE_VAL_CFG, x)\n#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_GET(x)\\\n\tFIELD_GET(SYS_MAC_FC_CFG_PAUSE_VAL_CFG, x)\n\n \n#define SYS_CNT(g)                __REG(TARGET_SYS, 0, 1, 0, g, 896, 4, 0, 0, 1, 4)\n\n \n#define SYS_RAM_INIT              __REG(TARGET_SYS, 0, 1, 4432, 0, 1, 4, 0, 0, 1, 4)\n\n#define SYS_RAM_INIT_RAM_INIT                    BIT(1)\n#define SYS_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(SYS_RAM_INIT_RAM_INIT, x)\n#define SYS_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(SYS_RAM_INIT_RAM_INIT, x)\n\n \n#define VCAP_UPDATE_CTRL(t)       __REG(TARGET_VCAP, t, 3, 0, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_UPDATE_CTRL_UPDATE_CMD              GENMASK(24, 22)\n#define VCAP_UPDATE_CTRL_UPDATE_CMD_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_CMD, x)\n#define VCAP_UPDATE_CTRL_UPDATE_CMD_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_CMD, x)\n\n#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS        BIT(21)\n#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS, x)\n#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS, x)\n\n#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS       BIT(20)\n#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS, x)\n#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS, x)\n\n#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS          BIT(19)\n#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_CNT_DIS, x)\n#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_CNT_DIS, x)\n\n#define VCAP_UPDATE_CTRL_UPDATE_ADDR             GENMASK(18, 3)\n#define VCAP_UPDATE_CTRL_UPDATE_ADDR_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ADDR, x)\n#define VCAP_UPDATE_CTRL_UPDATE_ADDR_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ADDR, x)\n\n#define VCAP_UPDATE_CTRL_UPDATE_SHOT             BIT(2)\n#define VCAP_UPDATE_CTRL_UPDATE_SHOT_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_SHOT, x)\n#define VCAP_UPDATE_CTRL_UPDATE_SHOT_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_UPDATE_SHOT, x)\n\n#define VCAP_UPDATE_CTRL_CLEAR_CACHE             BIT(1)\n#define VCAP_UPDATE_CTRL_CLEAR_CACHE_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_CLEAR_CACHE, x)\n#define VCAP_UPDATE_CTRL_CLEAR_CACHE_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_CLEAR_CACHE, x)\n\n#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN          BIT(0)\n#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_SET(x)\\\n\tFIELD_PREP(VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN, x)\n#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_GET(x)\\\n\tFIELD_GET(VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN, x)\n\n \n#define VCAP_MV_CFG(t)            __REG(TARGET_VCAP, t, 3, 0, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_MV_CFG_MV_NUM_POS                   GENMASK(31, 16)\n#define VCAP_MV_CFG_MV_NUM_POS_SET(x)\\\n\tFIELD_PREP(VCAP_MV_CFG_MV_NUM_POS, x)\n#define VCAP_MV_CFG_MV_NUM_POS_GET(x)\\\n\tFIELD_GET(VCAP_MV_CFG_MV_NUM_POS, x)\n\n#define VCAP_MV_CFG_MV_SIZE                      GENMASK(15, 0)\n#define VCAP_MV_CFG_MV_SIZE_SET(x)\\\n\tFIELD_PREP(VCAP_MV_CFG_MV_SIZE, x)\n#define VCAP_MV_CFG_MV_SIZE_GET(x)\\\n\tFIELD_GET(VCAP_MV_CFG_MV_SIZE, x)\n\n \n#define VCAP_ENTRY_DAT(t, r)      __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 0, r, 64, 4)\n\n \n#define VCAP_MASK_DAT(t, r)       __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 256, r, 64, 4)\n\n \n#define VCAP_ACTION_DAT(t, r)     __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 512, r, 64, 4)\n\n \n#define VCAP_CNT_DAT(t, r)        __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 768, r, 32, 4)\n\n \n#define VCAP_CNT_FW_DAT(t)        __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 896, 0, 1, 4)\n\n \n#define VCAP_TG_DAT(t)            __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 900, 0, 1, 4)\n\n \n#define VCAP_CORE_IDX(t)          __REG(TARGET_VCAP, t, 3, 912, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_CORE_IDX_CORE_IDX                   GENMASK(3, 0)\n#define VCAP_CORE_IDX_CORE_IDX_SET(x)\\\n\tFIELD_PREP(VCAP_CORE_IDX_CORE_IDX, x)\n#define VCAP_CORE_IDX_CORE_IDX_GET(x)\\\n\tFIELD_GET(VCAP_CORE_IDX_CORE_IDX, x)\n\n \n#define VCAP_CORE_MAP(t)          __REG(TARGET_VCAP, t, 3, 912, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_CORE_MAP_CORE_MAP                   GENMASK(2, 0)\n#define VCAP_CORE_MAP_CORE_MAP_SET(x)\\\n\tFIELD_PREP(VCAP_CORE_MAP_CORE_MAP, x)\n#define VCAP_CORE_MAP_CORE_MAP_GET(x)\\\n\tFIELD_GET(VCAP_CORE_MAP_CORE_MAP, x)\n\n \n#define VCAP_VER(t)               __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 0, 0, 1, 4)\n\n \n#define VCAP_ENTRY_WIDTH(t)       __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 4, 0, 1, 4)\n\n \n#define VCAP_ENTRY_CNT(t)         __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 8, 0, 1, 4)\n\n \n#define VCAP_ENTRY_SWCNT(t)       __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 12, 0, 1, 4)\n\n \n#define VCAP_ENTRY_TG_WIDTH(t)    __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 16, 0, 1, 4)\n\n \n#define VCAP_ACTION_DEF_CNT(t)    __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 20, 0, 1, 4)\n\n \n#define VCAP_ACTION_WIDTH(t)      __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 24, 0, 1, 4)\n\n \n#define VCAP_CNT_WIDTH(t)         __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 28, 0, 1, 4)\n\n \n#define VCAP_CORE_CNT(t)          __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 32, 0, 1, 4)\n\n \n#define VCAP_IF_CNT(t)            __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 36, 0, 1, 4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}