\hypertarget{interrupt__sam__nvic_8h}{}\section{A\+S\+F/common/utils/interrupt/interrupt\+\_\+sam\+\_\+nvic.h File Reference}
\label{interrupt__sam__nvic_8h}\index{ASF/common/utils/interrupt/interrupt\_sam\_nvic.h@{ASF/common/utils/interrupt/interrupt\_sam\_nvic.h}}


Global interrupt management for S\+AM D20, S\+A\+M3 and S\+A\+M4 (N\+V\+IC based)  


{\ttfamily \#include $<$compiler.\+h$>$}\newline
{\ttfamily \#include $<$parts.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__interrupt__deprecated__group_gaebdc47e7800e11d79b9e5e2da1fecaa6}{Enable\+\_\+global\+\_\+interrupt}}()~\mbox{\hyperlink{sio2host_8c_aabffbc3734cb64b9456c2019f04eb782}{cpu\+\_\+irq\+\_\+enable}}()
\item 
\#define \mbox{\hyperlink{group__interrupt__deprecated__group_ga4834270e1b8984fe025bce15e7ae1564}{Disable\+\_\+global\+\_\+interrupt}}()~\mbox{\hyperlink{sio2host_8c_a378caf314c05fb6bb006623757eba684}{cpu\+\_\+irq\+\_\+disable}}()
\item 
\#define \mbox{\hyperlink{group__interrupt__deprecated__group_gab7b13c60d26b190e73e540586f1868f8}{Is\+\_\+global\+\_\+interrupt\+\_\+enabled}}()~\mbox{\hyperlink{group__interrupt__group_gae1545a2473614564550b9c4015c94978}{cpu\+\_\+irq\+\_\+is\+\_\+enabled}}()
\end{DoxyCompactItemize}
\begin{Indent}\textbf{ Interrupt Service Routine definition}\par
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__interrupt__group_ga0da0a19156773eca7070722f26ff66a6}{I\+SR}}(func)~void func (void)
\begin{DoxyCompactList}\small\item\em Define service routine. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__interrupt__group_ga931b667f6490ad3d8905fa25bebb24b1}{irq\+\_\+initialize\+\_\+vectors}}()
\begin{DoxyCompactList}\small\item\em Initialize interrupt vectors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__interrupt__group_gaa746642b1132af054826fb169f541965}{irq\+\_\+register\+\_\+handler}}(int\+\_\+num,  int\+\_\+prio)
\begin{DoxyCompactList}\small\item\em Register handler for interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__interrupt__group_ga2b5f1a58b98aea52fbe094636054d910}{cpu\+\_\+irq\+\_\+enter\+\_\+critical}} (void)
\item 
void \mbox{\hyperlink{group__interrupt__group_gad9a7e953e4e3eb6bde58eb1c81092b43}{cpu\+\_\+irq\+\_\+leave\+\_\+critical}} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{group__interrupt__group_ga18a272af1cdb2009183461e1647f4e86}{g\+\_\+interrupt\+\_\+enabled}}
\end{DoxyCompactItemize}
\subsection*{Global interrupt flags}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__interrupt__group_gae4922a4bd8ba4150211fbc7f2302403c}{cpu\+\_\+irq\+\_\+enable}}()
\begin{DoxyCompactList}\small\item\em Enable interrupts globally. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__interrupt__group_ga7b77391ed86e2e027f9ee1dd99a06980}{cpu\+\_\+irq\+\_\+disable}}()
\begin{DoxyCompactList}\small\item\em Disable interrupts globally. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__interrupt__group_gae1545a2473614564550b9c4015c94978}{cpu\+\_\+irq\+\_\+is\+\_\+enabled}}()~(\+\_\+\+\_\+get\+\_\+\+P\+R\+I\+M\+A\+SK() == 0)
\begin{DoxyCompactList}\small\item\em Check if interrupts are globally enabled. \end{DoxyCompactList}\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group__interrupt__group_ga9aa1f52defc97531b6343233abeea613}{irqflags\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Type used for holding state of interrupt flag. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Global interrupt management for S\+AM D20, S\+A\+M3 and S\+A\+M4 (N\+V\+IC based) 

Copyright (c) 2012-\/2018 Microchip Technology Inc. and its subsidiaries.

\textbackslash{}asf\+\_\+license\+\_\+start 