Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 20:14:14 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.896ns (34.775%)  route 5.432ns (65.224%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[10])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[10]
                         net (fo=1, routed)           1.152     6.428    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.552 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.715     7.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75_n_5
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.391 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.347     7.738    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.439     9.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.981ns (36.950%)  route 5.087ns (63.050%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[3])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[3]
                         net (fo=1, routed)           1.183     6.458    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[3]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.582 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.824     7.406    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_96_n_5
    SLICE_X22Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.530 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_43__0/O
                         net (fo=1, routed)           0.000     7.530    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_43__0_n_5
    SLICE_X22Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.739 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.302     9.041    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[3]
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739    10.150    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 2.896ns (35.147%)  route 5.344ns (64.853%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[10])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[10]
                         net (fo=1, routed)           1.152     6.428    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.552 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.715     7.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75_n_5
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.391 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.347     7.738    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.350     9.213    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.896ns (35.162%)  route 5.340ns (64.838%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[10])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[10]
                         net (fo=1, routed)           1.152     6.428    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.552 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.715     7.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75_n_5
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.391 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.347     7.738    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.347     9.209    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 2.896ns (35.251%)  route 5.319ns (64.749%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[10])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[10]
                         net (fo=1, routed)           1.152     6.428    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.552 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.715     7.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_75_n_5
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.391 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_30/O
                         net (fo=1, routed)           0.347     7.738    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_564/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.326     9.188    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 2.981ns (37.115%)  route 5.051ns (62.885%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[3])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[3]
                         net (fo=1, routed)           1.183     6.458    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[3]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.582 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.824     7.406    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_96_n_5
    SLICE_X22Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.530 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_43__0/O
                         net (fo=1, routed)           0.000     7.530    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_43__0_n_5
    SLICE_X22Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.739 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.266     9.005    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[3]
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739    10.150    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.214ns (37.804%)  route 5.288ns (62.196%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/DOADO[0]
                         net (fo=8, routed)           2.024     5.451    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[4]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     5.575 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17/O
                         net (fo=1, routed)           0.000     5.575    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17_n_5
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.973 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3_n_5
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.717     7.804    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/CO[0]
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.928 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60[15]_i_1/O
                         net (fo=16, routed)          1.546     9.475    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/ap_clk
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.214ns (37.804%)  route 5.288ns (62.196%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/DOADO[0]
                         net (fo=8, routed)           2.024     5.451    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[4]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     5.575 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17/O
                         net (fo=1, routed)           0.000     5.575    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17_n_5
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.973 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3_n_5
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.717     7.804    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/CO[0]
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.928 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60[15]_i_1/O
                         net (fo=16, routed)          1.546     9.475    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/ap_clk
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.214ns (37.804%)  route 5.288ns (62.196%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/DOADO[0]
                         net (fo=8, routed)           2.024     5.451    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[4]
    SLICE_X15Y18         LUT4 (Prop_lut4_I0_O)        0.124     5.575 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17/O
                         net (fo=1, routed)           0.000     5.575    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60[15]_i_17_n_5
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.973 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_3_n_5
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_fu_60_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.717     7.804    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/CO[0]
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     7.928 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60[15]_i_1/O
                         net (fo=16, routed)          1.546     9.475    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/ap_clk
    SLICE_X15Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y18         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 3.010ns (37.861%)  route 4.940ns (62.139%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X24Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228_reg[0]/Q
                         net (fo=12, routed)          0.656     2.085    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_228[0]
    SLICE_X24Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16/O
                         net (fo=1, routed)           0.491     2.700    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_16_n_5
    SLICE_X24Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.824 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2_i_6/O
                         net (fo=1, routed)           0.631     3.455    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/C[4]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     5.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_4_fu_544_p2/P[2]
                         net (fo=1, routed)           1.023     6.298    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[2]
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.422 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_99/O
                         net (fo=1, routed)           0.813     7.236    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_99_n_5
    SLICE_X23Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.360 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_45__0/O
                         net (fo=1, routed)           0.000     7.360    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_45__0_n_5
    SLICE_X23Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     7.598 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.325     8.923    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2192, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.740    10.149    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  1.226    




