// Seed: 176769777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      .id_0(1 - 1), .id_1(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2
    , id_17,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input tri1 id_15
);
  supply0 id_18 = id_1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign id_5 = id_12;
endmodule
