[N
16
14
17 tb_tpu_mv_element
7
5 adder
1
20 U:/cpre381/Lab1/work
15
5 mixed
11
14 tpu_mv_element
3
8 behavior
13
5 WIDTH
6
10 multiplier
8
7 A_WIDTH
12
9 structure
9
7 B_WIDTH
2
5 regld
4
10 DATA_WIDTH
5
3 reg
10
7 C_WIDTH
16
9 gCLK_HPER
]
[G
1
2
3
1
4
1
0
8
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
8
0
0 0
0
0
]
[G
1
11
12
1
13
1
0
8
0
0 0
0
0
]
[G
1
7
3
1
9
1
0
8
0
0 0
0
0
]
[G
1
7
3
1
10
1
0
32
0
0 0
0
0
]
[G
1
14
15
1
4
1
0
8
0
0 0
0
0
]
[G
1
14
15
1
16
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
6
3
1
4
1
0
8
0
0 0
0
0
]
[G
1
7
3
1
8
1
0
16
0
0 0
0
0
]
