Assertion report generated on: 10-Apr-2024 03:44:23 PM

Assertion summary report for design: RMON_CTRL
##############################################

   Target    | Total | Passed | Failed | Vacuous | Hit | Miss
------------ | ----- | ------ | ------ | ------- | --- | ----
CPU_rd_grant |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 Reg_next_0  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 Reg_next_1  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    Wea      |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: RMON_CTRL
#######################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.293742        |     905.03    
   Simulation     |       0:00:02.025901        |     969.28    
     D Parse      |       0:00:28.017473        |     982.96    
     Mining       |       0:00:03.515909        |     984.13    
     Overall      |       0:00:50.565994        |     984.13    
