Info Session started: Sun Nov 12 23:00:11 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vb
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sun Nov 12 23:00:11 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003b04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x0000082c 0x0000082c R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001b04 0x00001b04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x800025e0
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800029e0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x800025e0 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x800025e0
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800029e0
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x800025e0 bytes 1 0xef
Info (ICV_FN) Finishing coverage at 0x80000810
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLUXEI32-V-SEW8_LMUL2.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vb
Info   Threshold             : 1
Info   Instructions counted  : 128
Info   Unique instructions   : 4/48 :   8.33%
Info   Coverage points hit   : 84/3762 :   2.23%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
151a01ef
86569d51
91a8d53d
bd8f6c65
9166d50f
e31ffa65
c766ad0f
e54c8c64
7c37ad3a
06928cdf
7ca6c8db
06ba7adf
1963c8bf
f6baa3e7
345b62d4
f6ef5ff4
20219a51
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
34b80fd4
681454f4
67dd3492
c766ad3a
e31f8c64
c737ad3a
0692dadf
7c63c847
06badadf
196362bf
f6007ae7
345b0fd4
f600a3d1
34267ad4
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
e54c8c1e
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
34b80fd4
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
1963c847
fb00a3d1
345b62bf
3a00a3f4
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
f600a3d1
34b80fd4
3aef5ff4
34267ad9
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
34dd7ad9
681454c0
b2d3f192
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
b02d663e
b2d3f1c5
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
183388dd
37bf4050
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
37bf4071
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
5b08677f
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
b32a9352
9bd57b1b
172afb1a
0bd5088c
17a2fbf6
b556ee8c
fc4684f6
8dd5eeb5
9b9d808f
dad59686
421a8d42
e04c092c
f66b8dfb
e0b30956
4b320052
73b08156
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
93b066d4
0cc9d6c8
489d058f
8daecd04
9b9d8042
8d4c9604
426b8dfb
dae9092c
f6323dfb
e0e9e156
4b32003d
73b3e156
f22b643d
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 506
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sun Nov 12 23:00:11 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sun Nov 12 23:00:11 2023

