From dc1bacc6ec08432c362288be6e20669483f7b47e Mon Sep 17 00:00:00 2001
From: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Date: Thu, 19 May 2016 21:45:29 +0900
Subject: [PATCH 1201/2066] clk: renesas: r8a7795: Add VCP4 clock

This patch adds VCPLF, VCPL4, VDPB clocks for r8a7795 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[zou:Original patch taken from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git
 v4.9/rcar-3.5.1]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 drivers/clk/renesas/r8a7795-cpg-mssr.c |    4 ++++
 1 files changed, 4 insertions(+), 0 deletions(-)

diff --git a/drivers/clk/renesas/r8a7795-cpg-mssr.c b/drivers/clk/renesas/r8a7795-cpg-mssr.c
index 4a7fdf5..ca638d1 100644
--- a/drivers/clk/renesas/r8a7795-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a7795-cpg-mssr.c
@@ -122,6 +122,9 @@ static struct mssr_mod_clk r8a7795_mod_clks[] __initdata = {
 	DEF_MOD("fdp1-2",		 117,	R8A7795_CLK_S2D1), /* ES1.x */
 	DEF_MOD("fdp1-1",		 118,	R8A7795_CLK_S0D1), // FIXME TBC
 	DEF_MOD("fdp1-0",		 119,	R8A7795_CLK_S0D1), // FIXME TBC
+	DEF_MOD("vcpl4",		 129,	R8A7795_CLK_S2D1), /* ES1.x */
+	DEF_MOD("vcplf",		 130,	R8A7795_CLK_S2D1),
+	DEF_MOD("vdpb",			 131,	R8A7795_CLK_S2D1),
 	DEF_MOD("scif5",		 202,	R8A7795_CLK_S3D4),
 	DEF_MOD("scif4",		 203,	R8A7795_CLK_S3D4),
 	DEF_MOD("scif3",		 204,	R8A7795_CLK_S3D4),
@@ -371,6 +374,7 @@ static const struct mssr_mod_reparent r8a7795es1_mod_reparent[] __initconst = {
 
 static const unsigned int r8a7795es2_mod_nullify[] __initconst = {
 	MOD_CLK_ID(117),			/* FDP1-2 */
+	MOD_CLK_ID(129),			/* VCPL4 */
 	MOD_CLK_ID(600),			/* FCPVD3 */
 	MOD_CLK_ID(609),			/* FCPVI2 */
 	MOD_CLK_ID(613),			/* FCPF2 */
-- 
1.7.5.4

