// Seed: 1052014012
module module_0 (
    output supply0 id_0,
    input logic id_1,
    input id_2,
    output tri1 id_3,
    input logic id_4,
    output reg id_5
);
  assign id_3[1] = 1;
  wand  id_6;
  logic id_7;
  assign id_6[1] = id_7;
  always @(1'b0 or 1) begin
    id_5 <= {1'd0};
  end
  logic id_8;
  wire  id_9;
  tri0  id_10;
  assign id_6 = id_7 == 1 ? id_10[1] : id_9[1];
  tri1 id_11;
  assign id_11[1] = 1 ? id_7 : 1;
  assign id_0 = id_9;
endmodule
