module RegisterNbin (Q, D, load, reset, clock);
	input load; // positive logic (1 is active, 0 inactive)
	input reset; // asynchronous positive logic
	input clock; // positive edge
	input [N-1:0]D; // data input
	output reg [N-1:0]Q;
	
	parameter N = 64;
	
	always @(posedge clock or posedge reset) begin
		if(reset)
			Q <= 0;
		else if(load)
			Q <= D;
		else 
			Q <= Q;
	end
endmodule
