Classic Timing Analyzer report for labfor_top
Thu Nov 23 14:09:58 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.525 ns                                       ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; LED[0]                                                                  ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                         ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                         ;                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                    ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 6.525 ns   ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; LED[0] ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 23 14:09:55 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]" and destination register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 3; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]'
            Info: 2: + IC(0.533 ns) + CELL(0.564 ns) = 1.097 ns; Loc. = LC_X12_Y13_N2; Fanout = 2; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51'
            Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.175 ns; Loc. = LC_X12_Y13_N3; Fanout = 2; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49'
            Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.353 ns; Loc. = LC_X12_Y13_N4; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47'
            Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 1.561 ns; Loc. = LC_X12_Y13_N9; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37'
            Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.697 ns; Loc. = LC_X12_Y12_N4; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27'
            Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 1.905 ns; Loc. = LC_X12_Y12_N9; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17'
            Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 2.041 ns; Loc. = LC_X12_Y11_N4; Fanout = 3; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7'
            Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 2.880 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: Total cell delay = 2.347 ns ( 81.49 % )
            Info: Total interconnect delay = 0.533 ns ( 18.51 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y13_N2; Fanout = 3; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "CLK" to destination pin "LED[0]" through register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]" is 6.525 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 27; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 3.533 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'LED[0]'
        Info: Total cell delay = 2.108 ns ( 59.67 % )
        Info: Total interconnect delay = 1.425 ns ( 40.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Thu Nov 23 14:09:58 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


