Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a27fe9c7ccb54a6e81f19a8442dd552f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myDAC_behav xil_defaultlib.myDAC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 26 for port COUNT_LIMIT [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 26 for port COUNT_LIMIT [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:50]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 26 for port COUNT_LIMIT [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:53]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 26 for port COUNT_LIMIT [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.modify_clock_freq
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce_button
Compiling module xil_defaultlib.modify_amplitude
Compiling module xil_defaultlib.generate_wave
Compiling architecture da2 of entity xil_defaultlib.DA2RefComp [da2refcomp_default]
Compiling module xil_defaultlib.myDAC
Compiling module xil_defaultlib.glbl
Built simulation snapshot myDAC_behav
