{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  8 12:25:06 2015 " "Info: Processing started: Thu Jan  8 12:25:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_capabel-behavioural " "Info: Found design unit 1: dff_capabel-behavioural" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_capabel " "Info: Found entity 1: dff_capabel" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 klokdeler-behavioural " "Info: Found design unit 1: klokdeler-behavioural" {  } { { "../../klokdeler.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 klokdeler " "Info: Found entity 1: klokdeler" {  } { { "../../klokdeler.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-structural " "Info: Found design unit 1: spi-structural" {  } { { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Info: Found entity 1: spi" {  } { { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behavioral " "Info: Found design unit 1: shift_reg-behavioral" {  } { { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Info: Found design unit 1: counter-behavioural" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioural " "Info: Found design unit 1: control-behavioural" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdcard-behavioural " "Info: Found design unit 1: sdcard-behavioural" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdcard " "Info: Found entity 1: sdcard" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Info: Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Info: Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Info: Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdcard sdcard:inst7 " "Info: Elaborating entity \"sdcard\" for hierarchy \"sdcard:inst7\"" {  } { { "top_de1.bdf" "inst7" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 128 896 1136 304 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_signal sdcard.vhd(63) " "Warning (10036): Verilog HDL or VHDL warning at sdcard.vhd(63): object \"dummy_signal\" assigned a value but never read" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sd_clk sdcard.vhd(93) " "Warning (10492): VHDL Process Statement warning at sdcard.vhd(93): signal \"sd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state sdcard.vhd(163) " "Warning (10492): VHDL Process Statement warning at sdcard.vhd(163): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi sdcard:inst7\|spi:spi5 " "Info: Elaborating entity \"spi\" for hierarchy \"sdcard:inst7\|spi:spi5\"" {  } { { "../../sdcard.vhd" "spi5" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter sdcard:inst7\|spi:spi5\|counter:cnt1 " "Info: Elaborating entity \"counter\" for hierarchy \"sdcard:inst7\|spi:spi5\|counter:cnt1\"" {  } { { "../../../SPI/spi.vhd" "cnt1" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sdcard:inst7\|spi:spi5\|shift_reg:shft1 " "Info: Elaborating entity \"shift_reg\" for hierarchy \"sdcard:inst7\|spi:spi5\|shift_reg:shft1\"" {  } { { "../../../SPI/spi.vhd" "shft1" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control sdcard:inst7\|spi:spi5\|control:ctrl1 " "Info: Elaborating entity \"control\" for hierarchy \"sdcard:inst7\|spi:spi5\|control:ctrl1\"" {  } { { "../../../SPI/spi.vhd" "ctrl1" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -48 512 672 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "klokdeler klokdeler:inst9 " "Info: Elaborating entity \"klokdeler\" for hierarchy \"klokdeler:inst9\"" {  } { { "top_de1.bdf" "inst9" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 336 728 864 656 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_capabel klokdeler:inst9\|dff_capabel:lbl1 " "Info: Elaborating entity \"dff_capabel\" for hierarchy \"klokdeler:inst9\|dff_capabel:lbl1\"" {  } { { "../../klokdeler.vhd" "lbl1" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sdcard:inst7\|sd_clk " "Warning: Found clock multiplexer sdcard:inst7\|sd_clk" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.reset_state " "Info: Register \"sdcard:inst7\|spi:spi5\|control:ctrl1\|state.reset_state\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sdcard:inst7\|spi:spi5\|control:ctrl1\|busy " "Info (17048): Logic cell \"sdcard:inst7\|spi:spi5\|control:ctrl1\|busy\"" {  } { { "../../../SPI/control.vhd" "busy" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Info: Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Info: Implemented 211 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  8 12:25:16 2015 " "Info: Processing ended: Thu Jan  8 12:25:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
