
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.335100                       # Number of seconds simulated
sim_ticks                                335100055500                       # Number of ticks simulated
final_tick                               1031783741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39966                       # Simulator instruction rate (inst/s)
host_op_rate                                    47958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              133925697                       # Simulator tick rate (ticks/s)
host_mem_usage                                2360800                       # Number of bytes of host memory used
host_seconds                                  2502.13                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     119997631                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         289566464                       # Number of bytes read from this memory
system.physmem.bytes_read::total            289568512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    240808960                       # Number of bytes written to this memory
system.physmem.bytes_written::total         240808960                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            4524476                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4524508                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         3762640                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              3762640                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 6112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            864119415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               864125527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            6112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               6112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         718618085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              718618085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         718618085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                6112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           864119415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1582743611                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        4525450                       # number of replacements
system.l2.tagsinuse                        984.220428                       # Cycle average of tags in use
system.l2.total_refs                           498133                       # Total number of references to valid blocks.
system.l2.sampled_refs                        4526432                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.110050                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           833.681230                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.008003                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             150.531196                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.814142                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.147003                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.961153                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                24174                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   24174                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4239594                       # number of Writeback hits
system.l2.Writeback_hits::total               4239594                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             471662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                471662                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                495836                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495836                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               495836                       # number of overall hits
system.l2.overall_hits::total                  495836                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             760776                       # number of ReadReq misses
system.l2.ReadReq_misses::total                760808                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          3763700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3763700                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4524476                       # number of demand (read+write) misses
system.l2.demand_misses::total                4524508                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 32                       # number of overall misses
system.l2.overall_misses::cpu.data            4524476                       # number of overall misses
system.l2.overall_misses::total               4524508                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      1692000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  41496164500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     41497856500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 198953457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  198953457500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       1692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  240449622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     240451314000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      1692000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 240449622000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    240451314000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           784950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              784982                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4239594                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4239594                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        4235362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4235362                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                32                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5020312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5020344                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               32                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5020312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5020344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.969203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.969204                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.888637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888637                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.901234                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.901235                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.901234                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.901235                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        52875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54544.523618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54544.453397                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52861.135983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52861.135983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        52875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53144.192167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53144.190263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        52875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53144.192167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53144.190263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3762640                       # number of writebacks
system.l2.writebacks::total                   3762640                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        760776                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           760808                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      3763700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3763700                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4524476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4524508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4524476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4524508                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1303500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  32352456500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32353760000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 153778466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153778466000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 186130922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186132226000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 186130922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186132226000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.969203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.969204                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.888637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888637                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.901234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.901234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901235                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40734.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42525.600834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42525.525494                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40858.321864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40858.321864                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40734.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41138.669428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41138.666569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40734.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41138.669428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41138.666569                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1176848                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1176848                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               297198                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  297198                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct            100.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        670200111                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8424105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100005934                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1176848                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             297198                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     127257869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              533670448                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8419325                       # Number of cache lines fetched
system.cpu.fetch.rateDist::samples          669355438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.179282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.383589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                549351867     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                120003571     17.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            669355438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001756                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.149218                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                100684285                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             448664566                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  86913564                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              33090004                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3016                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              120003571                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3016                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                136724102                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               412627702                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  36882994                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              83117623                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              120000618                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               24017090                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           112663131                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             336963937                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17412002                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         319551935                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             112660144                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     2986                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  83117624                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18686975                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9738719                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  119997632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 119997632                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     669355438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.179273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.383581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           549357806     82.07%     82.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           119997632     17.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       669355438                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9703063      8.09%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            81868875     68.23%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18686975     15.57%     91.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9738719      8.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              119997632                       # Type of FU issued
system.cpu.iq.rate                           0.179047                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          689361872                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10003217                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10003217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           219988830                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          109994415                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    109994415                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10003217                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               109994415                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1761924                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3016                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               156206597                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7809215                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           119997632                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18686975                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9738719                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             30                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2986                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3016                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             119997632                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              18686975                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     28425694                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1176848                       # Number of branches executed
system.cpu.iew.exec_stores                    9738719                       # Number of stores executed
system.cpu.iew.exec_rate                     0.179047                       # Inst execution rate
system.cpu.iew.wb_sent                      119997632                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     119997632                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.179047                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts              3016                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    669352422                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.179274                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.383582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    549354791     82.07%     82.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    119997631     17.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    669352422                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              119997631                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       28425693                       # Number of memory references committed
system.cpu.commit.loads                      18686975                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1176848                       # Number of branches committed
system.cpu.commit.fp_insts                  109994414                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  38128756                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             119997631                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    669352422                       # The number of ROB reads
system.cpu.rob.rob_writes                   239998279                       # The number of ROB writes
system.cpu.timesIdled                           17950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          844673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     119997631                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               6.702001                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.702001                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.149209                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.149209                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68414786                       # number of integer regfile reads
system.cpu.int_regfile_writes                12404449                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 235166378                       # number of floating regfile reads
system.cpu.fp_regfile_writes                100255696                       # number of floating regfile writes
system.cpu.misc_regfile_reads                33373829                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 31.999327                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8419293                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     32                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               263102.906250                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      31.999327                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.124997                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.124997                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8419293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8419293                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8419293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8419293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8419293                       # number of overall hits
system.cpu.icache.overall_hits::total         8419293                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1788000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1788000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1788000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1788000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1788000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8419325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8419325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8419325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8419325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8419325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8419325                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        55875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        55875                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        55875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        55875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        55875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        55875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      1724000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1724000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      1724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      1724000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1724000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        53875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        53875                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        53875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        53875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        53875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        53875                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                5020055                       # number of replacements
system.cpu.dcache.tagsinuse                255.990029                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 21643435                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                5020311                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   4.311174                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           696721287000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.990029                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     16140101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16140101                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5503334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5503334                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643435                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643435                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       784950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        784950                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4235362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4235362                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5020312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5020312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5020312                       # number of overall misses
system.cpu.dcache.overall_misses::total       5020312                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  44092981000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44092981000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 216381158500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 216381158500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 260474139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 260474139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 260474139500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 260474139500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16925051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16925051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9738696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9738696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26663747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26663747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26663747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26663747                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.046378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046378                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.434900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.434900                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188282                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56172.980445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56172.980445                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51089.176911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51089.176911                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51884.054119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51884.054119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51884.054119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51884.054119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4239594                       # number of writebacks
system.cpu.dcache.writebacks::total           4239594                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       784950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       784950                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4235362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4235362                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5020312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5020312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5020312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5020312                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  42523081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42523081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 207910436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 207910436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 250433517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 250433517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 250433517500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 250433517500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.046378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.434900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.434900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188282                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188282                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188282                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54172.980445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54172.980445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49089.177383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49089.177383                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49884.054517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49884.054517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49884.054517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49884.054517                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
