
---------- Begin Simulation Statistics ----------
final_tick                               1680982021647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 674659                       # Simulator instruction rate (inst/s)
host_mem_usage                               10781272                       # Number of bytes of host memory used
host_op_rate                                  1175663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2659.59                       # Real time elapsed on the host
host_tick_rate                              632046001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1794315769                       # Number of instructions simulated
sim_ops                                    3126778418                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.680982                       # Number of seconds simulated
sim_ticks                                1680982021647                       # Number of ticks simulated
system.cpu0.Branches                         79435822                       # Number of branches fetched
system.cpu0.committedInsts                  794315768                       # Number of instructions committed
system.cpu0.committedOps                   1509202450                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  317719880                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       155388                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  158861451                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           35                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1032611771                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5047994059                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5047994059                       # Number of busy cycles
system.cpu0.num_cc_register_reads           397179373                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          476590113                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     79433854                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  4897                       # Number of float alu accesses
system.cpu0.num_fp_insts                         4897                       # number of float instructions
system.cpu0.num_fp_register_reads                7371                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               3662                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1100                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1509198655                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1509198655                       # number of integer instructions
system.cpu0.num_int_register_reads         3018393329                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1270901129                       # number of times the integer registers were written
system.cpu0.num_load_insts                  317719849                       # Number of load instructions
system.cpu0.num_mem_refs                    476581271                       # number of memory refs
system.cpu0.num_store_insts                 158861422                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1049      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1032617005     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      51      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      224      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    196      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     654      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                     942      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1058      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               317719076     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              158860681     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                773      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               741      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1509202450                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.Branches                         23008527                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1617575968                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  343819956                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        68713                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   99058720                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        33418                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1364911729                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          128                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5047994059                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5047994059                       # Number of busy cycles
system.cpu1.num_cc_register_reads           227944540                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          797988446                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     19304568                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              44477827                       # Number of float alu accesses
system.cpu1.num_fp_insts                     44477827                       # number of float instructions
system.cpu1.num_fp_register_reads            53302410                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           33595578                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2570266                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1597434578                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1597434578                       # number of integer instructions
system.cpu1.num_int_register_reads         3747515143                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1554931162                       # number of times the integer registers were written
system.cpu1.num_load_insts                  343812017                       # Number of load instructions
system.cpu1.num_mem_refs                    442870477                       # number of memory refs
system.cpu1.num_store_insts                  99058460                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              2034530      0.13%      0.13% # Class of executed instruction
system.cpu1.op_class::IntAlu               1058697980     65.45%     65.58% # Class of executed instruction
system.cpu1.op_class::IntMult                94970277      5.87%     71.45% # Class of executed instruction
system.cpu1.op_class::IntDiv                    97135      0.01%     71.45% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1716706      0.11%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    1792      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 2854714      0.18%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     192      0.00%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    3968      0.00%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3003961      0.19%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                    400      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1298      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd            5186086      0.32%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            2520598      0.16%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 15      0.00%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult           3615839      0.22%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::MemRead               329452459     20.37%     92.99% # Class of executed instruction
system.cpu1.op_class::MemWrite               89748799      5.55%     98.54% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           14359558      0.89%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           9309661      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1617575968                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  579                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10173310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20609690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33408623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66818187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1811                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8582561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1808601                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8364709                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1853819                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1853819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8582561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31046070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31046070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31046070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    783678784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    783678784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               783678784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10436380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10436380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10436380                       # Request fanout histogram
system.membus.reqLayer4.occupancy         36941959066                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        55790027909                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1032611318                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1032611318                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1032611318                       # number of overall hits
system.cpu0.icache.overall_hits::total     1032611318                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38148147                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38148147                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38148147                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38148147                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1032611771                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1032611771                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1032611771                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1032611771                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84212.245033                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84212.245033                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84212.245033                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84212.245033                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37846449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37846449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37846449                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37846449                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83546.245033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83546.245033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83546.245033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83546.245033                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1032611318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1032611318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38148147                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38148147                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1032611771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1032611771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84212.245033                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84212.245033                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37846449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37846449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83546.245033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83546.245033                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.128179                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1032611771                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2279496.183223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.128179                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801032                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801032                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8260894621                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8260894621                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    466649867                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       466649867                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    466649867                       # number of overall hits
system.cpu0.dcache.overall_hits::total      466649867                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9931464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9931464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9931464                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9931464                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 682435974573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 682435974573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 682435974573                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 682435974573                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    476581331                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    476581331                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    476581331                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    476581331                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68714.539425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68714.539425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68714.539425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68714.539425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1793                       # number of writebacks
system.cpu0.dcache.writebacks::total             1793                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9931464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9931464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9931464                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9931464                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 675821619549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 675821619549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 675821619549                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 675821619549                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68048.539425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68048.539425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68048.539425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68048.539425                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9931456                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    307789327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      307789327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9930553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9930553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 682393352571                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 682393352571                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317719880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317719880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68716.551089                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68716.551089                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9930553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9930553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 675779604273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 675779604273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68050.551089                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68050.551089                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    158860540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     158860540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     42622002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     42622002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    158861451                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    158861451                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46785.951701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46785.951701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     42015276                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     42015276                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46119.951701                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46119.951701                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          476581331                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9931464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       3822582112                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      3822582112                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1364909746                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1364909746                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1364909746                       # number of overall hits
system.cpu1.icache.overall_hits::total     1364909746                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1983                       # number of overall misses
system.cpu1.icache.overall_misses::total         1983                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    152731782                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    152731782                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    152731782                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    152731782                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1364911729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1364911729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1364911729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1364911729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77020.565809                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77020.565809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77020.565809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77020.565809                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1471                       # number of writebacks
system.cpu1.icache.writebacks::total             1471                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    151411104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    151411104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    151411104                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    151411104                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76354.565809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76354.565809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76354.565809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76354.565809                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1471                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1364909746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1364909746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    152731782                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    152731782                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1364911729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1364911729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77020.565809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77020.565809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    151411104                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    151411104                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76354.565809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76354.565809                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.983748                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1364911729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1983                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         688306.469491                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.983748                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10919295815                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10919295815                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    419403012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       419403012                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    419403012                       # number of overall hits
system.cpu1.dcache.overall_hits::total      419403012                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23475664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23475664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23475664                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23475664                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 492565808133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 492565808133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 492565808133                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 492565808133                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    442878676                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    442878676                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    442878676                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    442878676                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.053007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.053007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053007                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20981.975553                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20981.975553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20981.975553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20981.975553                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13914972                       # number of writebacks
system.cpu1.dcache.writebacks::total         13914972                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     23475664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     23475664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     23475664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     23475664                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 476931015909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 476931015909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 476931015909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 476931015909                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053007                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053007                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053007                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053007                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20315.975553                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20315.975553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20315.975553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20315.975553                       # average overall mshr miss latency
system.cpu1.dcache.replacements              23475656                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    326712892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      326712892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17107064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17107064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 281523191337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 281523191337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    343819956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    343819956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.049756                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049756                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16456.546333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16456.546333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     17107064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     17107064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 270129886713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 270129886713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15790.546333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15790.546333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     92690120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      92690120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6368600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6368600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 211042616796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 211042616796                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     99058720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     99058720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.064291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.064291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33137.992148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33137.992148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      6368600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      6368600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 206801129196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 206801129196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32471.992148                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32471.992148                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          442878676                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         23475664                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.865438                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3566505072                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3566505072                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2440973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            20532001                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22973184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2440973                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                209                       # number of overall hits
system.l2.overall_hits::.cpu1.data           20532001                       # number of overall hits
system.l2.overall_hits::total                22973184                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7490491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2943663                       # number of demand (read+write) misses
system.l2.demand_misses::total               10436380                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7490491                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1774                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2943663                       # number of overall misses
system.l2.overall_misses::total              10436380                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37377918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 642277059687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    147380805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 249905666844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     892367485254                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37377918                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 642277059687                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    147380805                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 249905666844                       # number of overall miss cycles
system.l2.overall_miss_latency::total    892367485254                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9931464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        23475664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33409564                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9931464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       23475664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33409564                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.754218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.894604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.125392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.312377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.754218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.894604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.125392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.312377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82694.508850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85745.655350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83078.244081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84896.153821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85505.461209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82694.508850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85745.655350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83078.244081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84896.153821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85505.461209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1808601                       # number of writebacks
system.l2.writebacks::total                   1808601                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7490491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2943663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10436380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7490491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2943663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10436380                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34292487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 591146942704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    135273307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 229812066526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 821128575024                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34292487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 591146942704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    135273307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 229812066526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 821128575024                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.754218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.894604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.125392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.312377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.754218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.894604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.125392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.312377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75868.334071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78919.651957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76253.273393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78070.100594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78679.443928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75868.334071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78919.651957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76253.273393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78070.100594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78679.443928                       # average overall mshr miss latency
system.l2.replacements                       10174753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13916765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13916765                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13916765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13916765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1511                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          4515201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4515692                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1853399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1853819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     35890074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 156787408980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  156823299054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      6368600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6369511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.461032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.291021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85452.557143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84594.525507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84594.719902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1853399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1853819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     33022985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 144135937876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144168960861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.461032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.291021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78626.154762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77768.434037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77768.628362                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37377918                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    147380805                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184758723                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.894604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82694.508850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83078.244081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83000.324798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34292487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    135273307                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    169565794                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.894604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75868.334071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76253.273393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76175.109614                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2440482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     16016800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18457282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7490071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1090264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8580335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 642241169613                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93118257864                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 735359427477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9930553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     17107064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27037617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.754245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.063732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85745.671785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85408.908176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85702.880771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7490071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1090264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8580335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 591113919719                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85676128650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 676790048369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.754245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.063732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.317348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78919.668414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78582.919963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78876.879326                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258615.520292                       # Cycle average of tags in use
system.l2.tags.total_refs                    66817819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10436897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.402077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.226772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       23.313073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    186868.583289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       83.450801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    71627.946355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.407341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.156137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.563737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        47825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       209304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1881346133                       # Number of tag accesses
system.l2.tags.data_accesses               1881346133                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data               10174753                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     479391424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     188394432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          667928320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        142464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    115750464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       115750464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7490491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2943663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10436380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1808601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1808601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            17209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        285185337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            67541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112074031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             397344119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        17209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        67541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            84750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68858835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68858835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68858835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           17209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       285185337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           67541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112074031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            466202954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1808600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7490491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2941512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001552993802                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       103500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       103500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23064573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1706524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10436380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1808601                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10436380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1808601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            326056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            326333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            326570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            326915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            325695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            326407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            326201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            325860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            325908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            326281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           326073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           326024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           326050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           326264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           326210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           325962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           326352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           326216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           326382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           325819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           325738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           325528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           325776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           325744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           326228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           326176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           325392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           326160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           326238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           325842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           325917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           325912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            56571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            56515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            56473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            56507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            56481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            56496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            56469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            56459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            56495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            56492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            56491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            56529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            56380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            56525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            56461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            56434                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 216863553090                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34766851028                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            399379086758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20783.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38275.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10436380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1808601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9531682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  902545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  73532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  77672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 102779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 103717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 103635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 103736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 103663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 103707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 103655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 103664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 103687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 103636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 103955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 103502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 103500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 103500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 103500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 103500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12242768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     12242768    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12242768                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       103500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.812918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.051330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    817.650167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       103499    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        103500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       103500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.473807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.451069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25709     24.84%     24.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4164      4.02%     28.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            72506     70.05%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1121      1.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        103500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              667790656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  137664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               115746496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               667928320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            115750464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       397.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    397.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1680981749253                       # Total gap between requests
system.mem_ctrls.avgGap                     137279.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    479391424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    188256768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    115746496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17208.988333888781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 285185336.801103770733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 67541.471912209512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 111992136.486712068319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68856474.673413455486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7490491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2943663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1808601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15976716                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 288869707862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63379578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110430022602                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 91115341516600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35346.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38564.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35726.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37514.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50378906.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         9542130500.448177                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         16845530383.470806                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        14305388035.014278                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       2132062913.564486                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145918564870.176056                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115996915710.770401                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     468593443057.799255                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       773334035470.848145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        460.048963                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1361508934565                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  75565700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 243907387082                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         9548948092.319878                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16857566055.275511                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        14314683731.247654                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2134381865.612481                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145918564870.176056                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     116036911194.176971                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     468565831962.667542                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       773376887771.078613                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        460.074455                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1361388949708                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  75565700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 244027371939                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1680982021647                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          27040053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15725366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1511                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27856499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6369511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6369511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2436                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27037617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     29794384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     70426984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100227751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    635728448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       221056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2393000704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3028981760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10174753                       # Total snoops (count)
system.tol2bus.snoopTraffic                 115750464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43584317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43582506    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1811      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43584317                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31520028087                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       23452882880                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1982345                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9931828852                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
