# 100DAYSOFRTL
Welcome to my 100 Days of RTL challenge! This repository contains all the Verilog codes and projects I will be working on over the next 100 days. The goal is to improve my skills in Register Transfer Level (RTL) design and share my progress with the community.
