<stg><name>xilly_decprint</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0  %v_0 = alloca i32

]]></Node>
<StgValue><ssdm name="v_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind

]]></Node>
<StgValue><ssdm name="val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:2  %out = alloca [11 x i8], align 1

]]></Node>
<StgValue><ssdm name="out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %val_read, i32* %v_0

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %first_0 = phi i32 [ 9, %0 ], [ %first_1, %3 ]

]]></Node>
<StgValue><ssdm name="first_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %first = phi i4 [ 0, %0 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
:2  %zext_ln37 = zext i4 %first to i32

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln37 = icmp eq i4 %first, -6

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %first, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln37, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln39 = zext i4 %first to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %powers10_addr = getelementptr [10 x i28]* @powers10, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="powers10_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %powers10_load = load i28* %powers10_addr, align 4

]]></Node>
<StgValue><ssdm name="powers10_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %out_addr = getelementptr inbounds [11 x i8]* %out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1  store i8 0, i8* %out_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32">
<![CDATA[
:2  %trunc_ln6 = trunc i32 %first_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %powers10_load = load i28* %powers10_addr, align 4

]]></Node>
<StgValue><ssdm name="powers10_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="28">
<![CDATA[
.preheader.preheader:3  %sext_ln39 = sext i28 %powers10_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="30">
<![CDATA[
.preheader.preheader:4  %zext_ln39_1 = zext i30 %sext_ln39 to i32

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %x_0 = phi i8 [ %x, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %v_0_load = load i32* %v_0

]]></Node>
<StgValue><ssdm name="v_0_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln39 = icmp ult i32 %v_0_load, %zext_ln39_1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %x = add i8 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln39, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %v = sub i32 %v_0_load, %zext_ln39_1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 %v, i32* %v_0

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln44 = or i8 %x_0, 48

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_2 = getelementptr inbounds [11 x i8]* %out, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2  store i8 %or_ln44, i8* %out_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln46 = icmp ne i8 %x_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln46_1 = icmp sgt i32 %first_0, %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln46 = and i1 %icmp_ln46, %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %first_1 = select i1 %and_ln46, i32 %zext_ln37, i32 %first_0

]]></Node>
<StgValue><ssdm name="first_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_0_rec_i = phi i64 [ 0, %4 ], [ %add_ln9, %6 ]

]]></Node>
<StgValue><ssdm name="p_0_rec_i"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="64">
<![CDATA[
:1  %empty_29 = trunc i64 %p_0_rec_i to i5

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %sum_i = add i5 %empty_29, %trunc_ln6

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
:3  %sum_i_cast = zext i5 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_addr_1 = getelementptr [11 x i8]* %out, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:5  %out_load = load i8* %out_addr_1, align 1

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %add_ln9 = add i64 1, %p_0_rec_i

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:5  %out_load = load i8* %out_addr_1, align 1

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln7 = icmp eq i8 %out_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln7, label %xilly_puts.3.exit, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
xilly_puts.3.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

]]></Node>
<StgValue><ssdm name="debug_ready_load"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8">
<![CDATA[
.preheader.i:1  %trunc_ln8 = trunc i8 %debug_ready_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %trunc_ln8, label %6, label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store volatile i8 %out_load, i8* @debug_out, align 1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="val_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val_r"/></StgValue>
</port>
<port id="76" name="powers10" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="debug_ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_ready"/></StgValue>
</port>
<port id="78" name="debug_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="v_0" fromId="79" toId="8">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i32" to="val_read" fromId="81" toId="9">
</dataflow>
<dataflow id="83" from="val_r" to="val_read" fromId="75" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="out" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="val_read" to="store_ln37" fromId="9" toId="11">
</dataflow>
<dataflow id="87" from="v_0" to="store_ln37" fromId="8" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_88" to="first_0" fromId="88" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln37" to="first_0" fromId="12" toId="13">
</dataflow>
<dataflow id="91" from="first_1" to="first_0" fromId="45" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="br_ln37" to="first_0" fromId="46" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="94" from="StgValue_93" to="first" fromId="93" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln37" to="first" fromId="12" toId="14">
</dataflow>
<dataflow id="96" from="i" to="first" fromId="18" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln37" to="first" fromId="46" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="98" from="first" to="zext_ln37" fromId="14" toId="15">
</dataflow>
<dataflow id="99" from="first" to="icmp_ln37" fromId="14" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln37" fromId="100" toId="16">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_104" to="empty" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_104" to="empty" fromId="104" toId="17">
</dataflow>
<dataflow id="108" from="first" to="i" fromId="14" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_109" to="i" fromId="109" toId="18">
</dataflow>
<dataflow id="111" from="icmp_ln37" to="br_ln37" fromId="16" toId="19">
</dataflow>
<dataflow id="112" from="first" to="zext_ln39" fromId="14" toId="20">
</dataflow>
<dataflow id="113" from="powers10" to="powers10_addr" fromId="76" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="powers10_addr" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="zext_ln39" to="powers10_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="powers10_addr" to="powers10_load" fromId="21" toId="22">
</dataflow>
<dataflow id="118" from="out" to="out_addr" fromId="10" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_114" to="out_addr" fromId="114" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_104" to="out_addr" fromId="104" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln50" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="out_addr" to="store_ln50" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="first_0" to="trunc_ln6" fromId="13" toId="25">
</dataflow>
<dataflow id="125" from="powers10_addr" to="powers10_load" fromId="21" toId="27">
</dataflow>
<dataflow id="126" from="powers10_load" to="sext_ln39" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="sext_ln39" to="zext_ln39_1" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="x" to="x_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln42" to="x_0" fromId="38" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="130" from="StgValue_121" to="x_0" fromId="121" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln39" to="x_0" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="v_0" to="v_0_load" fromId="8" toId="32">
</dataflow>
<dataflow id="133" from="v_0_load" to="icmp_ln39" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="zext_ln39_1" to="icmp_ln39" fromId="29" toId="33">
</dataflow>
<dataflow id="135" from="x_0" to="x" fromId="31" toId="34">
</dataflow>
<dataflow id="137" from="StgValue_136" to="x" fromId="136" toId="34">
</dataflow>
<dataflow id="138" from="icmp_ln39" to="br_ln39" fromId="33" toId="35">
</dataflow>
<dataflow id="139" from="v_0_load" to="v" fromId="32" toId="36">
</dataflow>
<dataflow id="140" from="zext_ln39_1" to="v" fromId="29" toId="36">
</dataflow>
<dataflow id="141" from="v" to="store_ln42" fromId="36" toId="37">
</dataflow>
<dataflow id="142" from="v_0" to="store_ln42" fromId="8" toId="37">
</dataflow>
<dataflow id="143" from="x_0" to="or_ln44" fromId="31" toId="39">
</dataflow>
<dataflow id="145" from="StgValue_144" to="or_ln44" fromId="144" toId="39">
</dataflow>
<dataflow id="146" from="out" to="out_addr_2" fromId="10" toId="40">
</dataflow>
<dataflow id="147" from="StgValue_114" to="out_addr_2" fromId="114" toId="40">
</dataflow>
<dataflow id="148" from="zext_ln39" to="out_addr_2" fromId="20" toId="40">
</dataflow>
<dataflow id="149" from="or_ln44" to="store_ln44" fromId="39" toId="41">
</dataflow>
<dataflow id="150" from="out_addr_2" to="store_ln44" fromId="40" toId="41">
</dataflow>
<dataflow id="151" from="x_0" to="icmp_ln46" fromId="31" toId="42">
</dataflow>
<dataflow id="152" from="StgValue_121" to="icmp_ln46" fromId="121" toId="42">
</dataflow>
<dataflow id="153" from="first_0" to="icmp_ln46_1" fromId="13" toId="43">
</dataflow>
<dataflow id="154" from="zext_ln37" to="icmp_ln46_1" fromId="15" toId="43">
</dataflow>
<dataflow id="155" from="icmp_ln46" to="and_ln46" fromId="42" toId="44">
</dataflow>
<dataflow id="156" from="icmp_ln46_1" to="and_ln46" fromId="43" toId="44">
</dataflow>
<dataflow id="157" from="and_ln46" to="first_1" fromId="44" toId="45">
</dataflow>
<dataflow id="158" from="zext_ln37" to="first_1" fromId="15" toId="45">
</dataflow>
<dataflow id="159" from="first_0" to="first_1" fromId="13" toId="45">
</dataflow>
<dataflow id="160" from="StgValue_114" to="p_0_rec_i" fromId="114" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln7" to="p_0_rec_i" fromId="26" toId="47">
</dataflow>
<dataflow id="162" from="add_ln9" to="p_0_rec_i" fromId="53" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln10" to="p_0_rec_i" fromId="63" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="164" from="p_0_rec_i" to="empty_29" fromId="47" toId="48">
</dataflow>
<dataflow id="165" from="empty_29" to="sum_i" fromId="48" toId="49">
</dataflow>
<dataflow id="166" from="trunc_ln6" to="sum_i" fromId="25" toId="49">
</dataflow>
<dataflow id="167" from="sum_i" to="sum_i_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="168" from="out" to="out_addr_1" fromId="10" toId="51">
</dataflow>
<dataflow id="169" from="StgValue_114" to="out_addr_1" fromId="114" toId="51">
</dataflow>
<dataflow id="170" from="sum_i_cast" to="out_addr_1" fromId="50" toId="51">
</dataflow>
<dataflow id="171" from="out_addr_1" to="out_load" fromId="51" toId="52">
</dataflow>
<dataflow id="172" from="StgValue_84" to="add_ln9" fromId="84" toId="53">
</dataflow>
<dataflow id="173" from="p_0_rec_i" to="add_ln9" fromId="47" toId="53">
</dataflow>
<dataflow id="174" from="out_addr_1" to="out_load" fromId="51" toId="54">
</dataflow>
<dataflow id="175" from="out_load" to="icmp_ln7" fromId="54" toId="55">
</dataflow>
<dataflow id="176" from="StgValue_121" to="icmp_ln7" fromId="121" toId="55">
</dataflow>
<dataflow id="177" from="icmp_ln7" to="br_ln7" fromId="55" toId="56">
</dataflow>
<dataflow id="178" from="debug_ready" to="debug_ready_load" fromId="77" toId="59">
</dataflow>
<dataflow id="179" from="debug_ready_load" to="trunc_ln8" fromId="59" toId="60">
</dataflow>
<dataflow id="180" from="trunc_ln8" to="br_ln8" fromId="60" toId="61">
</dataflow>
<dataflow id="181" from="out_load" to="store_ln9" fromId="54" toId="62">
</dataflow>
<dataflow id="182" from="debug_out" to="store_ln9" fromId="78" toId="62">
</dataflow>
<dataflow id="183" from="icmp_ln37" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="184" from="icmp_ln39" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="185" from="icmp_ln7" to="StgValue_6" fromId="55" toId="6">
</dataflow>
<dataflow id="186" from="trunc_ln8" to="StgValue_7" fromId="60" toId="7">
</dataflow>
</dataflows>


</stg>
