
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227485 heartbeat IPC: 3.09839 cumulative IPC: 3.09839 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227485 (Simulation time: 0 hr 0 min 45 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13892580 heartbeat IPC: 0.937638 cumulative IPC: 0.937638 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25604865 heartbeat IPC: 0.853804 cumulative IPC: 0.89376 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 30156865 heartbeat IPC: 2.19684 cumulative IPC: 1.11402 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 35071648 heartbeat IPC: 2.03468 cumulative IPC: 1.25612 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 40154006 heartbeat IPC: 1.96759 cumulative IPC: 1.35404 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47680621 heartbeat IPC: 1.32862 cumulative IPC: 1.34974 (Simulation time: 0 hr 6 min 4 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55306483 heartbeat IPC: 1.31133 cumulative IPC: 1.34411 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61697618 heartbeat IPC: 1.56467 cumulative IPC: 1.36822 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68348634 heartbeat IPC: 1.50353 cumulative IPC: 1.38204 (Simulation time: 0 hr 8 min 29 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 75101024 heartbeat IPC: 1.48096 cumulative IPC: 1.39133 (Simulation time: 0 hr 9 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 71873541 cumulative IPC: 1.39133 (Simulation time: 0 hr 9 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39133 instructions: 100000000 cycles: 71873541
cpu0_DTLB TOTAL     ACCESS:   19659239  HIT:   18900572  MISS:     758667
cpu0_DTLB LOAD      ACCESS:   13798339  HIT:   13152633  MISS:     645706
cpu0_DTLB RFO       ACCESS:    5860900  HIT:    5747939  MISS:     112961
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33043 cycles
cpu0_ITLB TOTAL     ACCESS:    6423749  HIT:    6423735  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6423749  HIT:    6423735  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685654  HIT:    2685300  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685654  HIT:    2685300  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 190.107 cycles
cpu0_STLB TOTAL     ACCESS:     758681  HIT:     757599  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645720  HIT:     644813  MISS:        907
cpu0_STLB RFO       ACCESS:     112961  HIT:     112786  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.631 cycles
cpu0_L1D TOTAL     ACCESS:   23610788  HIT:   22011720  MISS:    1599068
cpu0_L1D LOAD      ACCESS:   13843018  HIT:   12450034  MISS:    1392984
cpu0_L1D RFO       ACCESS:    9766702  HIT:    9561123  MISS:     205579
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1068  HIT:        563  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.7415 cycles
cpu0_L2C TOTAL     ACCESS:    1813735  HIT:     911554  MISS:     902181
cpu0_L2C LOAD      ACCESS:    1393334  HIT:     648944  MISS:     744390
cpu0_L2C RFO       ACCESS:     205569  HIT:      48062  MISS:     157507
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214327  HIT:     214073  MISS:        254
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 137.728 cycles
LLC TOTAL     ACCESS:    1060494  HIT:     834886  MISS:     225608
LLC LOAD      ACCESS:     744389  HIT:     623110  MISS:     121279
LLC RFO       ACCESS:     157496  HIT:      81611  MISS:      75885
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158579  HIT:     130140  MISS:      28439
LLC TRANSLATION ACCESS:         30  HIT:         25  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 466.791 cycles
Insertion Distribution: 
	LOAD 35952 0 32256 74923 
	RFO 12429 0 53065 28084 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 29036 
	 0 0 16 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      61770  ROW_BUFFER_MISS:     135057
 DBUS AVG_CONGESTED_CYCLE:    3.98683
 WQ ROW_BUFFER_HIT:       4528  ROW_BUFFER_MISS:      83460  FULL:       1100


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 67.1802
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

