Erhard Rahm, Empirical performance evaluation of concurrency and coherency control protocols for database sharing systems, ACM Transactions on Database Systems (TODS), v.18 n.2, p.333-377, June 1993
S. J. Eggers , R. H. Katz, Evaluating the performance of four snooping cache coherency protocols, ACM SIGARCH Computer Architecture News, v.17 n.3, p.2-15, June 1989
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven simulation with Tapeworm II, ACM SIGPLAN Notices, v.29 n.11, p.132-144, Nov. 1994
Joshua A. Redstone , Susan J. Eggers , Henry M. Levy, An analysis of operating system behavior on a simultaneous multithreaded architecture, ACM SIGARCH Computer Architecture News, v.28 n.5, p.245-256, Dec. 2000
Thomas E. Anderson , Henry M. Levy , Brian N. Bershad , Edward D. Lazowska, The interaction of architecture and operating system design, ACM SIGPLAN Notices, v.26 n.4, p.108-120, Apr. 1991
Rajaa S. Shindi , Shaun Cooper, Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated, ACM SIGAda Ada Letters, v.XXVI n.3, p.9-14, December 2006
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, USA
Guangdeng Liao , Laxmi Bhuyan , Wei Wu , Heeyeol Yu , Steve R. King, A new TCB cache to efficiently manage TCP sessions for web servers, Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, October 25-26, 2010, La Jolla, California
M. Talluri , M. D. Hill , Y. A. Khalidi, A new page table for 64-bit address spaces, ACM SIGOPS Operating Systems Review, v.29 n.5, p.184-200, Dec. 3, 1995
Chun Xia , Josep Torrellas, Comprehensive Hardware and Software Support for Operating Systems to Exploit MP Memory Hierarchies, IEEE Transactions on Computers, v.48 n.5, p.494-505, May 1999
Jacob Brock , Hao Luo , Chen Ding, Locality analysis: a nonillion time window problem, ACM SIGMETRICS Performance Evaluation Review, v.41 n.4, March 2014
André Seznec, A case for two-way skewed-associative caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.169-178, May 1993
Joshua A. Redstone , Susan J. Eggers , Henry M. Levy, An analysis of operating system behavior on a simultaneous multithreaded architecture, ACM SIGPLAN Notices, v.35 n.11, p.245-256, Nov. 2000
Hamid R. Zarandi , Seyed Ghassem Miremadi, Soft error mitigation in cache memories of embedded systems by means of a protected scheme, Proceedings of the Second Latin-American conference on Dependable Computing, October 25-28, 2005, Salvador, Brazil
Jongmin Gim , Taeho Hwang , Youjip Won , Krishna Kant, SmartCon: SmartCon: Smart Context Switching for Fast Storage Devices, ACM Transactions on Storage (TOS), v.11 n.2, p.1-25, March 2015
Anant Agarwal , Minor Huffman, Blocking: exploiting spatial locality for trace compaction, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.48-57, May 1990
Divyakant Agrawal , Manhoi Choy , Hong Va Leong , Ambuj K. Singh, Maya: a simulation platform for distributed shared memories, ACM SIGSIM Simulation Digest, v.24 n.1, p.151-155, July 1994
Josep Torrellas , Anoop Gupta , John Hennessy, Characterizing the caching and synchronization performance of a multiprocessor operating system, ACM SIGPLAN Notices, v.27 n.9, p.162-174, Sept. 1992
Jeffrey C. Mogul , Anita Borg, The effect of context switches on cache performance, ACM SIGPLAN Notices, v.26 n.4, p.75-84, Apr. 1991
Nigel Topham , Antonio González , José González, The design and performance of a conflict-avoiding cache, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.71-80, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Ann Marie Grizzaffi Maynard , Colette M. Donnelly , Bret R. Olszewski, Contrasting characteristics and cache performance of technical and multi-user commercial workloads, ACM SIGPLAN Notices, v.29 n.11, p.145-156, Nov. 1994
Paul Racunas , Yale N. Patt, Partitioned first-level cache design for clustered microarchitectures, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
S. J. Eggers , R. H. Katz, The effect of sharing on the cache and bus performance of parallel programs, ACM SIGARCH Computer Architecture News, v.17 n.2, p.257-270, April 1989
Milan Milenkovic, Microprocessor Memory Management Units, IEEE Micro, v.10 n.2, p.70-85, March 1990
Chuanpeng Li , Chen Ding , Kai Shen, Quantifying the cost of context switch, Proceedings of the 2007 workshop on Experimental computer science, p.2-es, June 13-14, 2007, San Diego, California
R. E. Kessler , M. D. Hill , D. A. Wood, A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches, IEEE Transactions on Computers, v.43 n.6, p.664-675, June 1994
Afrin Naz , Krishna Kavi , Wentong Li , Philip Sweany, Tiny split data-caches make big performance impact for embedded applications, Journal of Embedded Computing, v.2 n.2, p.207-219, April 2006
Rakesh Reddy , Peter Petrov, Cache partitioning for energy-efficient and interference-free embedded multitasking, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.3, p.1-35, February 2010
Moinuddin K. Qureshi , David Thompson , Yale N. Patt, The V-Way Cache: Demand Based Associativity via Global Replacement, ACM SIGARCH Computer Architecture News, v.33 n.2, p.544-555, May 2005
Hamid Reza Zarandi , Hamid Sarbazi-Azad, Hierarchical Binary Set Partitioning in Cache Memories, The Journal of Supercomputing, v.31 n.2, p.185-202, February 05
Nathan T. Slingerland , Alan Jay Smith, Cache performance for multimedia applications, Proceedings of the 15th international conference on Supercomputing, p.204-217, June 2001, Sorrento, Italy
Chun Xia , Josep Torrellas, Improving the Data Cache Performance of Multiprocessor Operating Systems, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.85, February 03-07, 1996
B. Calder , D. Grunwald , J. Emer, Predictive sequential associative cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.244, February 03-07, 1996
Tien-Fu Chen, Efficient trace-sampling simulation techniques for cache performance analysis, Proceedings of the 29th Annual Simulation Symposium (SS '96), p.54, April 08-11, 1996
J. Torrellas , Chun Xia , R. Daigle, Optimizing instruction cache performance for operating system intensive workloads, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.360, January 22-25, 1995
Stefanos Kaxiras , Georgios Keramidas, IPStash: a Power-Efficient Memory Architecture for IP-lookup, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.361, December 03-05, 2003
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, Statistical sampling of microarchitecture simulation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.16 n.3, p.197-224, July 2006
Srilatha Manne , Dirk Grunwald , Fabio Somenzi, Remembrance of things past: locality and memory in BDDs, Proceedings of the 34th annual Design Automation Conference, p.196-201, June 09-13, 1997, Anaheim, California, USA
Livio Soares , Michael Stumm, FlexSC: flexible system call scheduling with exception-less system calls, Proceedings of the 9th USENIX conference on Operating systems design and implementation, p.1-8, October 04-06, 2010, Vancouver, BC, Canada
Xiaoya Xiang , Bin Bao , Tongxin Bai , Chen Ding , Trishul Chilimbi, All-window profiling and composable models of cache sharing, ACM SIGPLAN Notices, v.46 n.8, August 2011
Steven Swanson , Luke K. McDowell , Michael M. Swift , Susan J. Eggers , Henry M. Levy, An evaluation of speculative instruction execution on simultaneous multithreaded processors, ACM Transactions on Computer Systems (TOCS), v.21 n.3, p.314-340, August 2003
Rakesh Reddy , Peter Petrov, Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Livio Soares , Michael Stumm, Exception-less system calls for event-driven servers, Proceedings of the 2011 USENIX conference on USENIX annual technical conference, p.10-10, June 15-17, 2011, Portland, OR
David Nellans , Rajeev Balasubramonian , Erik Brunvand, OS execution on multi-cores: is out-sourcing worthwhile?, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009
Thierry Lafage , André Seznec, Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
K. B. Theobald , H. H. J. Hum , G. R. Gao, A Design Frame for Hybrid Access Cashes, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.144, January 22-25, 1995
Jih-Kwon Peir , Yongjoon Lee , Windsor W. Hsu, Capturing dynamic memory reference behavior with adaptive cache topology, ACM SIGPLAN Notices, v.33 n.11, p.240-250, Nov. 1998
Alexandre Farcy , Olivier Temam, Improving single-process performance with multithreaded processors, Proceedings of the 10th international conference on Supercomputing, p.350-357, May 25-28, 1996, Philadelphia, Pennsylvania, USA
Sujoy Basu , Sumit Roy , Raj Kumar , Tom Fisher , Bruce E. Blaho, Peppermint and Sled: Tools for Evaluating SMP Systems Based on IA-64 (IPF) Processors, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.257, April 15-19, 2002
J. V. Busquets-Mataix , J. J. Serrano-Martin, The impact of extrinsic cache performance on predictability of real-time systems, Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications, p.8, October 25-27, 1995
Makoto Kobayashi, A cache multitasking model, ACM SIGMETRICS Performance Evaluation Review, v.20 n.2, p.27-37, Nov. 1992
Chad L. Mitchell , Michael J. Flynn, The effects of processor architecture on instruction memory traffic, ACM Transactions on Computer Systems (TOCS), v.8 n.3, p.230-250, Aug. 1990
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven memory simulation with Tapeworm II, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.7-41, Jan. 1997
Richard Uhlig , David Nagle , Tim Stanley , Trevor Mudge , Stuart Sechrest , Richard Brown, Design tradeoffs for software-managed TLBs, ACM Transactions on Computer Systems (TOCS), v.12 n.3, p.175-205, Aug. 1994
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989
Ilya Chukhman , Peter Petrov, Context-aware TLB preloading for interference reduction in embedded multi-tasked systems, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA
David Nellans , Kshitij Sudan , Erik Brunvand , Rajeev Balasubramonian, Improving server performance on multi-cores via selective off-loading of OS functionality, Proceedings of the 2010 international conference on Computer Architecture, June 19-23, 2010, Saint-Malo, France
D. Nagle , R. Uhlig , T. Mudge , S. Sechrest, Optimal allocation of on-chip memory for multiple-API operating systems, ACM SIGARCH Computer Architecture News, v.22 n.2, p.358-369, April 1994
Men-Chow Chiang , Gurindar S. Sohi, Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment, IEEE Transactions on Computers, v.41 n.3, p.297-317, March 1992
Joseph Torrellas , Chun Xia , Russell L. Daigle, Optimizing the Instruction Cache Performance of the Operating System, IEEE Transactions on Computers, v.47 n.12, p.1363-1381, December 1998
Koushik Chakraborty , Philip M. Wells , Gurindar S. Sohi, Computation spreading: employing hardware migration to specialize CMP cores on-the-fly, ACM SIGARCH Computer Architecture News, v.34 n.5, December 2006
Fang Liu , Fei Guo , Yan Solihin , Seongbeom Kim , Abdulaziz Eker, Characterizing and modeling the behavior of context switch misses, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada
Fang Liu , Yan Solihin, Understanding the behavior and implications of context switch misses, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.4, p.1-28, December 2010
Jih-Kwon Peir , Windsor W. Hsu , Alan Jay Smith, Functional Implementation Techniques for CPU Cache Memories, IEEE Transactions on Computers, v.48 n.2, p.100-110, February 1999
David Wentzlaff , Anant Agarwal, Factored operating systems (fos): the case for a scalable operating system for multicores, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009
J. Bradley Chen , Brian N. Bershad, The impact of operating system structure on memory system performance, ACM SIGOPS Operating Systems Review, v.27 n.5, p.120-133, Dec. 1993
Brian N. Bershad , Thomas E. Anderson , Edward D. Lazowska , Henry M. Levy, User-level interprocess communication for shared memory multiprocessors, ACM Transactions on Computer Systems (TOCS), v.9 n.2, p.175-198, May 1991
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997
Antonio González , Mateo Valero , Nigel Topham , Joan M. Parcerisa, Eliminating cache conflict misses through XOR-based placement functions, Proceedings of the 11th international conference on Supercomputing, p.76-83, July 07-11, 1997, Vienna, Austria
R. E. Kessler , R. Jooss , A. Lebeck , M. D. Hill, Inexpensive implementations of set-associativity, ACM SIGARCH Computer Architecture News, v.17 n.3, p.131-139, June 1989
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest , Joel Emer, Instruction fetching: coping with code bloat, ACM SIGARCH Computer Architecture News, v.23 n.2, p.345-356, May 1995
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.179-190, May 1993
Afrin Naz , Krishna Kavi , Mehran Rezaei , Wentong Li, Making a case for split data caches for embedded applications, ACM SIGARCH Computer Architecture News, v.34 n.1, March 2006
J. Kelly Flanagan , Brent E. Nelson , James K. Archibald , Greg Thompson, The Inaccuracy of Trace-Driven Simulation Using Incomplete Multiprogramming Trace Data, Proceedings of the 4th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.37, February 01-04, 1996
Chenxi Zhang , Xiaodong Zhang , Yong Yan, Two Fast and High-Associativity Cache Schemes, IEEE Micro, v.17 n.5, p.40-49, September 1997
Inhyuk Kim , Eunhwan Shin , Junghan Kim , Young Ik Eom, MyUT: Design and implementation of efficient user-level thread management for improving cache utilization, Proceedings of the 2011 international conference on Computational science and Its applications, June 20-23, 2011, Santander, Spain
Jeffrey D. Gee , Mark D. Hill , Dionisios N. Pnevmatikatos , Alan Jay Smith, Cache Performance of the SPEC92 Benchmark Suite, IEEE Micro, v.13 n.4, p.17-27, July 1993
Rui Min , Wen-Ben Jone , Yiming Hu, Location cache: a low-power L2 cache system, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
W. -m.  W. Hwu , T. M. Conte, Editorial, IEEE Transactions on Computers, v.43 n.9, p.994-1003, September 1994
David Nagle , Richard Uhlig , Tim Stanley , Stuart Sechrest , Trevor Mudge , Richard Brown, Design tradeoffs for software-managed TLBs, ACM SIGARCH Computer Architecture News, v.21 n.2, p.27-38, May 1993
Ravi Bhargava , Juan Rubio , Srikanth Kannan , Lizy K. John , David Christie , Leo Klaes, Understanding the impact of X86/NT computing on microarchitecture, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
C. B. Stunkel , W. K. Fuchs, An Analysis of Cache Performance for a Hypercube Multicomputer, IEEE Transactions on Parallel and Distributed Systems, v.3 n.4, p.421-432, July 1992
Ali-Reza Adl-Tabatabai , Anwar M. Ghuloum , Shobhit O Kanaujia, Compression in cache design, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Srihari Cadambi , Giuseppe Coviello , Cheng-Hong Li , Rajat Phull , Kunal Rao , Murugan Sankaradass , Srimat Chakradhar, COSMIC: middleware for high performance and reliable multiprocessing on xeon phi coprocessors, Proceedings of the 22nd international symposium on High-performance parallel and distributed computing, June 17-21, 2013, New York, New York, USA
Zhenghong Wang , Ruby B. Lee, A novel cache architecture with enhanced performance and security, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.83-93, November 08-12, 2008
Olga Golovanevsky , Alon Dayan , Ayal Zaks , David Edelsohn, Trace-Based data layout optimizations for multi-core processors, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy
Rui Min , Yiming Hu, Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses, IEEE Transactions on Computers, v.50 n.11, p.1191-1201, November 2001
A. Hossain , D. Pease , A. El Kateeb, Trace Cache Miss Rate, International Journal of Modelling and Simulation, v.27 n.3, p.203-210, June 2007
Tri M. Nguyen , David Wentzlaff, MORC: a manycore-oriented compressed cache, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii
A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992
N. R. Manohar , A. Mehra , M. H. Willebeek-LeMair , M. Naghshineh, A framework for programmable overlay multimedia networks, IBM Journal of Research and Development, v.43 n.4, p.555-577, July 1999
