<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138682.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138682.v</a>
time_elapsed: 0.000s
ram usage: 9684 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/pr2138682.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138682.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: pr2138682.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/pr2138682.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138682.v</a> to parse list
Warning::PARSE_TO_AST pr2138682.v::8 error in parsing: (syntax error, unexpected vFOR, expecting vENDGENERATE)
  for (i = 0; i &lt; 8; i = i + 1) begin:Block
Warning::PARSE_TO_AST pr2138682.v::12 error in parsing: (syntax error, unexpected vEND)
  end
Warning::PARSE_TO_AST pr2138682.v::17 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 0 value = %0d&#34;, Block[0].Value2);
Warning::PARSE_TO_AST pr2138682.v::18 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 1 value = %0d&#34;, Block[1].Value2);
Warning::PARSE_TO_AST pr2138682.v::19 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 2 value = %0d&#34;, Block[2].Value2);
Warning::PARSE_TO_AST pr2138682.v::20 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 3 value = %0d&#34;, Block[3].Value2);
Warning::PARSE_TO_AST pr2138682.v::21 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 4 value = %0d&#34;, Block[4].Value2);
Warning::PARSE_TO_AST pr2138682.v::22 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 5 value = %0d&#34;, Block[5].Value2);
Warning::PARSE_TO_AST pr2138682.v::23 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 6 value = %0d&#34;, Block[6].Value2);
Warning::PARSE_TO_AST pr2138682.v::24 error in parsing: (syntax error, unexpected &#39;.&#39;, expecting &#39;)&#39;)
  $display(&#34;Block 7 value = %0d&#34;, Block[7].Value2);
Error::PARSE_TO_AST Parser found (10) errors in your syntax, exiting
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1589474561519/work/ODIN_II/SRC/odin_error.cpp]verify_delayed_error::27 

</pre>
</body>