// -------------------------------------------------------------
// 
// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\hNNewMatrixA.v
// Created: 2025-04-29 18:38:06
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: hNNewMatrixA
// Source Path: HDL_pfc_gold_fi_og/simscape_system/HDL Subsystem/Fixed-Point State-Space/hNNewMatrixA
// Hierarchy Level: 2
// Model version: 1.184
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module hNNewMatrixA
          (clk,
           reset,
           enb,
           enb_1_1_1,
           delayOutSignal_0,
           delayOutSignal_1,
           delayOutSignal_2,
           delayOutSignal_3,
           delayOutSignal_4,
           delayOutSignal_5,
           delayOutSignal_6,
           enb_counter,
           matrixAOutSignal_0,
           matrixAOutSignal_1,
           matrixAOutSignal_2,
           matrixAOutSignal_3,
           matrixAOutSignal_4,
           matrixAOutSignal_5,
           matrixAOutSignal_6);


  input   clk;
  input   reset;
  input   enb;
  input   enb_1_1_1;
  input   signed [24:0] delayOutSignal_0;  // sfix25_En13
  input   signed [24:0] delayOutSignal_1;  // sfix25_En13
  input   signed [24:0] delayOutSignal_2;  // sfix25_En13
  input   signed [24:0] delayOutSignal_3;  // sfix25_En13
  input   signed [24:0] delayOutSignal_4;  // sfix25_En13
  input   signed [24:0] delayOutSignal_5;  // sfix25_En13
  input   signed [24:0] delayOutSignal_6;  // sfix25_En13
  input   [5:0] enb_counter;  // ufix6
  output  signed [24:0] matrixAOutSignal_0;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_1;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_2;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_3;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_4;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_5;  // sfix25_En13
  output  signed [24:0] matrixAOutSignal_6;  // sfix25_En13


  wire HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_14_0;
  wire HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_0_6;
  wire enb_gated;
  reg [2:0] counterSig;  // ufix3
  wire signed [24:0] configuration1 [0:41];  // sfix25_En24 [42]
  wire signed [24:0] ratechange_splitcomp_out0 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out1 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out2 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out3 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out4 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out5 [0:5];  // sfix25_En24 [6]
  wire signed [24:0] ratechange_splitcomp_out6 [0:5];  // sfix25_En24 [6]
  reg signed [24:0] row7 [0:5];  // sfix25_En24 [6]
  reg [2:0] rd_0_reg [0:5];  // ufix3 [6]
  reg [2:0] rd_0_reg_next [0:5];  // ufix3 [6]
  reg [2:0] counterSig_1;  // ufix3
  wire signed [24:0] ratechange_splitcomp_out0_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out1_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out2_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out3_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out4_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out5_1 [0:5];  // sfix25_En13 [6]
  wire signed [24:0] ratechange_splitcomp_out6_1 [0:5];  // sfix25_En13 [6]
  reg signed [24:0] col7 [0:5];  // sfix25_En13 [6]
  wire signed [49:0] dot_product7;  // sfix50_En37
  wire signed [49:0] dot_product1;  // sfix50_En37
  reg signed [49:0] dot_product1_held;  // sfix50_En37
  wire signed [24:0] out_DTC1;  // sfix25_En13
  wire enb_counter_ge_8_1;
  wire enb_counter_le_13_1;
  wire HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_8_5;
  wire enb_gated_1;
  reg signed [49:0] tappedDelay_reg [0:5];  // sfix50 [6]
  reg signed [49:0] tappedDelay_reg_next [0:5];  // sfix50_En37 [6]
  reg signed [49:0] c0_serialOut_0 [0:5];  // sfix50_En37 [6]
  wire signed [49:0] c0_serialOut_0_5;  // sfix50_En37
  wire signed [24:0] out_DTC2;  // sfix25_En13
  wire signed [49:0] c0_serialOut_0_4;  // sfix50_En37
  wire signed [24:0] out_DTC3;  // sfix25_En13
  wire signed [49:0] c0_serialOut_0_3;  // sfix50_En37
  wire signed [24:0] out_DTC4;  // sfix25_En13
  wire signed [49:0] c0_serialOut_0_2;  // sfix50_En37
  wire signed [24:0] out_DTC5;  // sfix25_En13
  wire signed [49:0] c0_serialOut_0_1;  // sfix50_En37
  wire signed [24:0] out_DTC6;  // sfix25_En13
  wire signed [49:0] c0_serialOut_0_0;  // sfix50_En37
  wire signed [24:0] out_DTC7;  // sfix25_En13
  reg signed [31:0] splitcomp_multiport_t_0_0;  // int32
  reg signed [31:0] splitcomp_multiport_t_1;  // int32
  reg signed [31:0] splitcomp_multiport_t_2_0;  // int32
  reg signed [31:0] splitcomp_multiport_t_3;  // int32
  reg signed [31:0] splitcomp_multiport_t_4;  // int32
  reg signed [31:0] splitcomp_multiport_t_5;  // int32
  reg signed [31:0] splitcomp_multiport_t_6;  // int32
  reg signed [31:0] rd_0_t_0_0;  // int32
  reg signed [31:0] rd_0_t_0_1;  // int32
  reg signed [31:0] rd_0_t_1;  // int32
  reg signed [31:0] splitcomp_multiport_t_0_01;  // int32
  reg signed [31:0] splitcomp_multiport_t_11;  // int32
  reg signed [31:0] splitcomp_multiport_t_2_01;  // int32
  reg signed [31:0] splitcomp_multiport_t_31;  // int32
  reg signed [31:0] splitcomp_multiport_t_41;  // int32
  reg signed [31:0] splitcomp_multiport_t_51;  // int32
  reg signed [31:0] splitcomp_multiport_t_61;  // int32
  reg signed [31:0] tappedDelay_t_0_0;  // int32
  reg signed [31:0] tappedDelay_t_1;  // int32
  reg signed [31:0] tappedDelay_t_0_1;  // int32
  reg signed [31:0] tappedDelay_t_1_0;  // int32


  assign HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_14_0 = enb_counter == 6'b001110;

  assign HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_0_6 = enb_counter <= 6'b000110;

  assign enb_gated = HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_0_6 && enb;

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 6
  always @(posedge clk)
    begin : ctr_0_6_process
      if (reset == 1'b1) begin
        counterSig <= 3'b000;
      end
      else begin
        if (enb_gated) begin
          if (counterSig >= 3'b110) begin
            counterSig <= 3'b000;
          end
          else begin
            counterSig <= counterSig + 3'b001;
          end
        end
      end
    end

  assign configuration1[0] = 25'sb0101001110111000010010100;
  assign configuration1[1] = 25'sb1101011000100100001011001;
  assign configuration1[2] = 25'sb1101011000100100001011001;
  assign configuration1[3] = 25'sb1101011000100011111110000;
  assign configuration1[4] = 25'sb1101011000100011111110000;
  assign configuration1[5] = 25'sb0101001110111000000011111;
  assign configuration1[6] = 25'sb0000000000000000000000000;
  assign configuration1[7] = 25'sb1101011000100100001011001;
  assign configuration1[8] = 25'sb0101001110111000010010100;
  assign configuration1[9] = 25'sb1101011000100100001011001;
  assign configuration1[10] = 25'sb0101001110111000000011111;
  assign configuration1[11] = 25'sb1101011000100011111110000;
  assign configuration1[12] = 25'sb1101011000100011111110000;
  assign configuration1[13] = 25'sb0000000000000000000000000;
  assign configuration1[14] = 25'sb1101011000100100001011001;
  assign configuration1[15] = 25'sb1101011000100100001011001;
  assign configuration1[16] = 25'sb0101001110111000010010100;
  assign configuration1[17] = 25'sb1101011000100011111110000;
  assign configuration1[18] = 25'sb0101001110111000000011111;
  assign configuration1[19] = 25'sb1101011000100011111110000;
  assign configuration1[20] = 25'sb0000000000000000000000000;
  assign configuration1[21] = 25'sb1111111100111111000111001;
  assign configuration1[22] = 25'sb0000000110000001110001110;
  assign configuration1[23] = 25'sb1111111100111111000111001;
  assign configuration1[24] = 25'sb0000000110000001110011000;
  assign configuration1[25] = 25'sb1111111100111111000110111;
  assign configuration1[26] = 25'sb1111111100111111000110111;
  assign configuration1[27] = 25'sb0000000000000000000000000;
  assign configuration1[28] = 25'sb1111111100111111000111001;
  assign configuration1[29] = 25'sb1111111100111111000111001;
  assign configuration1[30] = 25'sb0000000110000001110001110;
  assign configuration1[31] = 25'sb1111111100111111000110111;
  assign configuration1[32] = 25'sb0000000110000001110011000;
  assign configuration1[33] = 25'sb1111111100111111000110111;
  assign configuration1[34] = 25'sb0000000000000000000000000;
  assign configuration1[35] = 25'sb0000000110000001110001110;
  assign configuration1[36] = 25'sb1111111100111111000111001;
  assign configuration1[37] = 25'sb1111111100111111000111001;
  assign configuration1[38] = 25'sb1111111100111111000110111;
  assign configuration1[39] = 25'sb1111111100111111000110111;
  assign configuration1[40] = 25'sb0000000110000001110011000;
  assign configuration1[41] = 25'sb0111111111111110111011011;
  assign ratechange_splitcomp_out0[0] = configuration1[6];
  assign ratechange_splitcomp_out0[1] = configuration1[13];
  assign ratechange_splitcomp_out0[2] = configuration1[20];
  assign ratechange_splitcomp_out0[3] = configuration1[27];
  assign ratechange_splitcomp_out0[4] = configuration1[34];
  assign ratechange_splitcomp_out0[5] = configuration1[41];
  assign ratechange_splitcomp_out1[0] = configuration1[5];
  assign ratechange_splitcomp_out1[1] = configuration1[12];
  assign ratechange_splitcomp_out1[2] = configuration1[19];
  assign ratechange_splitcomp_out1[3] = configuration1[26];
  assign ratechange_splitcomp_out1[4] = configuration1[33];
  assign ratechange_splitcomp_out1[5] = configuration1[40];
  assign ratechange_splitcomp_out2[0] = configuration1[4];
  assign ratechange_splitcomp_out2[1] = configuration1[11];
  assign ratechange_splitcomp_out2[2] = configuration1[18];
  assign ratechange_splitcomp_out2[3] = configuration1[25];
  assign ratechange_splitcomp_out2[4] = configuration1[32];
  assign ratechange_splitcomp_out2[5] = configuration1[39];
  assign ratechange_splitcomp_out3[0] = configuration1[3];
  assign ratechange_splitcomp_out3[1] = configuration1[10];
  assign ratechange_splitcomp_out3[2] = configuration1[17];
  assign ratechange_splitcomp_out3[3] = configuration1[24];
  assign ratechange_splitcomp_out3[4] = configuration1[31];
  assign ratechange_splitcomp_out3[5] = configuration1[38];
  assign ratechange_splitcomp_out4[0] = configuration1[2];
  assign ratechange_splitcomp_out4[1] = configuration1[9];
  assign ratechange_splitcomp_out4[2] = configuration1[16];
  assign ratechange_splitcomp_out4[3] = configuration1[23];
  assign ratechange_splitcomp_out4[4] = configuration1[30];
  assign ratechange_splitcomp_out4[5] = configuration1[37];
  assign ratechange_splitcomp_out5[0] = configuration1[1];
  assign ratechange_splitcomp_out5[1] = configuration1[8];
  assign ratechange_splitcomp_out5[2] = configuration1[15];
  assign ratechange_splitcomp_out5[3] = configuration1[22];
  assign ratechange_splitcomp_out5[4] = configuration1[29];
  assign ratechange_splitcomp_out5[5] = configuration1[36];
  assign ratechange_splitcomp_out6[0] = configuration1[0];
  assign ratechange_splitcomp_out6[1] = configuration1[7];
  assign ratechange_splitcomp_out6[2] = configuration1[14];
  assign ratechange_splitcomp_out6[3] = configuration1[21];
  assign ratechange_splitcomp_out6[4] = configuration1[28];
  assign ratechange_splitcomp_out6[5] = configuration1[35];
  always @* begin
    if (counterSig == 3'b000) begin
      for(splitcomp_multiport_t_0_0 = 32'sd0; splitcomp_multiport_t_0_0 <= 32'sd5; splitcomp_multiport_t_0_0 = splitcomp_multiport_t_0_0 + 32'sd1) begin
        row7[splitcomp_multiport_t_0_0] = ratechange_splitcomp_out0[splitcomp_multiport_t_0_0];
      end
    end
    else if (counterSig == 3'b001) begin
      for(splitcomp_multiport_t_1 = 32'sd0; splitcomp_multiport_t_1 <= 32'sd5; splitcomp_multiport_t_1 = splitcomp_multiport_t_1 + 32'sd1) begin
        row7[splitcomp_multiport_t_1] = ratechange_splitcomp_out1[splitcomp_multiport_t_1];
      end
    end
    else if (counterSig == 3'b010) begin
      for(splitcomp_multiport_t_2_0 = 32'sd0; splitcomp_multiport_t_2_0 <= 32'sd5; splitcomp_multiport_t_2_0 = splitcomp_multiport_t_2_0 + 32'sd1) begin
        row7[splitcomp_multiport_t_2_0] = ratechange_splitcomp_out2[splitcomp_multiport_t_2_0];
      end
    end
    else if (counterSig == 3'b011) begin
      for(splitcomp_multiport_t_3 = 32'sd0; splitcomp_multiport_t_3 <= 32'sd5; splitcomp_multiport_t_3 = splitcomp_multiport_t_3 + 32'sd1) begin
        row7[splitcomp_multiport_t_3] = ratechange_splitcomp_out3[splitcomp_multiport_t_3];
      end
    end
    else if (counterSig == 3'b100) begin
      for(splitcomp_multiport_t_4 = 32'sd0; splitcomp_multiport_t_4 <= 32'sd5; splitcomp_multiport_t_4 = splitcomp_multiport_t_4 + 32'sd1) begin
        row7[splitcomp_multiport_t_4] = ratechange_splitcomp_out4[splitcomp_multiport_t_4];
      end
    end
    else if (counterSig == 3'b101) begin
      for(splitcomp_multiport_t_6 = 32'sd0; splitcomp_multiport_t_6 <= 32'sd5; splitcomp_multiport_t_6 = splitcomp_multiport_t_6 + 32'sd1) begin
        row7[splitcomp_multiport_t_6] = ratechange_splitcomp_out5[splitcomp_multiport_t_6];
      end
    end
    else begin
      for(splitcomp_multiport_t_5 = 32'sd0; splitcomp_multiport_t_5 <= 32'sd5; splitcomp_multiport_t_5 = splitcomp_multiport_t_5 + 32'sd1) begin
        row7[splitcomp_multiport_t_5] = ratechange_splitcomp_out6[splitcomp_multiport_t_5];
      end
    end
  end

  always @(posedge clk)
    begin : rd_0_process
      if (reset == 1'b1) begin
        for(rd_0_t_1 = 32'sd0; rd_0_t_1 <= 32'sd5; rd_0_t_1 = rd_0_t_1 + 32'sd1) begin
          rd_0_reg[rd_0_t_1] <= 3'b000;
        end
      end
      else begin
        if (enb) begin
          for(rd_0_t_0_1 = 32'sd0; rd_0_t_0_1 <= 32'sd5; rd_0_t_0_1 = rd_0_t_0_1 + 32'sd1) begin
            rd_0_reg[rd_0_t_0_1] <= rd_0_reg_next[rd_0_t_0_1];
          end
        end
      end
    end

  always @* begin
    counterSig_1 = rd_0_reg[5];
    rd_0_reg_next[0] = counterSig;

    for(rd_0_t_0_0 = 32'sd0; rd_0_t_0_0 <= 32'sd4; rd_0_t_0_0 = rd_0_t_0_0 + 32'sd1) begin
      rd_0_reg_next[rd_0_t_0_0 + 32'sd1] = rd_0_reg[rd_0_t_0_0];
    end

  end

  assign ratechange_splitcomp_out0_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out0_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out0_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out0_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out0_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out0_1[5] = delayOutSignal_6;
  assign ratechange_splitcomp_out1_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out1_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out1_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out1_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out1_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out1_1[5] = delayOutSignal_5;
  assign ratechange_splitcomp_out2_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out2_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out2_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out2_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out2_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out2_1[5] = delayOutSignal_5;
  assign ratechange_splitcomp_out3_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out3_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out3_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out3_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out3_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out3_1[5] = delayOutSignal_5;
  assign ratechange_splitcomp_out4_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out4_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out4_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out4_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out4_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out4_1[5] = delayOutSignal_5;
  assign ratechange_splitcomp_out5_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out5_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out5_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out5_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out5_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out5_1[5] = delayOutSignal_5;
  assign ratechange_splitcomp_out6_1[0] = delayOutSignal_0;
  assign ratechange_splitcomp_out6_1[1] = delayOutSignal_1;
  assign ratechange_splitcomp_out6_1[2] = delayOutSignal_2;
  assign ratechange_splitcomp_out6_1[3] = delayOutSignal_3;
  assign ratechange_splitcomp_out6_1[4] = delayOutSignal_4;
  assign ratechange_splitcomp_out6_1[5] = delayOutSignal_5;
  always @* begin
    if (counterSig_1 == 3'b000) begin
      for(splitcomp_multiport_t_0_01 = 32'sd0; splitcomp_multiport_t_0_01 <= 32'sd5; splitcomp_multiport_t_0_01 = splitcomp_multiport_t_0_01 + 32'sd1) begin
        col7[splitcomp_multiport_t_0_01] = ratechange_splitcomp_out0_1[splitcomp_multiport_t_0_01];
      end
    end
    else if (counterSig_1 == 3'b001) begin
      for(splitcomp_multiport_t_11 = 32'sd0; splitcomp_multiport_t_11 <= 32'sd5; splitcomp_multiport_t_11 = splitcomp_multiport_t_11 + 32'sd1) begin
        col7[splitcomp_multiport_t_11] = ratechange_splitcomp_out1_1[splitcomp_multiport_t_11];
      end
    end
    else if (counterSig_1 == 3'b010) begin
      for(splitcomp_multiport_t_2_01 = 32'sd0; splitcomp_multiport_t_2_01 <= 32'sd5; splitcomp_multiport_t_2_01 = splitcomp_multiport_t_2_01 + 32'sd1) begin
        col7[splitcomp_multiport_t_2_01] = ratechange_splitcomp_out2_1[splitcomp_multiport_t_2_01];
      end
    end
    else if (counterSig_1 == 3'b011) begin
      for(splitcomp_multiport_t_31 = 32'sd0; splitcomp_multiport_t_31 <= 32'sd5; splitcomp_multiport_t_31 = splitcomp_multiport_t_31 + 32'sd1) begin
        col7[splitcomp_multiport_t_31] = ratechange_splitcomp_out3_1[splitcomp_multiport_t_31];
      end
    end
    else if (counterSig_1 == 3'b100) begin
      for(splitcomp_multiport_t_41 = 32'sd0; splitcomp_multiport_t_41 <= 32'sd5; splitcomp_multiport_t_41 = splitcomp_multiport_t_41 + 32'sd1) begin
        col7[splitcomp_multiport_t_41] = ratechange_splitcomp_out4_1[splitcomp_multiport_t_41];
      end
    end
    else if (counterSig_1 == 3'b101) begin
      for(splitcomp_multiport_t_61 = 32'sd0; splitcomp_multiport_t_61 <= 32'sd5; splitcomp_multiport_t_61 = splitcomp_multiport_t_61 + 32'sd1) begin
        col7[splitcomp_multiport_t_61] = ratechange_splitcomp_out5_1[splitcomp_multiport_t_61];
      end
    end
    else begin
      for(splitcomp_multiport_t_51 = 32'sd0; splitcomp_multiport_t_51 <= 32'sd5; splitcomp_multiport_t_51 = splitcomp_multiport_t_51 + 32'sd1) begin
        col7[splitcomp_multiport_t_51] = ratechange_splitcomp_out6_1[splitcomp_multiport_t_51];
      end
    end
  end

  dot_product_6 u_dot_product_6 (.clk(clk),
                                 .reset(reset),
                                 .enb(enb),
                                 .enb_1_1_1(enb_1_1_1),
                                 .in1_0(row7[0]),  // sfix25_En24
                                 .in1_1(row7[1]),  // sfix25_En24
                                 .in1_2(row7[2]),  // sfix25_En24
                                 .in1_3(row7[3]),  // sfix25_En24
                                 .in1_4(row7[4]),  // sfix25_En24
                                 .in1_5(row7[5]),  // sfix25_En24
                                 .in2_0(col7[0]),  // sfix25_En13
                                 .in2_1(col7[1]),  // sfix25_En13
                                 .in2_2(col7[2]),  // sfix25_En13
                                 .in2_3(col7[3]),  // sfix25_En13
                                 .in2_4(col7[4]),  // sfix25_En13
                                 .in2_5(col7[5]),  // sfix25_En13
                                 .out1(dot_product7)  // sfix50_En37
                                 );
  always @(posedge clk)
    begin : dot_product1_state_process
      if (reset == 1'b1) begin
        dot_product1_held <= 50'sh0000000000000;
      end
      else begin
        if (enb) begin
          dot_product1_held <= dot_product1;
        end
      end
    end

  assign dot_product1 = (HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_14_0 == 1'b0 ? dot_product1_held :
              dot_product7);

  assign out_DTC1 = dot_product1[48:24] + $signed({1'b0, dot_product1[23]});
  assign matrixAOutSignal_0 = out_DTC1;
  assign enb_counter_ge_8_1 = enb_counter >= 6'b001000;

  assign enb_counter_le_13_1 = enb_counter <= 6'b001101;

  assign HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_8_5 = enb_counter_ge_8_1 & enb_counter_le_13_1;

  assign enb_gated_1 = HDL_pfc_gold_fi_og_simscape_system_HDL_Subsystem_Fixed_Point_State_Space_hNNewMatrixA_shared_enb_phase_8_5 && enb;

  always @(posedge clk)
    begin : tappedDelay_process
      if (reset == 1'b1) begin
        for(tappedDelay_t_1_0 = 32'sd0; tappedDelay_t_1_0 <= 32'sd5; tappedDelay_t_1_0 = tappedDelay_t_1_0 + 32'sd1) begin
          tappedDelay_reg[tappedDelay_t_1_0] <= 50'sh0000000000000;
        end
      end
      else begin
        if (enb_gated_1) begin
          for(tappedDelay_t_0_1 = 32'sd0; tappedDelay_t_0_1 <= 32'sd5; tappedDelay_t_0_1 = tappedDelay_t_0_1 + 32'sd1) begin
            tappedDelay_reg[tappedDelay_t_0_1] <= tappedDelay_reg_next[tappedDelay_t_0_1];
          end
        end
      end
    end

  always @* begin

    for(tappedDelay_t_0_0 = 32'sd0; tappedDelay_t_0_0 <= 32'sd5; tappedDelay_t_0_0 = tappedDelay_t_0_0 + 32'sd1) begin
      c0_serialOut_0[tappedDelay_t_0_0] = tappedDelay_reg[tappedDelay_t_0_0];
    end
    for(tappedDelay_t_1 = 32'sd0; tappedDelay_t_1 <= 32'sd4; tappedDelay_t_1 = tappedDelay_t_1 + 32'sd1) begin
      tappedDelay_reg_next[tappedDelay_t_1] = tappedDelay_reg[32'sd1 + tappedDelay_t_1];
    end

    tappedDelay_reg_next[5] = dot_product7;
  end

  assign c0_serialOut_0_5 = c0_serialOut_0[5];

  assign out_DTC2 = c0_serialOut_0_5[48:24] + $signed({1'b0, c0_serialOut_0_5[23]});
  assign matrixAOutSignal_1 = out_DTC2;

  assign c0_serialOut_0_4 = c0_serialOut_0[4];

  assign out_DTC3 = c0_serialOut_0_4[48:24] + $signed({1'b0, c0_serialOut_0_4[23]});
  assign matrixAOutSignal_2 = out_DTC3;

  assign c0_serialOut_0_3 = c0_serialOut_0[3];

  assign out_DTC4 = c0_serialOut_0_3[48:24] + $signed({1'b0, c0_serialOut_0_3[23]});
  assign matrixAOutSignal_3 = out_DTC4;

  assign c0_serialOut_0_2 = c0_serialOut_0[2];

  assign out_DTC5 = c0_serialOut_0_2[48:24] + $signed({1'b0, c0_serialOut_0_2[23]});
  assign matrixAOutSignal_4 = out_DTC5;

  assign c0_serialOut_0_1 = c0_serialOut_0[1];

  assign out_DTC6 = c0_serialOut_0_1[48:24] + $signed({1'b0, c0_serialOut_0_1[23]});
  assign matrixAOutSignal_5 = out_DTC6;

  assign c0_serialOut_0_0 = c0_serialOut_0[0];

  assign out_DTC7 = c0_serialOut_0_0[48:24] + $signed({1'b0, c0_serialOut_0_0[23]});
  assign matrixAOutSignal_6 = out_DTC7;

endmodule  // hNNewMatrixA

