#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 19 10:10:51 2023
# Process ID: 3822
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7
# Command line: vivado -mode gui -source ./vivado/noelvmp_vivado.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado.log
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/noelvmp_vivado.tcl
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/mig_cdc.xci]
launch_runs mig_synth_1
wait_on_run mig_synth_1
launch_runs mig_cdc_synth_1
wait_on_run mig_cdc_synth_1
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
connect_debug_port u_ila_0/clk [get_nets [list mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clockers0/sys_clk_i ]]
connect_debug_port u_ila_2/clk [get_nets [list clockers0/clkm_gen ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {led_OBUF[2]} ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {led_OBUF[3]} ]]
delete_debug_core [get_debug_cores {u_ila_2 }]
delete_debug_core [get_debug_cores {u_ila_1 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
connect_debug_port u_ila_0/clk [get_nets [list mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
connect_debug_port u_ila_1/clk [get_nets [list clockers0/sys_clk_i ]]
connect_debug_port u_ila_2/clk [get_nets [list clockers0/clkm_gen ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {led_OBUF[2]} ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {led_OBUF[3]} ]]
file mkdir /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/constrs_1/new
close [ open /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/constrs_1/new/test.xdc w ]
add_files -fileset constrs_1 /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/constrs_1/new/test.xdc
set_property target_constrs_file /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/constrs_1/new/test.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
set_property STEPS.WRITE_BITSTREAM.ARGS.VERBOSE true [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_BEL_FIXED 1 [get_cells dbg_hub]
set_property IS_BEL_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells dbg_hub]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
set_property IS_LOC_FIXED 1 [get_cells u_ila_0]
reset_property IS_LOC_FIXED [get_cells u_ila_0]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clockers0/sys_clk_i ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {led_OBUF[2]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
set_property mark_debug true [get_nets [list {led_OBUF[0]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clockers0/clkm_gen ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {led_OBUF[0]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
set_property DONT_TOUCH 0 [get_cells dbg_hub]
undo
set_property mark_debug false [get_nets [list {led_OBUF[1]} {led_OBUF[0]}]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
set_property mark_debug true [get_nets [list {gpio0.gpsw_pads[0].gpsw_pad_n_0}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clockers0/clkm_gen ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {gpio0.gpsw_pads[0].gpsw_pad_n_0} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
connect_debug_port u_ila_0/probe0 [get_nets [list gpio0.gpsw_pads ]] -channel_start_index 0
save_constraints
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list CLK100MHZ_IBUF ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list gpio0.gpsw_pads ]]
save_constraints -force
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list CLK100MHZ_IBUF ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list gpio0.gpsw_pads ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
place_design -verbose
open_run synth_1 -name synth_1
place_design -verbose
close_design
