// Seed: 3376981795
module module_0 (
    input supply0 module_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd26,
    parameter id_17 = 32'd59
) (
    input tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    output uwire id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    input tri id_12,
    output tri1 id_13,
    output wor id_14,
    input supply0 id_15,
    output wand _id_16,
    output wor _id_17,
    input tri1 id_18,
    output tri1 id_19,
    input wand id_20,
    output tri0 id_21,
    input tri0 id_22,
    output wand id_23,
    output wand id_24,
    input supply0 id_25
);
  wire id_27;
  struct packed {logic [id_17 : id_16] id_28;} id_29;
  ;
  module_0 modCall_1 (
      id_22,
      id_11,
      id_6,
      id_11,
      id_12
  );
  assign modCall_1.id_2 = 0;
  logic id_30, id_31;
  assign id_29 = (1'b0 && id_30);
  wire id_32;
  always_ff #(-1) begin : LABEL_0
    id_31 = 1;
    $signed(57);
    ;
  end
endmodule
