-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity generic_sincos_10_6_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_V : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of generic_sincos_10_6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_648 : STD_LOGIC_VECTOR (11 downto 0) := "011001001000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv27_145F3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010100010111110011";
    constant ap_const_lv18_C90 : STD_LOGIC_VECTOR (17 downto 0) := "000000110010010000";

    signal sign0_V_fu_75_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_V_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sign0_V_reg_381_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_V_reg_381_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_V_reg_381_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_V_reg_381_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_V_reg_381_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_87_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_reg_386 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_reg_391 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_V_reg_396 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_reg_396_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_reg_396_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_reg_396_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_reg_396_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_reg_396_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_404_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_404_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_404_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_404_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_1_fu_189_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal z_V_1_reg_410 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_V_reg_415 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln266_fu_205_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln266_reg_420 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1_reg_425 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1253_fu_219_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1253_reg_431 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call24 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call24 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call24 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call24 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call24 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call24 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call24 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp32 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal inabs_V_fu_81_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_48_fu_363_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal lhs_V_fu_120_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_371_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_43_fu_131_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_s_fu_149_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_5_fu_145_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_42_fu_162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln251_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln251_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_11_fu_168_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal z_V_fu_158_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_50_fu_228_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_51_fu_248_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln879_1_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_13_fu_253_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln879_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_fu_263_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln879_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_1_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_1_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_1_fu_281_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln708_12_fu_233_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln3_fu_313_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_3_fu_322_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_49_fu_305_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln703_fu_338_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_50_fu_344_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_4_fu_330_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_48_fu_363_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_48_fu_363_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_371_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_371_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_371_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal in_V_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_371_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_371_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_48_fu_363_p10 : STD_LOGIC_VECTOR (26 downto 0);

    component cordic_circ_apfixed_12_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        z_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_mul_18ns_10ns_27_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mac_mulsub_13ns_6ns_17ns_19_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;



begin
    grp_cordic_circ_apfixed_12_3_0_s_fu_70 : component cordic_circ_apfixed_12_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        z_V_read => z_V_1_reg_410,
        ap_return_0 => grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_0,
        ap_return_1 => grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_1,
        ap_ce => grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_ce);

    myproject_mul_mul_18ns_10ns_27_1_0_U2 : component myproject_mul_mul_18ns_10ns_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 27)
    port map (
        din0 => r_V_48_fu_363_p0,
        din1 => r_V_48_fu_363_p1,
        dout => r_V_48_fu_363_p2);

    myproject_mac_mulsub_13ns_6ns_17ns_19_1_0_U3 : component myproject_mac_mulsub_13ns_6ns_17ns_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 6,
        din2_WIDTH => 17,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_371_p0,
        din1 => grp_fu_371_p1,
        din2 => grp_fu_371_p2,
        dout => grp_fu_371_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= p_Val2_50_fu_344_p3;
                ap_return_1_int_reg <= select_ln879_4_fu_330_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_reg_404 <= icmp_ln879_fu_140_p2;
                icmp_ln879_reg_404_pp0_iter2_reg <= icmp_ln879_reg_404;
                icmp_ln879_reg_404_pp0_iter3_reg <= icmp_ln879_reg_404_pp0_iter2_reg;
                icmp_ln879_reg_404_pp0_iter4_reg <= icmp_ln879_reg_404_pp0_iter3_reg;
                icmp_ln879_reg_404_pp0_iter5_reg <= icmp_ln879_reg_404_pp0_iter4_reg;
                k_V_reg_396 <= r_V_48_fu_363_p2(22 downto 21);
                k_V_reg_396_pp0_iter1_reg <= k_V_reg_396;
                k_V_reg_396_pp0_iter2_reg <= k_V_reg_396_pp0_iter1_reg;
                k_V_reg_396_pp0_iter3_reg <= k_V_reg_396_pp0_iter2_reg;
                k_V_reg_396_pp0_iter4_reg <= k_V_reg_396_pp0_iter3_reg;
                k_V_reg_396_pp0_iter5_reg <= k_V_reg_396_pp0_iter4_reg;
                p_Val2_s_reg_386 <= p_Val2_s_fu_87_p3;
                ret_V_reg_391 <= r_V_48_fu_363_p2(26 downto 21);
                sign0_V_reg_381 <= sign0_V_fu_75_p2;
                sign0_V_reg_381_pp0_iter1_reg <= sign0_V_reg_381;
                sign0_V_reg_381_pp0_iter2_reg <= sign0_V_reg_381_pp0_iter1_reg;
                sign0_V_reg_381_pp0_iter3_reg <= sign0_V_reg_381_pp0_iter2_reg;
                sign0_V_reg_381_pp0_iter4_reg <= sign0_V_reg_381_pp0_iter3_reg;
                sign0_V_reg_381_pp0_iter5_reg <= sign0_V_reg_381_pp0_iter4_reg;
                trunc_ln1253_reg_431 <= trunc_ln1253_fu_219_p1;
                trunc_ln1_reg_425 <= grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_1(10 downto 5);
                trunc_ln266_reg_420 <= trunc_ln266_fu_205_p1;
                x_V_reg_415 <= grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_0;
                z_V_1_reg_410 <= z_V_1_fu_189_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                in_V_int_reg <= in_V;
            end if;
        end if;
    end process;
    and_ln879_1_fu_299_p2 <= (xor_ln879_1_fu_293_p2 and icmp_ln879_2_fu_243_p2);
    and_ln879_fu_276_p2 <= (xor_ln879_fu_270_p2 and icmp_ln879_reg_404_pp0_iter5_reg);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(p_Val2_50_fu_344_p3, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= p_Val2_50_fu_344_p3;
        end if; 
    end process;


    ap_return_1_assign_proc : process(select_ln879_4_fu_330_p3, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= select_ln879_4_fu_330_p3;
        end if; 
    end process;


    grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp32, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp32) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_ce <= ap_const_logic_1;
        else 
            grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_371_p0 <= ap_const_lv18_C90(13 - 1 downto 0);
    grp_fu_371_p1 <= grp_fu_371_p10(6 - 1 downto 0);
    grp_fu_371_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_reg_391),18));
    grp_fu_371_p2 <= grp_fu_371_p20(17 - 1 downto 0);
    grp_fu_371_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_120_p3),19));
    icmp_ln251_fu_178_p2 <= "1" when (k_V_reg_396 = ap_const_lv2_3) else "0";
    icmp_ln879_1_fu_223_p2 <= "1" when (k_V_reg_396_pp0_iter5_reg = ap_const_lv2_0) else "0";
    icmp_ln879_2_fu_243_p2 <= "1" when (k_V_reg_396_pp0_iter5_reg = ap_const_lv2_2) else "0";
    icmp_ln879_fu_140_p2 <= "1" when (k_V_reg_396 = ap_const_lv2_1) else "0";
    inabs_V_fu_81_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(in_V_int_reg));
    lhs_V_fu_120_p3 <= (p_Val2_s_reg_386 & ap_const_lv7_0);
    or_ln251_fu_183_p2 <= (icmp_ln879_fu_140_p2 or icmp_ln251_fu_178_p2);
    or_ln879_fu_288_p2 <= (icmp_ln879_reg_404_pp0_iter5_reg or icmp_ln879_1_fu_223_p2);
    p_Val2_43_fu_131_p4 <= grp_fu_371_p3(11 downto 1);
    p_Val2_49_fu_305_p3 <= 
        trunc_ln708_13_fu_253_p4 when (and_ln879_1_fu_299_p2(0) = '1') else 
        select_ln879_1_fu_281_p3;
    p_Val2_50_fu_344_p3 <= 
        p_Val2_49_fu_305_p3 when (sign0_V_reg_381_pp0_iter5_reg(0) = '1') else 
        sub_ln703_fu_338_p2;
    p_Val2_s_fu_87_p3 <= 
        in_V_int_reg when (sign0_V_fu_75_p2(0) = '1') else 
        inabs_V_fu_81_p2;
    r_V_48_fu_363_p0 <= ap_const_lv27_145F3(18 - 1 downto 0);
    r_V_48_fu_363_p1 <= r_V_48_fu_363_p10(10 - 1 downto 0);
    r_V_48_fu_363_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_fu_87_p3),27));
    r_V_50_fu_228_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(trunc_ln1253_reg_431));
    r_V_51_fu_248_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(trunc_ln266_reg_420));
    ret_V_42_fu_162_p2 <= std_logic_vector(unsigned(ap_const_lv12_648) - unsigned(rhs_V_5_fu_145_p1));
    rhs_V_5_fu_145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_43_fu_131_p4),12));
    select_ln879_1_fu_281_p3 <= 
        trunc_ln1_reg_425 when (and_ln879_fu_276_p2(0) = '1') else 
        select_ln879_fu_263_p3;
    select_ln879_3_fu_322_p3 <= 
        trunc_ln708_12_fu_233_p4 when (and_ln879_fu_276_p2(0) = '1') else 
        trunc_ln3_fu_313_p4;
    select_ln879_4_fu_330_p3 <= 
        trunc_ln708_12_fu_233_p4 when (and_ln879_1_fu_299_p2(0) = '1') else 
        select_ln879_3_fu_322_p3;
    select_ln879_fu_263_p3 <= 
        trunc_ln1_reg_425 when (icmp_ln879_1_fu_223_p2(0) = '1') else 
        trunc_ln708_13_fu_253_p4;
    sign0_V_fu_75_p2 <= "1" when (signed(in_V_int_reg) > signed(ap_const_lv10_0)) else "0";
    sub_ln703_fu_338_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(p_Val2_49_fu_305_p3));
    trunc_ln1253_fu_219_p1 <= grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_0(11 - 1 downto 0);
    trunc_ln266_fu_205_p1 <= grp_cordic_circ_apfixed_12_3_0_s_fu_70_ap_return_1(11 - 1 downto 0);
    trunc_ln3_fu_313_p4 <= x_V_reg_415(10 downto 5);
    trunc_ln708_11_fu_168_p4 <= ret_V_42_fu_162_p2(11 downto 1);
    trunc_ln708_12_fu_233_p4 <= r_V_50_fu_228_p2(10 downto 5);
    trunc_ln708_13_fu_253_p4 <= r_V_51_fu_248_p2(10 downto 5);
    trunc_ln708_s_fu_149_p4 <= grp_fu_371_p3(11 downto 2);
    xor_ln879_1_fu_293_p2 <= (or_ln879_fu_288_p2 xor ap_const_lv1_1);
    xor_ln879_fu_270_p2 <= (icmp_ln879_1_fu_223_p2 xor ap_const_lv1_1);
    z_V_1_fu_189_p3 <= 
        trunc_ln708_11_fu_168_p4 when (or_ln251_fu_183_p2(0) = '1') else 
        z_V_fu_158_p1;
    z_V_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln708_s_fu_149_p4),11));
end behav;
