$date
	Thu Nov 17 21:14:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module calc_tb $end
$var wire 8 ! ticket [7:0] $end
$var wire 8 " change [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ coin [7:0] $end
$var reg 8 % count [7:0] $end
$var reg 8 & price [7:0] $end
$var reg 1 ' rst_n $end
$scope module d0 $end
$var wire 8 ( change_price [7:0] $end
$var wire 1 ) enough $end
$var wire 8 * input_count [7:0] $end
$var wire 8 + output_count [7:0] $end
$var wire 8 , total_insert [7:0] $end
$var wire 8 - total_price [7:0] $end
$var wire 8 . diff [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
b11 -
b100 ,
b1110010 +
b1110010 *
1)
b1 (
1'
b11 &
b1110010 %
b100 $
0#
b1 "
b1110010 !
$end
#500
1#
#1000
b1000 "
b1000 (
b10 !
b10 +
b10 %
b10 *
b1100 &
b1100 -
b1000 .
b10100 $
b10100 ,
0#
#1500
1#
#2000
0)
b110 "
b110 (
b0 !
b0 +
b10011 %
b10011 *
b11111010 .
b110 $
b110 ,
0#
#2500
1#
#3000
b0 "
b0 (
b101010 %
b101010 *
b11110100 .
b0 $
b0 ,
0#
#3500
1#
#4000
0#
