;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	SUB -17, <-20
	SUB 700, 0
	SUB #12, @201
	DJN -1, @-726
	SUB 12, @10
	JMN -1, @-20
	SUB -1, <-726
	SUB @121, 108
	DJN -1, @-726
	DJN -1, @-726
	SUB 1, <-1
	SUB @127, @106
	SUB @121, 108
	SUB @121, 108
	SUB 280, 287
	SLT 12, @10
	DJN -1, @-20
	SUB @121, 108
	SUB @121, 108
	MOV @221, 105
	SLT 121, 0
	SUB @-127, 100
	MOV @-121, 103
	SUB #12, @201
	SUB @121, 103
	CMP -207, <-120
	JMN -1, @-20
	SUB #12, @0
	SPL 0, -835
	ADD 271, 66
	ADD 271, 66
	SUB @-100, -100
	JMP @12, #0
	SPL 0, -835
	SUB 108, 102
	SLT -1, <-722
	JMP @12, #0
	SPL 0, -835
	SUB @127, @106
	JMP <121, 106
	SPL 0, -835
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 108
