/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MPM_RANGE_BLOCKER_H__
#define BCHP_MPM_RANGE_BLOCKER_H__

/***************************************************************************
 *MPM_RANGE_BLOCKER - Range Blocker Registers
 ***************************************************************************/
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_0      0x01582500 /* [RW] Address Checker Start Address 0 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_0        0x01582504 /* [RW] Address Checker End Address 0 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0            0x01582508 /* [RW] Address Checker Control 0 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_1      0x0158250c /* [RW] Address Checker Start Address 1 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_1        0x01582510 /* [RW] Address Checker End Address 1 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1            0x01582514 /* [RW] Address Checker Control 1 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_2      0x01582518 /* [RW] Address Checker Start Address 2 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_2        0x0158251c /* [RW] Address Checker End Address 2 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2            0x01582520 /* [RW] Address Checker Control 2 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_3      0x01582524 /* [RW] Address Checker Start Address 3 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_3        0x01582528 /* [RW] Address Checker End Address 3 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3            0x0158252c /* [RW] Address Checker Control 3 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_4      0x01582530 /* [RW] Address Checker Start Address 4 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_4        0x01582534 /* [RW] Address Checker End Address 4 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4            0x01582538 /* [RW] Address Checker Control 4 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_5      0x0158253c /* [RW] Address Checker Start Address 5 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_5        0x01582540 /* [RW] Address Checker End Address 5 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5            0x01582544 /* [RW] Address Checker Control 5 Register */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_6      0x01582548 /* [RW] Address Checker Start Address 6 Register */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_6        0x0158254c /* [RW] Address Checker End Address 6 Register */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6            0x01582550 /* [RW] Address Checker Control 6 Register */
#define BCHP_MPM_RANGE_BLOCKER_INFO              0x01582554 /* [RO] Address Checker Info Register */

/***************************************************************************
 *START_ADDR_0 - Address Checker Start Address 0 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_0 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_0_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_0_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_0_start_DEFAULT          0x000c0000

/***************************************************************************
 *END_ADDR_0 - Address Checker End Address 0 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_0 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_0_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_0_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_0_end_DEFAULT              0x000dffff

/***************************************************************************
 *CTRL_0 - Address Checker Control 0 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_0 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_0 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_MASTER_EN_DEFAULT            0x00000001

/* MPM_RANGE_BLOCKER :: CTRL_0 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_0 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_0_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_1 - Address Checker Start Address 1 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_1 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_1_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_1_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_1_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_1 - Address Checker End Address 1 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_1 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_1_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_1_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_1_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_1 - Address Checker Control 1 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_1 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_1 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_1 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_1 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_1_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_2 - Address Checker Start Address 2 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_2 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_2_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_2_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_2_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_2 - Address Checker End Address 2 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_2 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_2_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_2_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_2_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_2 - Address Checker Control 2 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_2 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_2 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_2 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_2 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_2_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_3 - Address Checker Start Address 3 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_3 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_3_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_3_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_3_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_3 - Address Checker End Address 3 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_3 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_3_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_3_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_3_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_3 - Address Checker Control 3 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_3 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_3 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_3 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_3 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_3_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_4 - Address Checker Start Address 4 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_4 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_4_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_4_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_4_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_4 - Address Checker End Address 4 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_4 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_4_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_4_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_4_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_4 - Address Checker Control 4 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_4 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_4 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_4 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_4 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_4_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_5 - Address Checker Start Address 5 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_5 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_5_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_5_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_5_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_5 - Address Checker End Address 5 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_5 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_5_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_5_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_5_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_5 - Address Checker Control 5 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_5 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_5 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_5 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_5 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_5_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *START_ADDR_6 - Address Checker Start Address 6 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: START_ADDR_6 :: start [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_6_start_MASK             0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_6_start_SHIFT            0
#define BCHP_MPM_RANGE_BLOCKER_START_ADDR_6_start_DEFAULT          0x00000000

/***************************************************************************
 *END_ADDR_6 - Address Checker End Address 6 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: END_ADDR_6 :: end [31:00] */
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_6_end_MASK                 0xffffffff
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_6_end_SHIFT                0
#define BCHP_MPM_RANGE_BLOCKER_END_ADDR_6_end_DEFAULT              0x00000000

/***************************************************************************
 *CTRL_6 - Address Checker Control 6 Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: CTRL_6 :: reserved0 [31:03] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_reserved0_MASK               0xfffffff8
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_reserved0_SHIFT              3

/* MPM_RANGE_BLOCKER :: CTRL_6 :: MASTER_EN [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_MASTER_EN_MASK               0x00000004
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_MASTER_EN_SHIFT              2
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_MASTER_EN_DEFAULT            0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_6 :: READ_EN [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_READ_EN_MASK                 0x00000002
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_READ_EN_SHIFT                1
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_READ_EN_DEFAULT              0x00000000

/* MPM_RANGE_BLOCKER :: CTRL_6 :: WRITE_EN [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_WRITE_EN_MASK                0x00000001
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_WRITE_EN_SHIFT               0
#define BCHP_MPM_RANGE_BLOCKER_CTRL_6_WRITE_EN_DEFAULT             0x00000000

/***************************************************************************
 *INFO - Address Checker Info Register
 ***************************************************************************/
/* MPM_RANGE_BLOCKER :: INFO :: reserved0 [31:07] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_reserved0_MASK                 0xffffff80
#define BCHP_MPM_RANGE_BLOCKER_INFO_reserved0_SHIFT                7

/* MPM_RANGE_BLOCKER :: INFO :: AC6_ERR [06:06] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC6_ERR_MASK                   0x00000040
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC6_ERR_SHIFT                  6
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC6_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC5_ERR [05:05] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC5_ERR_MASK                   0x00000020
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC5_ERR_SHIFT                  5
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC5_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC4_ERR [04:04] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC4_ERR_MASK                   0x00000010
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC4_ERR_SHIFT                  4
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC4_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC3_ERR [03:03] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC3_ERR_MASK                   0x00000008
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC3_ERR_SHIFT                  3
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC3_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC2_ERR [02:02] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC2_ERR_MASK                   0x00000004
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC2_ERR_SHIFT                  2
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC2_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC1_ERR [01:01] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC1_ERR_MASK                   0x00000002
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC1_ERR_SHIFT                  1
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC1_ERR_DEFAULT                0x00000000

/* MPM_RANGE_BLOCKER :: INFO :: AC0_ERR [00:00] */
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC0_ERR_MASK                   0x00000001
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC0_ERR_SHIFT                  0
#define BCHP_MPM_RANGE_BLOCKER_INFO_AC0_ERR_DEFAULT                0x00000000

#endif /* #ifndef BCHP_MPM_RANGE_BLOCKER_H__ */

/* End of File */
