Reading netlist file: "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\gwsynthesis\UART_selector.vg"
Parsing netlist file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\gwsynthesis\UART_selector.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\UART_selector.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\pnr\UART_selector.power.html" completed
Generate file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\pnr\UART_selector.pin.html" completed
Generate file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\pnr\UART_selector.rpt.html" completed
Generate file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\pnr\UART_selector.rpt.txt" completed
Generate file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\pnr\UART_selector.tr.html" completed
Thu Nov  7 20:03:50 2024

