// Seed: 2059966880
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3
);
endmodule
module module_1 #(
    parameter id_5 = 32'd22
) (
    input  tri0  id_0,
    output wire  id_1
    , id_10,
    input  wire  id_2,
    input  uwire id_3,
    input  wand  id_4,
    input  tri1  _id_5,
    input  wor   id_6,
    input  uwire id_7,
    output wand  id_8
);
  logic id_11;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_3,
      id_6
  );
  assign id_11 = 1;
  final id_10[1'b0 :-1] = -1;
  wire [1  -  1  &  -1 'b0 : id_5] id_12, id_13, id_14, id_15, id_16;
  wire [1 : id_5] id_17;
endmodule
