{"vcs1":{"timestamp_begin":1727637860.792978419, "rt":1.94, "ut":0.58, "st":0.27}}
{"vcselab":{"timestamp_begin":1727637862.830881824, "rt":1.10, "ut":0.30, "st":0.20}}
{"link":{"timestamp_begin":1727637864.026271052, "rt":0.44, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637860.025711421}
{"VCS_COMP_START_TIME": 1727637860.025711421}
{"VCS_COMP_END_TIME": 1727637865.879530247}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_8_2 +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
