Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design riffa_top_v6_pcie_v2_5.ngc ...
WARNING:NetListWriters:298 - No output is written to
   riffa_top_v6_pcie_v2_5.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus txEng/upper/rMaxEntries[9 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rValid[4 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rLenEQ1[4 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rChnl[17 : 12] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/Madd_n0318_lut[9 : 0] on
   block riffa_endpoint_64 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   rxEng/reorderQueue/data_input/Mmux_wCountClr[7]_rCount[7]_mux_41_OUT_rs_cy[5
   : 1] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0157[71
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0158[35
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0159[35
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   txEng/upper/formatter/Mmux__rLen_rs_lut[9 : 3] on block riffa_endpoint_64 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Mmux__rLen_rs_cy[5
   : 2] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Msub_n0070_cy[5 :
   0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Mmux__rLen_rs_A[8
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   channels[0].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[1].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[2].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[3].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser<21 : 1> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_command<10 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_lstatus<15 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_lcommand<11 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   core/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]_null_is_eof[4]_mux_18_O
   UT<21 : 1> on block riffa_top_v6_pcie_v2_5 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file riffa_top_v6_pcie_v2_5.edif ...
ngc2edif: Total memory usage is 165164 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design riffa_top_v6_pcie_v2_5.ngc ...
WARNING:NetListWriters:298 - No output is written to
   riffa_top_v6_pcie_v2_5.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus txEng/upper/rMaxEntries[9 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rValid[4 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rLenEQ1[4 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/rChnl[17 : 12] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/Madd_n0318_lut[9 : 0] on
   block riffa_endpoint_64 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   rxEng/reorderQueue/data_input/Mmux_wCountClr[7]_rCount[7]_mux_41_OUT_rs_cy[5
   : 1] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0157[71
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0158[35
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus rxEng/reorderQueue/data_output/n0159[35
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   txEng/upper/formatter/Mmux__rLen_rs_lut[9 : 3] on block riffa_endpoint_64 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Mmux__rLen_rs_cy[5
   : 2] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Msub_n0070_cy[5 :
   0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txEng/upper/formatter/Mmux__rLen_rs_A[8
   : 0] on block riffa_endpoint_64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   channels[0].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[1].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[2].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   channels[3].channel/txPort/buffer/rConsumedHist[5 : 0] on block
   riffa_endpoint_64 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser<21 : 1> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_command<10 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_lstatus<15 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus cfg_lcommand<11 : 0> on block
   riffa_top_v6_pcie_v2_5 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   core/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]_null_is_eof[4]_mux_18_O
   UT<21 : 1> on block riffa_top_v6_pcie_v2_5 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file riffa_top_v6_pcie_v2_5.edif ...
ngc2edif: Total memory usage is 165996 kilobytes

