// Seed: 3675857020
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    output tri id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input wire id_16
);
  assign id_2 = 1 + "";
  logic id_18;
  assign id_5 = 1'b0;
  wire id_19;
  ;
  assign id_2 = -1;
  assign id_5 = -1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1
    , id_5 = 1,
    output tri0 id_2,
    output tri  id_3
);
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
