
---------- Begin Simulation Statistics ----------
final_tick                               150232924375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    456                       # Simulator instruction rate (inst/s)
host_mem_usage                               32508464                       # Number of bytes of host memory used
host_op_rate                                      468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                152970.90                       # Real time elapsed on the host
host_tick_rate                                 602380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69711872                       # Number of instructions simulated
sim_ops                                      71642715                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092147                       # Number of seconds simulated
sim_ticks                                 92146685000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.143849                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  261796                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               353092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5220                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            311144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50259                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11140                       # Number of indirect misses.
system.cpu.branchPred.lookups                  572505                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   98372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3183256                       # Number of instructions committed
system.cpu.committedOps                       3601433                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.186933                       # CPI: cycles per instruction
system.cpu.discardedOps                         71723                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1690112                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            878315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           405591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8858879                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238838                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5221                       # number of quiesce instructions executed
system.cpu.numCycles                         13328079                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5221                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1995358     55.40%     55.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11390      0.32%     55.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 968439     26.89%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                626246     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3601433                       # Class of committed instruction
system.cpu.quiesceCycles                    134106617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4469200                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2254841                       # Transaction distribution
system.membus.trans_dist::ReadResp            2259387                       # Transaction distribution
system.membus.trans_dist::WriteReq            1408625                       # Transaction distribution
system.membus.trans_dist::WriteResp           1408625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3972                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2335                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1911                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1911                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4299                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        21358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        84268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       124256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7221298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7221298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7346161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        42716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       646720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       117671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       812035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    231078584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    231078584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               231906939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3676041                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004332                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3675972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      69      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3676041                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10014439890                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           107398374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              741593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            20724875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           93648788                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14036358048                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1278750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4267283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1066821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5334104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1066821                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4267283                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5334104                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5334104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5334104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10668208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2954752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2954752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4773552                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4773552                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2352                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        49154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        84268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       434616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       557496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       249856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14356492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14643212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        13936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        13936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     15456608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        77242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          263                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       117671                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6952120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8918200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3997696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    229703704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    234291224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       222696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       222696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    246072927                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25887305501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             28.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         17118515                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20849296413                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  13646256000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12090636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6400925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5334104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7112139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30937803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7112139                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5334104                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12446243                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12090636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6400925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12446243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12446243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43384046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1687552                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       173544                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       665064                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1163776                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5432                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       496952                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5334104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12446243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       533410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18313757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5334104                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1883345                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7217449                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5334104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17780347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2416755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25531206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2249501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2249493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1361152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1361152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       155868                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7034892                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7221298                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4986040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    225116184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       222696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    231078584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4531645                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4531645    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4531645                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10895519515                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12608507000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    169578632                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3997696                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    176459912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4000732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4068536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8069268                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42394658                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       124928                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42609698                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1000183                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       127196                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1127379                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1840311803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31293410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43384046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1914989259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43416993                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44152820                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87569813                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1883728796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     75446230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43384046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2002559072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    172425240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     83427328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    257097752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    100335616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    146276376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    246611992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     43106310                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2607104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45752326                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25083904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4571142                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29655046                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      9245780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1871203940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    905375250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4267283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790092253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1088868428                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1587429607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2676298035                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      9245780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2960072367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2492804858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4267283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5466390288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           77                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       177109                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53480                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         230589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       177109                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       177109                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       177109                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53480                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        230589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2102456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    141688856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       173544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         392512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          144357368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       254208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     83427328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        87367936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        32878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2213894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2255626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1303552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1365124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22816404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1537644637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1883345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4259643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1566604029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2758732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31293410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    905375250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7112139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1066821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       533410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            948139762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2758732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54109814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2443019887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7112139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1066821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2416755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4259643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2514743791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     77934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3516150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003228608250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4043611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1449643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2255634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1365124                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2255634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1365124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            140896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            140922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            140853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            140907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            140871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           140912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           140922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           140905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             85303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             85324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             85299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             85290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             85332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             85331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             85335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            85388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            85313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            85302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            85300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            85297                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75777321365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11271645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            134953457615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33614.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59863.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      6102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2102073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1270148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2255618                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1365124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1946545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   79022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 223576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 213744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 100407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       247241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.927840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.416276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.055832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6196      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5969      2.41%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3799      1.54%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4380      1.77%      8.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4849      1.96%     10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4092      1.66%     11.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3418      1.38%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3877      1.57%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210661     85.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       247241                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     553.753378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    889.654884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2788     68.48%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.15%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.02%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.07%     68.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.07%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.27%     69.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          428     10.51%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.10%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.05%     79.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.15%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     79.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.05%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      0.29%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          709     17.42%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.10%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           69      1.69%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.25%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     335.329157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.776835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.492932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2625     64.48%     64.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            82      2.01%     66.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21      0.52%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.22%     67.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           15      0.37%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           14      0.34%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.29%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.12%     68.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      0.15%     68.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.05%     68.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.10%     68.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.07%     68.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.02%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.10%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.02%     68.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.05%     68.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     68.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.02%     68.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.02%     69.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.02%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.05%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.02%     69.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.02%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.02%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.06%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1208     29.67%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              144277056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                87368000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               144357880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             87367936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1565.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       948.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1566.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    948.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92146611625                       # Total gap between requests
system.mem_ctrls.avgGap                      25449.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2102456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    141605912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       173608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       392384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       255424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     83426176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22816404.084422569722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1536744506.869671821594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1884039.561488294275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4258254.108652958646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2771928.257647032849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31293410.066786449403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 905362748.535120844841                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7112138.651542374864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1066820.797731356230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 533410.398865678115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        32878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2213894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1303552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2805923180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 131414701560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    474864450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257968425                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25074757350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  90350481020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1512015750570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  74420163470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3905485505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    965839340                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85343.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59359.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    174006.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42062.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6312879.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2005292.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1159919.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   7267594.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2542633.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1257603.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         122005745.774987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         85156343.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4100142712.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1897228330.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     882154746.900321                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1167372856.349497                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     928321913.700061                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9182382649.725994                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         99.649625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48200691010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4984770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38964710365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10442                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5221                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     16054485.994062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    94896844.751265                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5221    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5221                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66412453000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83820471375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1186188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1186188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1186188                       # number of overall hits
system.cpu.icache.overall_hits::total         1186188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11078750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11078750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11078750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11078750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1186443                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1186443                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1186443                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1186443                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43446.078431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43446.078431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43446.078431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43446.078431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10671625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10671625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10671625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10671625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41849.509804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41849.509804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41849.509804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41849.509804                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1186188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1186188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11078750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11078750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1186443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1186443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43446.078431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43446.078431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10671625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10671625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41849.509804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41849.509804                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.561955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8837597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          91109.247423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.561955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.821410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.821410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2373141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2373141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1545918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1545918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1545918                       # number of overall hits
system.cpu.dcache.overall_hits::total         1545918                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7966                       # number of overall misses
system.cpu.dcache.overall_misses::total          7966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    591994375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    591994375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    591994375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    591994375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1553884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1553884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1553884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1553884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74315.136204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74315.136204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74315.136204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74315.136204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3972                       # number of writebacks
system.cpu.dcache.writebacks::total              3972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        52813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        52813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    463266250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463266250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    463266250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463266250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    115989125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    115989125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003996                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74600.040258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74600.040258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74600.040258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74600.040258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.222994                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.222994                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6210                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       971331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          971331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    333966375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    333966375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       975659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       975659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77164.134704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77164.134704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    326005375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    326005375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    115989125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    115989125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75832.839032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75832.839032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.809925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.809925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       574587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    258028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    258028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       578225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       578225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70925.783397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70925.783397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        47473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        47473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    137260875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    137260875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71826.726845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71826.726845                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              182149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.331562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6221746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6221746                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150232924375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               150234798125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    456                       # Simulator instruction rate (inst/s)
host_mem_usage                               32508464                       # Number of bytes of host memory used
host_op_rate                                      468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                152972.06                       # Real time elapsed on the host
host_tick_rate                                 602388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69714038                       # Number of instructions simulated
sim_ops                                      71645392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092149                       # Number of seconds simulated
sim_ticks                                 92148558750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.137658                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  261915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               353282                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5220                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23787                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            311192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50259                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11140                       # Number of indirect misses.
system.cpu.branchPred.lookups                  572816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   98476                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3185422                       # Number of instructions committed
system.cpu.committedOps                       3604110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.185027                       # CPI: cycles per instruction
system.cpu.discardedOps                         71772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1691403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            878850                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           405804                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8859350                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238947                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5221                       # number of quiesce instructions executed
system.cpu.numCycles                         13331077                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5221                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1996902     55.41%     55.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11390      0.32%     55.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 969060     26.89%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                626757     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3604110                       # Class of committed instruction
system.cpu.quiesceCycles                    134106617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4471727                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2254983                       # Transaction distribution
system.membus.trans_dist::ReadResp            2259534                       # Transaction distribution
system.membus.trans_dist::WriteReq            1408625                       # Transaction distribution
system.membus.trans_dist::WriteResp           1408625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3973                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2339                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1911                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1911                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4301                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        21358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        84268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       124262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7221582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7221582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7346460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        42716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       646912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       117671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       812227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    231087672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    231087672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               231916411                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3676188                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004332                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3676119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      69      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3676188                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10014591515                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           107398374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              750718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            20724875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           93659928                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14037145178                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1293750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4267196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1066799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5333996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1066799                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4267196                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5333996                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5333996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5333996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10667991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2954752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2954752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4773836                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4773835                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2352                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        49154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        84268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       434616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       557496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       249856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14356492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14643212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14503                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14503                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     15457175                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        77242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          263                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       117671                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6952120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8918200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3997696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    229703704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    234291224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       231784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       231784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    246082015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25888297501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             28.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         17119082                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20850148413                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  13646539000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12090390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6400795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5333996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7111994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30937174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7111994                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5333996                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12445990                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12090390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6400795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12445990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12445990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43383164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1687552                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       182632                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       674152                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1163776                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5716                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       497236                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5333996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12445990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       533400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18313385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5333996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1981930                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7315926                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5333996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17779985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2515330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25629310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2249643                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2249635                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1361152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1361152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       155868                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7034892                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7270                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7221582                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4986040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    225116184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       231784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    231087672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4531787                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4531787    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4531787                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10895661515                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12609217000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    169582040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3997696                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    176463320                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4000924                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4068536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8069460                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42395510                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       124928                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42610550                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1000231                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       127196                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1127427                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1840311366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31292774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43383164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1914987303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43418194                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44151922                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87570116                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1883729560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     75444696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43383164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2002557419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    172425240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     83427328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    257097752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    100335616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    146276376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    246611992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     43106310                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2607104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45752326                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25083904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4571142                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29655046                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      9245592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1871165891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    905356840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4267196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790035520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1088846286                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1587397329                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2676243615                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      9245592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2960012177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2492754169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4267196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5466279135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16512                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          258                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           77                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          335                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       179189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53479                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         232668                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       179189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       179189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       179189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53479                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        232668                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2102456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    141688856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       182760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         392640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          144366712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       254272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     83427328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        87368000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        32878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2213894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2255772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1303552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1365125                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22815940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1537613370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1983319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4260946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1566673575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2759370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31292774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    905356840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7111994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1066799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       533400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            948121177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2759370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54108714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2442970211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7111994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1066799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2516719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4260946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2514794753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     77934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3516150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003228608250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4043874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1449643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2255778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1365125                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2255778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1365125                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            140896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            140922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            140853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            140938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            140904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           140912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           140922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           140905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             85303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             85324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             85299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             85290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             85332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             85331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             85335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            85388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            85313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            85302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            85300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            85297                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75784534370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11272395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            134964608120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33615.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59865.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      6102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2102211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1270148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2255762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1365125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1946654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   79040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 223577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 213744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 100407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       247253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.921194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.404720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.063704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6197      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5969      2.41%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3800      1.54%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4380      1.77%      8.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4851      1.96%     10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4092      1.65%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3418      1.38%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3877      1.57%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210669     85.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       247253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     553.753378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    889.654884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2788     68.48%     68.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.15%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.02%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.07%     68.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.07%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.27%     69.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          428     10.51%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.10%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.05%     79.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.15%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     79.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.05%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      0.29%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          709     17.42%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.10%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           69      1.69%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.25%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     335.329157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.776835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.492932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2625     64.48%     64.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            82      2.01%     66.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            21      0.52%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.22%     67.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           15      0.37%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           14      0.34%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.29%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.12%     68.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      0.15%     68.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.05%     68.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.10%     68.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.07%     68.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.02%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.10%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.02%     68.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.05%     68.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     68.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.02%     68.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.02%     69.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.02%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.05%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.02%     69.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.02%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.02%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.06%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1208     29.67%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              144286656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                87368000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               144367096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             87368000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1565.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       948.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1566.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    948.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92148554625                       # Total gap between requests
system.mem_ctrls.avgGap                      25449.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2102456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    141605912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       183080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       392512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       255424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     83426176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22815940.135363213718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1536713258.686750888824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1986791.790164596634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4259556.582592779770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2771871.893221552949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31292773.746176470071                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 905344338.877139568329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7111994.033221924677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1066799.104983288795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 533399.552491644397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        32878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2213894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1303552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2805923180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 131414701560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    485904095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258079285                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25074757350                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  90350481020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1512015750570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  74420163470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3905485505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    965839340                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85343.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59359.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    169245.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42066.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6311290.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2005292.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1159919.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   7267594.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2542633.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1257603.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         122012160.299987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         85160821.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4100410068.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1897228330.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     882191910.600322                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1167422017.161997                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     928322956.500061                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9182748265.013494                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         99.651567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48200691010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4984980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38966374115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10442                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5221                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     16054485.994062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    94896844.751265                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5221    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5221                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66414326750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83820471375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1186881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1186881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1186881                       # number of overall hits
system.cpu.icache.overall_hits::total         1186881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::total           258                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11209375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11209375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11209375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11209375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1187139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1187139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1187139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1187139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.189922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.189922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.189922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.189922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10797375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10797375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10797375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10797375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.290698                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.290698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.290698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.290698                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1186881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1186881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           258                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11209375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11209375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1187139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1187139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.189922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.189922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10797375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10797375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.290698                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.290698                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.562025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22346454                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          42645.904580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.562025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.821410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.821410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2374536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2374536                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1547065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1547065                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1547065                       # number of overall hits
system.cpu.dcache.overall_hits::total         1547065                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7968                       # number of overall misses
system.cpu.dcache.overall_misses::total          7968                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    592172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    592172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    592172500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    592172500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1555033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1555033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1555033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1555033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74318.837851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74318.837851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74318.837851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74318.837851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3973                       # number of writebacks
system.cpu.dcache.writebacks::total              3973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        52813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        52813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    463441375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    463441375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    463441375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    463441375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    115989125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    115989125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003995                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74604.213619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74604.213619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74604.213619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74604.213619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.222994                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.222994                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       971967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          971967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    334144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    334144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       976297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       976297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77169.630485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77169.630485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    326180500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    326180500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    115989125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    115989125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75838.293420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75838.293420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.809925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.809925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       575098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         575098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    258028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    258028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       578736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       578736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70925.783397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70925.783397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        47473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        47473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    137260875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    137260875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71826.726845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71826.726845                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1556080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.421773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6226344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6226344                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150234798125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
