Execute       source -notrace -encoding utf-8 /opt/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /opt/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component opened at Tue Sep 30 11:08:55 KST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
Execute       create_platform xa7a100tcsg324-2I -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
Command       create_platform done; 0.32 sec.
Execute       source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.39 sec.
Execute     create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
Execute       ap_set_clock -name default -period 1000 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector c_untimed/FIR8.cpp -- -fhls -DBIT_ACCURATE -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 219.207 MB.
Execute         set_directive_top FIR8 -name=FIR8 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /opt/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c_untimed/FIR8.cpp as C++
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang c_untimed/FIR8.cpp -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -E -DBIT_ACCURATE -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.21 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 0.38 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -DBIT_ACCURATE -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.8 seconds; current allocated memory: 221.020 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -args  "/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.92 sec.
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.36 sec.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR8 -mllvm -hls-db-dir -mllvm /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=1000 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=270 -x ir /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 357 Compile/Link (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 63 Unroll/Inline (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 57 Unroll/Inline (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 57 Unroll/Inline (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Unroll/Inline (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Array/Struct (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Array/Struct (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Array/Struct (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Array/Struct (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Array/Struct (step 5) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Performance (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Performance (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Performance (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54 Performance (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 59 HW Transforms (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 60 HW Transforms (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.28 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.43 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.672 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR8 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.0.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.672 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc to /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.375 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.371 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 8.31 sec.
Execute       ap_eval exec zip -j /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
Execute         ap_set_top_model FIR8 
Execute         get_model_list FIR8 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model FIR8 
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR8
INFO-FLOW: Configuring Module : FIR8 ...
Execute         set_default_model FIR8 
Execute         apply_spec_resource_limit FIR8 
INFO-FLOW: Model list for preprocess: FIR8
INFO-FLOW: Preprocessing Module: FIR8 ...
Execute         set_default_model FIR8 
Execute         cdfg_preprocess -model FIR8 
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for synthesis: FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8 
Execute         schedule -model FIR8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.371 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8.
Execute         set_default_model FIR8 
Execute         bind -model FIR8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.371 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bind.adb -f 
INFO-FLOW: Finish binding FIR8.
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for RTL generation: FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8 -top_prefix  -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/clear' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/start_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/hh' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'hh' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/mm' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'mm' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/ss' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ss' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'p_ss' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_mm' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_hh' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.371 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8 
Execute         syn_report -csynth -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8 -f -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.adb 
Execute         db_write -model FIR8 -bindview -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8 -p /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8 
Execute         export_constraint_db -f -tool general -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         syn_report -designview -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.design.xml 
Execute         syn_report -csynthDesign -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.rpt -MHOut /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -wcfg -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.protoinst 
Execute         sc_get_clocks FIR8 
Execute         sc_get_portdomain FIR8 
INFO-FLOW: Model list for RTL component generation: FIR8
INFO-FLOW: Handling components in module [FIR8] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO-FLOW: Append model FIR8
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=1000.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vhdl' dstVlogDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vlog' tclDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db' modelList='FIR8
' expOnly='0'
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 244.555 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR8_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR8
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-be.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.dataonly.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         sc_get_clocks FIR8 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR8 MODULE2INSTS {FIR8 FIR8} INST2MODULE {FIR8 FIR8} INSTDATA {FIR8 {DEPTH 1 CHILDREN {}}} MODULEDATA {FIR8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_156_p2 SOURCE c_untimed/FIR8.cpp:44 VARIABLE icmp_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_162_p2 SOURCE c_untimed/FIR8.cpp:59 VARIABLE add_ln59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_181_p2 SOURCE c_untimed/FIR8.cpp:47 VARIABLE icmp_ln47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_187_p2 SOURCE c_untimed/FIR8.cpp:56 VARIABLE add_ln56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_206_p2 SOURCE c_untimed/FIR8.cpp:50 VARIABLE icmp_ln50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_212_p2 SOURCE c_untimed/FIR8.cpp:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_218_p3 SOURCE c_untimed/FIR8.cpp:50 VARIABLE select_ln50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 245.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
Execute         syn_report -model FIR8 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 257.52 MHz
Command       autosyn done; 0.39 sec.
Command     csynth_design done; 9.01 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 26.148 MB.
Execute     write_ini ./FIR8.cfg 
Execute       send_msg_by_id INFO @200-1915@%s ./FIR8.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 /opt/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /opt/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component opened at Tue Sep 30 12:31:09 KST 2025
Execute       ap_set_clock -name default -period 1000 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
Execute       set_part xa7a100t-csg324-2I 
Execute         create_platform xa7a100t-csg324-2I -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
Command         create_platform done; 0.4 sec.
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.5 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 0.54 sec.
Execute     set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
Execute       create_platform xa7a100tcsg324-2I -board  
Command       create_platform done; 0.19 sec.
Execute       source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector c_untimed/FIR8.cpp -- -fhls -DFIR_MAC_VERSION -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 277.242 MB.
Execute         set_directive_top FIR8 -name=FIR8 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /opt/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c_untimed/FIR8.cpp as C++
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang c_untimed/FIR8.cpp -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -E -DFIR_MAC_VERSION -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -DFIR_MAC_VERSION -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.55 seconds; current allocated memory: 277.695 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -args  "/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.08 sec.
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.54 sec.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc > /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR8 -mllvm -hls-db-dir -mllvm /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=1000 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=270 -x ir /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I 2> /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45 Compile/Link (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 40 Unroll/Inline (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34 Unroll/Inline (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Unroll/Inline (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Unroll/Inline (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Array/Struct (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Array/Struct (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Array/Struct (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Array/Struct (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 32 Array/Struct (step 5) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 32 Performance (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Performance (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Performance (step 3) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 31 Performance (step 4) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 35 HW Transforms (step 1) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 44 HW Transforms (step 2) (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
INFO: [HLS 214-376] automatically set the pipeline for Loop< SHIFTER_LOOP> at c_untimed/FIR8.cpp:51:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MACC_LOOP> at c_untimed/FIR8.cpp:61:5 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.29 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.76 seconds; current allocated memory: 287.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.621 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR8 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.0.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.742 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc to /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.406 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.621 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 7.4 sec.
Execute       ap_eval exec zip -j /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
Execute         ap_set_top_model FIR8 
Execute         get_model_list FIR8 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model FIR8 
Execute         preproc_iomode -model FIR8_Pipeline_MACC_LOOP 
Execute         preproc_iomode -model FIR8_Pipeline_SHIFTER_LOOP 
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Configuring Module : FIR8_Pipeline_SHIFTER_LOOP ...
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         apply_spec_resource_limit FIR8_Pipeline_SHIFTER_LOOP 
INFO-FLOW: Configuring Module : FIR8_Pipeline_MACC_LOOP ...
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         apply_spec_resource_limit FIR8_Pipeline_MACC_LOOP 
INFO-FLOW: Configuring Module : FIR8 ...
Execute         set_default_model FIR8 
Execute         apply_spec_resource_limit FIR8 
INFO-FLOW: Model list for preprocess: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Preprocessing Module: FIR8_Pipeline_SHIFTER_LOOP ...
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         cdfg_preprocess -model FIR8_Pipeline_SHIFTER_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_SHIFTER_LOOP 
INFO-FLOW: Preprocessing Module: FIR8_Pipeline_MACC_LOOP ...
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         cdfg_preprocess -model FIR8_Pipeline_MACC_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_MACC_LOOP 
INFO-FLOW: Preprocessing Module: FIR8 ...
Execute         set_default_model FIR8 
Execute         cdfg_preprocess -model FIR8 
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for synthesis: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         schedule -model FIR8_Pipeline_SHIFTER_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8_Pipeline_SHIFTER_LOOP.
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         bind -model FIR8_Pipeline_SHIFTER_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.bind.adb -f 
INFO-FLOW: Finish binding FIR8_Pipeline_SHIFTER_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         schedule -model FIR8_Pipeline_MACC_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8_Pipeline_MACC_LOOP.
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         bind -model FIR8_Pipeline_MACC_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.bind.adb -f 
INFO-FLOW: Finish binding FIR8_Pipeline_MACC_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8 
Execute         schedule -model FIR8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8.
Execute         set_default_model FIR8 
Execute         bind -model FIR8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bind.adb -f 
INFO-FLOW: Finish binding FIR8.
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess FIR8_Pipeline_SHIFTER_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_MACC_LOOP 
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for RTL generation: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8_Pipeline_SHIFTER_LOOP -top_prefix FIR8_ -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_SHIFTER_LOOP' pipeline 'SHIFTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_SHIFTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.258 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8_Pipeline_SHIFTER_LOOP -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8_FIR8_Pipeline_SHIFTER_LOOP 
Execute         gen_rtl FIR8_Pipeline_SHIFTER_LOOP -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8_FIR8_Pipeline_SHIFTER_LOOP 
Execute         syn_report -csynth -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_SHIFTER_LOOP_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_SHIFTER_LOOP_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8_Pipeline_SHIFTER_LOOP -f -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.adb 
Execute         db_write -model FIR8_Pipeline_SHIFTER_LOOP -bindview -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8_Pipeline_SHIFTER_LOOP -p /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8_Pipeline_MACC_LOOP -top_prefix FIR8_ -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_MACC_LOOP' pipeline 'MACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_MACC_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.258 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8_Pipeline_MACC_LOOP -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8_FIR8_Pipeline_MACC_LOOP 
Execute         gen_rtl FIR8_Pipeline_MACC_LOOP -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8_FIR8_Pipeline_MACC_LOOP 
Execute         syn_report -csynth -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_MACC_LOOP_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_MACC_LOOP_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8_Pipeline_MACC_LOOP -f -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.adb 
Execute         db_write -model FIR8_Pipeline_MACC_LOOP -bindview -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8_Pipeline_MACC_LOOP -p /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8 -top_prefix  -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [RTMG 210-278] Implementing memory 'FIR8_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.258 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8 
Execute         syn_report -csynth -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8 -f -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.adb 
Execute         db_write -model FIR8 -bindview -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8 -p /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8 
Execute         export_constraint_db -f -tool general -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         syn_report -designview -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.design.xml 
Execute         syn_report -csynthDesign -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.rpt -MHOut /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -wcfg -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model FIR8 -o /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.protoinst 
Execute         sc_get_clocks FIR8 
Execute         sc_get_portdomain FIR8 
INFO-FLOW: Model list for RTL component generation: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Handling components in module [FIR8_Pipeline_SHIFTER_LOOP] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
INFO-FLOW: Found component FIR8_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR8_Pipeline_MACC_LOOP] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
INFO-FLOW: Found component FIR8_mac_muladd_8ns_6ns_16ns_16_4_1.
INFO-FLOW: Append model FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: Found component FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
INFO-FLOW: Append model FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
INFO-FLOW: Found component FIR8_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR8] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO-FLOW: Found component FIR8_shift_reg_RAM_AUTO_1R1W.
INFO-FLOW: Append model FIR8_shift_reg_RAM_AUTO_1R1W
INFO-FLOW: Append model FIR8_Pipeline_SHIFTER_LOOP
INFO-FLOW: Append model FIR8_Pipeline_MACC_LOOP
INFO-FLOW: Append model FIR8
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR8_flow_control_loop_pipe_sequential_init FIR8_mac_muladd_8ns_6ns_16ns_16_4_1 FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R FIR8_flow_control_loop_pipe_sequential_init FIR8_shift_reg_RAM_AUTO_1R1W FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: To file: write model FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR8_shift_reg_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FIR8_Pipeline_SHIFTER_LOOP
INFO-FLOW: To file: write model FIR8_Pipeline_MACC_LOOP
INFO-FLOW: To file: write model FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=1000.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vhdl' dstVlogDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vlog' tclDir='/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db' modelList='FIR8_flow_control_loop_pipe_sequential_init
FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
FIR8_flow_control_loop_pipe_sequential_init
FIR8_shift_reg_RAM_AUTO_1R1W
FIR8_Pipeline_SHIFTER_LOOP
FIR8_Pipeline_MACC_LOOP
FIR8
' expOnly='0'
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.336 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR8_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR8_flow_control_loop_pipe_sequential_init
FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
FIR8_flow_control_loop_pipe_sequential_init
FIR8_shift_reg_RAM_AUTO_1R1W
FIR8_Pipeline_SHIFTER_LOOP
FIR8_Pipeline_MACC_LOOP
FIR8
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-be.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.dataonly.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         sc_get_clocks FIR8 
Execute         source /home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR8 MODULE2INSTS {FIR8 FIR8 FIR8_Pipeline_SHIFTER_LOOP grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 FIR8_Pipeline_MACC_LOOP grp_FIR8_Pipeline_MACC_LOOP_fu_59} INST2MODULE {FIR8 FIR8 grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 FIR8_Pipeline_SHIFTER_LOOP grp_FIR8_Pipeline_MACC_LOOP_fu_59 FIR8_Pipeline_MACC_LOOP} INSTDATA {FIR8 {DEPTH 1 CHILDREN {grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 grp_FIR8_Pipeline_MACC_LOOP_fu_59}} grp_FIR8_Pipeline_SHIFTER_LOOP_fu_51 {DEPTH 2 CHILDREN {}} grp_FIR8_Pipeline_MACC_LOOP_fu_59 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR8_Pipeline_SHIFTER_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_98_p2 SOURCE c_untimed/FIR8.cpp:53 VARIABLE icmp_ln53 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_104_p2 SOURCE c_untimed/FIR8.cpp:56 VARIABLE add_ln56 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_115_p2 SOURCE c_untimed/FIR8.cpp:51 VARIABLE add_ln51 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FIR8_Pipeline_MACC_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_90_p2 SOURCE c_untimed/FIR8.cpp:61 VARIABLE icmp_ln61 LOOP MACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_96_p2 SOURCE c_untimed/FIR8.cpp:61 VARIABLE add_ln61 LOOP MACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:62 VARIABLE mul_ln62 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:62 VARIABLE zext_ln62_2 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:62 VARIABLE acc_1 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME filter_taps_U SOURCE {} VARIABLE filter_taps LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} FIR8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME shift_reg_U SOURCE {} VARIABLE shift_reg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 322.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
Execute         syn_report -model FIR8 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 218.82 MHz
Command       autosyn done; 0.59 sec.
Command     csynth_design done; 8.11 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 45.133 MB.
Execute     write_ini ./FIR8.cfg 
Execute       send_msg_by_id INFO @200-1915@%s ./FIR8.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 /opt/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /opt/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component opened at Wed Oct 01 06:41:13 KST 2025
Execute       ap_set_clock -name default -period 1000 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
Execute       set_part xa7a100t-csg324-2I 
Execute         create_platform xa7a100t-csg324-2I -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
Command         create_platform done; 2.32 sec.
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.57 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.67 sec.
Execute     set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
Execute       create_platform xa7a100tcsg324-2I -board  
Command       create_platform done; 0.57 sec.
Execute       source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector c_untimed/FIR8.cpp -- -fhls -DFIR_MAC_VERSION_MPW -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.21 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 277.254 MB.
Execute         set_directive_top FIR8 -name=FIR8 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /opt/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c_untimed/FIR8.cpp as C++
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang c_untimed/FIR8.cpp -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -E -DFIR_MAC_VERSION_MPW -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.err.log
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:41:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:42:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:43:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 1.98 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.37 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.422 MB.
Command   ap_source done; error code: 1; 5.79 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 /opt/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /opt/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component opened at Wed Oct 01 06:43:04 KST 2025
Execute       ap_set_clock -name default -period 1000 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
Execute       set_part xa7a100t-csg324-2I 
Execute         create_platform xa7a100t-csg324-2I -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
Command         create_platform done; 0.76 sec.
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 0.95 sec.
Execute     set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
Execute       create_platform xa7a100tcsg324-2I -board  
Execute       source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector c_untimed/FIR8.cpp -- -fhls -DFIR_MAC_VERSION_MPW -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.49 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.57 seconds; current allocated memory: 277.109 MB.
Execute         set_directive_top FIR8 -name=FIR8 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /opt/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c_untimed/FIR8.cpp as C++
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang c_untimed/FIR8.cpp -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -E -DFIR_MAC_VERSION_MPW -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/.systemc_flag -fix-errors /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  -directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/all.directive.json -fix-errors /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.93 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xa7a100t-csg324-2I -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp -DFIR_MAC_VERSION_MPW -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=1000 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot -I /opt/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 2.93 seconds. Elapsed time: 4.82 seconds; current allocated memory: 278.105 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -args  "/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.g.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -args /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -args /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /opt/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.05 sec.
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR8 -reflow-float-conversion -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -args /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 
INFO-FLOW: run_clang exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc > /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR8 -mllvm -hls-db-dir -mllvm /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=1000 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=270 -x ir /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xa7a100tcsg324-2I 2> /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 551 Compile/Link (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48 Unroll/Inline (step 1) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39 Unroll/Inline (step 2) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Unroll/Inline (step 3) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Unroll/Inline (step 4) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Array/Struct (step 1) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Array/Struct (step 2) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Array/Struct (step 3) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Array/Struct (step 4) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Array/Struct (step 5) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37 Performance (step 1) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Performance (step 2) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Performance (step 3) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36 Performance (step 4) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39 HW Transforms (step 1) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 48 HW Transforms (step 2) (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< SHIFTER_LOOP> at c_untimed/FIR8.cpp:73:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MACC_LOOP> at c_untimed/FIR8.cpp:83:5 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0.86 seconds. CPU system time: 2.16 seconds. Elapsed time: 8.01 seconds; current allocated memory: 287.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.797 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR8 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.0.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.prechk.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.816 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.g.1.bc to /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.1.tmp.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.445 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.2.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.746 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.32 sec.
Command       elaborate done; 13.15 sec.
Execute       ap_eval exec zip -j /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
Execute         ap_set_top_model FIR8 
Execute         get_model_list FIR8 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model FIR8 
Execute         preproc_iomode -model FIR8_Pipeline_MACC_LOOP 
Execute         preproc_iomode -model FIR8_Pipeline_SHIFTER_LOOP 
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Configuring Module : FIR8_Pipeline_SHIFTER_LOOP ...
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         apply_spec_resource_limit FIR8_Pipeline_SHIFTER_LOOP 
INFO-FLOW: Configuring Module : FIR8_Pipeline_MACC_LOOP ...
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         apply_spec_resource_limit FIR8_Pipeline_MACC_LOOP 
INFO-FLOW: Configuring Module : FIR8 ...
Execute         set_default_model FIR8 
Execute         apply_spec_resource_limit FIR8 
INFO-FLOW: Model list for preprocess: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Preprocessing Module: FIR8_Pipeline_SHIFTER_LOOP ...
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         cdfg_preprocess -model FIR8_Pipeline_SHIFTER_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_SHIFTER_LOOP 
INFO-FLOW: Preprocessing Module: FIR8_Pipeline_MACC_LOOP ...
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         cdfg_preprocess -model FIR8_Pipeline_MACC_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_MACC_LOOP 
INFO-FLOW: Preprocessing Module: FIR8 ...
Execute         set_default_model FIR8 
Execute         cdfg_preprocess -model FIR8 
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for synthesis: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         schedule -model FIR8_Pipeline_SHIFTER_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8_Pipeline_SHIFTER_LOOP.
Execute         set_default_model FIR8_Pipeline_SHIFTER_LOOP 
Execute         bind -model FIR8_Pipeline_SHIFTER_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.bind.adb -f 
INFO-FLOW: Finish binding FIR8_Pipeline_SHIFTER_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         schedule -model FIR8_Pipeline_MACC_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8_Pipeline_MACC_LOOP.
Execute         set_default_model FIR8_Pipeline_MACC_LOOP 
Execute         bind -model FIR8_Pipeline_MACC_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.bind.adb -f 
INFO-FLOW: Finish binding FIR8_Pipeline_MACC_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FIR8 
Execute         schedule -model FIR8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.sched.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.sched.adb -f 
INFO-FLOW: Finish scheduling FIR8.
Execute         set_default_model FIR8 
Execute         bind -model FIR8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.062 MB.
Execute         syn_report -verbosereport -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.bind.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.bind.adb -f 
INFO-FLOW: Finish binding FIR8.
Execute         get_model_list FIR8 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess FIR8_Pipeline_SHIFTER_LOOP 
Execute         rtl_gen_preprocess FIR8_Pipeline_MACC_LOOP 
Execute         rtl_gen_preprocess FIR8 
INFO-FLOW: Model list for RTL generation: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8_Pipeline_SHIFTER_LOOP -top_prefix FIR8_ -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_SHIFTER_LOOP' pipeline 'SHIFTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_SHIFTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.062 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8_Pipeline_SHIFTER_LOOP -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8_FIR8_Pipeline_SHIFTER_LOOP 
Execute         gen_rtl FIR8_Pipeline_SHIFTER_LOOP -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8_FIR8_Pipeline_SHIFTER_LOOP 
Execute         syn_report -csynth -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_SHIFTER_LOOP_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_SHIFTER_LOOP_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8_Pipeline_SHIFTER_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8_Pipeline_SHIFTER_LOOP -f -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.adb 
Execute         db_write -model FIR8_Pipeline_SHIFTER_LOOP -bindview -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8_Pipeline_SHIFTER_LOOP -p /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8_Pipeline_MACC_LOOP -top_prefix FIR8_ -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_MACC_LOOP' pipeline 'MACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_MACC_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.11 seconds; current allocated memory: 319.062 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8_Pipeline_MACC_LOOP -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8_FIR8_Pipeline_MACC_LOOP 
Execute         gen_rtl FIR8_Pipeline_MACC_LOOP -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8_FIR8_Pipeline_MACC_LOOP 
Execute         syn_report -csynth -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_MACC_LOOP_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_Pipeline_MACC_LOOP_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8_Pipeline_MACC_LOOP -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8_Pipeline_MACC_LOOP -f -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.adb 
Execute         db_write -model FIR8_Pipeline_MACC_LOOP -bindview -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8_Pipeline_MACC_LOOP -p /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FIR8 -top_prefix  -sub_prefix FIR8_ -mg_file /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [RTMG 210-278] Implementing memory 'FIR8_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 319.062 MB.
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vhdl -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/vhdl/FIR8 
Execute         gen_rtl FIR8 -istop -style xilinx -f -lang vlog -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/verilog/FIR8 
Execute         syn_report -csynth -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -rtlxml -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/FIR8_csynth.xml 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -verbosereport -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.verbose.rpt 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         db_write -model FIR8 -f -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.adb 
Execute         db_write -model FIR8 -bindview -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FIR8 -p /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8 
Execute         export_constraint_db -f -tool general -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         syn_report -designview -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.design.xml 
Execute         syn_report -csynthDesign -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.rpt -MHOut /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xa7a100t-csg324-2I 
Execute             ap_family_info -name xa7a100t-csg324-2I -data names 
Execute             ap_part_info -quiet -name xa7a100t-csg324-2I -data family 
Execute         syn_report -wcfg -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model FIR8 -o /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.protoinst 
Execute         sc_get_clocks FIR8 
Execute         sc_get_portdomain FIR8 
INFO-FLOW: Model list for RTL component generation: FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Handling components in module [FIR8_Pipeline_SHIFTER_LOOP] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
INFO-FLOW: Found component FIR8_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR8_Pipeline_MACC_LOOP] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
INFO-FLOW: Found component FIR8_mac_muladd_8ns_6ns_16ns_16_4_1.
INFO-FLOW: Append model FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: Found component FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
INFO-FLOW: Append model FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
INFO-FLOW: Found component FIR8_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FIR8] ... 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO-FLOW: Found component FIR8_shift_reg_RAM_AUTO_1R1W.
INFO-FLOW: Append model FIR8_shift_reg_RAM_AUTO_1R1W
INFO-FLOW: Append model FIR8_Pipeline_SHIFTER_LOOP
INFO-FLOW: Append model FIR8_Pipeline_MACC_LOOP
INFO-FLOW: Append model FIR8
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR8_flow_control_loop_pipe_sequential_init FIR8_mac_muladd_8ns_6ns_16ns_16_4_1 FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R FIR8_flow_control_loop_pipe_sequential_init FIR8_shift_reg_RAM_AUTO_1R1W FIR8_Pipeline_SHIFTER_LOOP FIR8_Pipeline_MACC_LOOP FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: To file: write model FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
INFO-FLOW: To file: write model FIR8_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FIR8_shift_reg_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FIR8_Pipeline_SHIFTER_LOOP
INFO-FLOW: To file: write model FIR8_Pipeline_MACC_LOOP
INFO-FLOW: To file: write model FIR8
INFO-FLOW: Generating /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=1000.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vhdl' dstVlogDir='/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/vlog' tclDir='/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db' modelList='FIR8_flow_control_loop_pipe_sequential_init
FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
FIR8_flow_control_loop_pipe_sequential_init
FIR8_shift_reg_RAM_AUTO_1R1W
FIR8_Pipeline_SHIFTER_LOOP
FIR8_Pipeline_MACC_LOOP
FIR8
' expOnly='0'
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.compgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.compgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.23 seconds; current allocated memory: 322.035 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR8_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR8_flow_control_loop_pipe_sequential_init
FIR8_mac_muladd_8ns_6ns_16ns_16_4_1
FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
FIR8_flow_control_loop_pipe_sequential_init
FIR8_shift_reg_RAM_AUTO_1R1W
FIR8_Pipeline_SHIFTER_LOOP
FIR8_Pipeline_MACC_LOOP
FIR8
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/top-io-be.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.rtl_wrap.cfg.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.compgen.dataonly.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_SHIFTER_LOOP.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8_Pipeline_MACC_LOOP.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.tbgen.tcl 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xa7a100t-csg324-2I -data names -quiet 
Execute         ap_part_info -name xa7a100t-csg324-2I -data info -quiet 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/FIR8.constraint.tcl 
Execute         sc_get_clocks FIR8 
Execute         source /home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR8 MODULE2INSTS {FIR8 FIR8 FIR8_Pipeline_SHIFTER_LOOP grp_FIR8_Pipeline_SHIFTER_LOOP_fu_63 FIR8_Pipeline_MACC_LOOP grp_FIR8_Pipeline_MACC_LOOP_fu_71} INST2MODULE {FIR8 FIR8 grp_FIR8_Pipeline_SHIFTER_LOOP_fu_63 FIR8_Pipeline_SHIFTER_LOOP grp_FIR8_Pipeline_MACC_LOOP_fu_71 FIR8_Pipeline_MACC_LOOP} INSTDATA {FIR8 {DEPTH 1 CHILDREN {grp_FIR8_Pipeline_SHIFTER_LOOP_fu_63 grp_FIR8_Pipeline_MACC_LOOP_fu_71}} grp_FIR8_Pipeline_SHIFTER_LOOP_fu_63 {DEPTH 2 CHILDREN {}} grp_FIR8_Pipeline_MACC_LOOP_fu_71 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR8_Pipeline_SHIFTER_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_98_p2 SOURCE c_untimed/FIR8.cpp:75 VARIABLE icmp_ln75 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_104_p2 SOURCE c_untimed/FIR8.cpp:78 VARIABLE add_ln78 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_115_p2 SOURCE c_untimed/FIR8.cpp:73 VARIABLE add_ln73 LOOP SHIFTER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FIR8_Pipeline_MACC_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_90_p2 SOURCE c_untimed/FIR8.cpp:83 VARIABLE icmp_ln83 LOOP MACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_96_p2 SOURCE c_untimed/FIR8.cpp:83 VARIABLE add_ln83 LOOP MACC_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:84 VARIABLE mul_ln84 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:84 VARIABLE zext_ln84_2 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U3 SOURCE c_untimed/FIR8.cpp:84 VARIABLE acc_1 LOOP MACC_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME filter_taps_U SOURCE {} VARIABLE filter_taps LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} FIR8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln86_fu_83_p2 SOURCE c_untimed/FIR8.cpp:86 VARIABLE icmp_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_fu_89_p2 SOURCE c_untimed/FIR8.cpp:88 VARIABLE acc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_105_p3 SOURCE c_untimed/FIR8.cpp:86 VARIABLE select_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME shift_reg_U SOURCE {} VARIABLE shift_reg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.42 seconds; current allocated memory: 323.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
Execute         syn_report -model FIR8 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 218.82 MHz
Command       autosyn done; 1.17 sec.
Command     csynth_design done; 14.92 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 46.129 MB.
Execute     write_ini ./FIR8.cfg 
Execute       send_msg_by_id INFO @200-1915@%s ./FIR8.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
Execute     cleanup_all 
