/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [2:0] _02_;
  reg [2:0] _03_;
  wire [16:0] _04_;
  reg [7:0] _05_;
  wire [4:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[0];
  assign celloutsig_0_41z = ~in_data[95];
  assign celloutsig_0_36z = ~celloutsig_0_20z;
  assign celloutsig_0_1z = ~in_data[78];
  assign celloutsig_0_92z = ~celloutsig_0_44z;
  assign celloutsig_1_3z = ~in_data[190];
  assign celloutsig_1_7z = ~in_data[114];
  assign celloutsig_0_18z = ~celloutsig_0_3z;
  assign celloutsig_0_32z = celloutsig_0_27z[0] | celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[152] | in_data[173];
  assign celloutsig_1_19z = celloutsig_1_11z[5] | celloutsig_1_4z[5];
  assign celloutsig_0_24z = celloutsig_0_41z | in_data[28];
  assign celloutsig_0_25z = celloutsig_0_13z | celloutsig_0_18z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 11'h000;
    else _01_ <= in_data[79:69];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 3'h0;
    else _03_ <= _02_;
  reg [3:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_15z, celloutsig_0_86z };
  assign out_data[3:0] = _23_;
  reg [16:0] _24_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 17'h00000;
    else _24_ <= { in_data[163:154], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign { _04_[16:15], _00_, _04_[13:0] } = _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 8'h00;
    else _05_ <= { in_data[39:38], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z };
  reg [3:0] _26_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 4'h0;
    else _26_ <= { _04_[13:11], celloutsig_1_7z };
  assign out_data[131:128] = _26_;
  reg [4:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 5'h00;
    else _27_ <= { in_data[84:81], celloutsig_0_0z };
  assign { _06_[4:3], _02_ } = _27_;
  assign celloutsig_0_3z = { _06_[4:3], _02_[2:1] } != { in_data[20], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_30z = { _06_[3], _02_[2:1], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_5z, _05_, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z } != { in_data[28:20], _06_[4:3], _02_, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z, _06_[4:3], _02_, in_data[95], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_0_38z = { _01_[7:1], celloutsig_0_24z } != celloutsig_0_34z[7:0];
  assign celloutsig_0_40z = { celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_15z } != { in_data[84:81], _03_, celloutsig_0_3z, celloutsig_0_38z };
  assign celloutsig_0_42z = { celloutsig_0_33z[7:1], celloutsig_0_41z } != _01_[9:2];
  assign celloutsig_0_6z = { _06_[3], _02_[2], celloutsig_0_4z, celloutsig_0_0z } != { in_data[55:54], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_7z = { _06_[4:3], _02_[2] } != { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[172], celloutsig_1_0z, celloutsig_1_0z } != in_data[163:161];
  assign celloutsig_0_13z = { celloutsig_0_41z, celloutsig_0_6z } != { celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_19z[5], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } != { celloutsig_0_15z[1:0], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_19z[3:1], in_data[95], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_0z } != { in_data[32:23], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z, _06_[4:3], _02_, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_4z, _05_, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_1z } ~^ { _01_[10:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_33z = { in_data[95:88], celloutsig_0_22z } ~^ { in_data[68:64], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_18z };
  assign celloutsig_0_34z = { in_data[95], _05_ } ~^ { celloutsig_0_21z[4:2], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[150:145] ~^ in_data[187:182];
  assign celloutsig_1_5z = { celloutsig_1_4z[4:3], celloutsig_1_0z } ~^ { in_data[155:154], celloutsig_1_3z };
  assign celloutsig_1_11z = _04_[12:3] ~^ { _04_[15], _00_, _04_[13:6] };
  assign celloutsig_0_15z = in_data[81:79] ~^ { in_data[23:22], celloutsig_0_8z };
  assign celloutsig_0_19z = { _05_[0], celloutsig_0_7z, celloutsig_0_1z, _06_[4:3], _02_, celloutsig_0_0z } ~^ { _05_[3:1], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_21z = { _05_[7:3], celloutsig_0_4z } ~^ { celloutsig_0_19z[6:3], celloutsig_0_0z, in_data[95] };
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_25z } ~^ { celloutsig_0_19z[7:6], celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_44z = ~((celloutsig_0_15z[0] & celloutsig_0_31z[10]) | (_05_[1] & celloutsig_0_4z));
  assign celloutsig_0_45z = ~((celloutsig_0_24z & celloutsig_0_36z) | (celloutsig_0_6z & celloutsig_0_44z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_68z = ~((celloutsig_0_40z & celloutsig_0_31z[0]) | (celloutsig_0_20z & celloutsig_0_45z));
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_7z) | (in_data[93] & celloutsig_0_7z));
  assign celloutsig_0_81z = ~((1'h1 & celloutsig_0_68z) | (celloutsig_0_42z & celloutsig_0_4z));
  assign celloutsig_0_86z = ~((celloutsig_0_81z & _03_[2]) | (celloutsig_0_45z & celloutsig_0_31z[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & _05_[4]) | (celloutsig_0_41z & celloutsig_0_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_8z) | (celloutsig_0_11z & celloutsig_0_3z));
  assign celloutsig_0_16z = ~((in_data[83] & celloutsig_0_3z) | (celloutsig_0_5z & _06_[3]));
  assign celloutsig_0_17z = ~((celloutsig_0_0z & celloutsig_0_12z) | (in_data[73] & celloutsig_0_41z));
  assign _04_[14] = _00_;
  assign _06_[2:0] = _02_;
  assign { out_data[96], out_data[32] } = { celloutsig_1_19z, celloutsig_0_92z };
endmodule
