`timescale 1ns/10ps
`include 'simutest.v'
 module testbed();
 
 reg a;
 reg b;
 wire c;
 
 simutest simutest(.c(c), .b(b), .a(a));
 
 initial begin 
	$dumpfile("test.vcd");
	$dumpvars;
 end 
 
 initial begin
	#1 a = 0;
		b = 0;
	#2 a = 0;
		b = 1;
	#3 a = 1;
		b = 0;
	#4 a = 1;
		b = 1;
 end 