Oh no...

Cycle: 9
RARS instruction number: 9	Instruction: addi x4,x4,1
Expected:	Register Write to Reg: 0x04 Val: 0x00000002
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

Cycle: 10
RARS instruction number: 11	Instruction: addi x6,x0,1
Expected:	Register Write to Reg: 0x06 Val: 0x00000001
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

Cycle: 11
RARS instruction number: na	Instruction: na
Expected:	Execution stopped
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Student execution improperly continued

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


