{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526197250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526197250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:29:57 2014 " "Processing started: Sun Jan 12 19:29:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526197250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526197250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526197250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389526197906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram " "Found entity 1: myram" {  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526198031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389526198031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex17.v 1 1 " "Using design file ex17.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex17 " "Found entity 1: ex17" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526198093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389526198093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex17 " "Elaborating entity \"ex17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1389526198093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram myram:myram_inst " "Elaborating entity \"myram\" for hierarchy \"myram:myram_inst\"" {  } { { "ex17.v" "myram_inst" { Text "D:/FpgaExample/ex17/ex17.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526198156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram:myram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram:myram_inst\|altsyncram:altsyncram_component\"" {  } { { "myram.v" "altsyncram_component" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526198375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram:myram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram:myram_inst\|altsyncram:altsyncram_component\"" {  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389526198406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram:myram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram:myram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526198406 ""}  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389526198406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8h1 " "Found entity 1: altsyncram_u8h1" {  } { { "db/altsyncram_u8h1.tdf" "" { Text "D:/FpgaExample/ex17/db/altsyncram_u8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526198500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389526198500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8h1 myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated " "Elaborating entity \"altsyncram_u8h1\" for hierarchy \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526198500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526198625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389526198625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:uut_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:uut_lcd_driver\"" {  } { { "ex17.v" "uut_lcd_driver" { Text "D:/FpgaExample/ex17/ex17.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526198625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 lcd_driver.v(96) " "Verilog HDL assignment warning at lcd_driver.v(96): truncated value with size 9 to match size of target (6)" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389526198656 "|ex17|lcd_driver:uut_lcd_driver"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 83 -1 0 } } { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389526200015 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389526200015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en VCC " "Pin \"lcd_en\" is stuck at VCC" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[0\] GND " "Pin \"lcd_db_g\[0\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[1\] GND " "Pin \"lcd_db_g\[1\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[2\] GND " "Pin \"lcd_db_g\[2\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[3\] GND " "Pin \"lcd_db_g\[3\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[4\] GND " "Pin \"lcd_db_g\[4\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[5\] GND " "Pin \"lcd_db_g\[5\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526200078 "|ex17|lcd_db_g[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1389526200078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1389526200359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1389526201140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1389526201140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1389526201234 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1389526201234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1389526201234 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1389526201234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1389526201234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526201312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:30:01 2014 " "Processing ended: Sun Jan 12 19:30:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526201312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526201312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526201312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526201312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526203328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526203328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:30:03 2014 " "Processing started: Sun Jan 12 19:30:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526203328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526203328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex17 -c ex17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526203328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389526203515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex17 EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"ex17\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1389526203578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1389526203734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1389526203734 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a22 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a26 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a18 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a30 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a25 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a21 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a17 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a29 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a20 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a24 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a16 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a28 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a27 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a23 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a19 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a31 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a10 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a9 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a8 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a11 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a5 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a6 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a4 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a7 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a2 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a1 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a0 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a3 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a13 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a14 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a12 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a15 " "Atom \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 "|ex17|myram:myram_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1389526203812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1389526204812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1389526204859 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1389526205484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1389526205484 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 621 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 623 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 625 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 627 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1389526205484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 629 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1389526205484 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1389526205484 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1389526205500 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1389526205515 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en " "Pin lcd_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_en } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 8 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_clk " "Pin lcd_clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_clk } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_hsy " "Pin lcd_hsy not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_hsy } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 10 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_hsy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_vsy " "Pin lcd_vsy not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_vsy } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 11 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_vsy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_r\[0\] " "Pin lcd_db_r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_r[0] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_r\[1\] " "Pin lcd_db_r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_r[1] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_r\[2\] " "Pin lcd_db_r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_r[2] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_r\[3\] " "Pin lcd_db_r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_r[3] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_r\[4\] " "Pin lcd_db_r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_r[4] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[0\] " "Pin lcd_db_g\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[0] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[1\] " "Pin lcd_db_g\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[1] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[2\] " "Pin lcd_db_g\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[2] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[3\] " "Pin lcd_db_g\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[3] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[4\] " "Pin lcd_db_g\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[4] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_g\[5\] " "Pin lcd_db_g\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_g[5] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_b\[0\] " "Pin lcd_db_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_b[0] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_b\[1\] " "Pin lcd_db_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_b[1] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_b\[2\] " "Pin lcd_db_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_b[2] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_b\[3\] " "Pin lcd_db_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_b[3] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_db_b\[4\] " "Pin lcd_db_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { lcd_db_b[4] } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_db_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 5 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { rst_n } } } { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 6 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1389526206453 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1389526206453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex17.sdc " "Synopsys Design Constraints File file not found: 'ex17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1389526206953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1389526206953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1389526206968 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1389526206968 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1389526206968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1389526206984 ""}  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 5 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 616 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1389526206984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1389526206984 ""}  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 6 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FpgaExample/ex17/" { { 0 { 0 ""} 0 617 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1389526206984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1389526207328 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1389526207328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1389526207328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1389526207343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1389526207343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1389526207343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1389526207562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1389526207562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1389526207562 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1389526207562 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1389526207562 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1389526207562 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1389526207562 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1389526207562 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1389526207562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1389526207625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1389526208781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1389526208875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1389526208875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1389526209359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1389526209359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1389526209843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/FpgaExample/ex17/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1389526210859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1389526210859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1389526211250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1389526211250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1389526211250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1389526211359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1389526211671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1389526211718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1389526212109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526215812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:30:15 2014 " "Processing ended: Sun Jan 12 19:30:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526215812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526215812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526215812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526215812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526217781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526217781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:30:17 2014 " "Processing started: Sun Jan 12 19:30:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526217781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526217781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex17 -c ex17 " "Command: quartus_sta ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526217781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1389526217984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389526218234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526218390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526218390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:30:18 2014 " "Processing started: Sun Jan 12 19:30:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526218390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526218390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex17 -c ex17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526218390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1389526218421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1389526218421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex17.sdc " "Synopsys Design Constraints File file not found: 'ex17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1389526218921 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1389526218921 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1389526218921 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1389526218921 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1389526219046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1389526219046 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1389526219062 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1389526219078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1389526219093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.114 " "Worst-case setup slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114      -160.459 clk  " "   -3.114      -160.459 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526219093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk  " "    0.453         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526219109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526219109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526219109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -165.820 clk  " "   -3.201      -165.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526219125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526219125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1389526219187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1389526219234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1389526219921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1389526219953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1389526220046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1389526220187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1389526220187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.857 " "Worst-case setup slack is -2.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.857      -143.100 clk  " "   -2.857      -143.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526220203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526220218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -165.820 clk  " "   -3.201      -165.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220218 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1389526220265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1389526220437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1389526220437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.804 " "Worst-case setup slack is -0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804       -25.823 clk  " "   -0.804       -25.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526220453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1389526220453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -77.529 clk  " "   -3.000       -77.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1389526220468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1389526220468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526220546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:30:20 2014 " "Processing ended: Sun Jan 12 19:30:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526220546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526220546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526220546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526220546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1389526220750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1389526220750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526220921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:30:20 2014 " "Processing ended: Sun Jan 12 19:30:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526220921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526220921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526220921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526220921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526222734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526222734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:30:22 2014 " "Processing started: Sun Jan 12 19:30:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526222734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526222734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex17 -c ex17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526222734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_8_1200mv_85c_slow.vho D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_8_1200mv_85c_slow.vho in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_8_1200mv_0c_slow.vho D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_8_1200mv_0c_slow.vho in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_min_1200mv_0c_fast.vho D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_min_1200mv_0c_fast.vho in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17.vho D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17.vho in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_8_1200mv_85c_vhd_slow.sdo D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_8_1200mv_85c_vhd_slow.sdo in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_8_1200mv_0c_vhd_slow.sdo D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_8_1200mv_0c_vhd_slow.sdo in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_min_1200mv_0c_vhd_fast.sdo D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_min_1200mv_0c_vhd_fast.sdo in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex17_vhd.sdo D:/FpgaExample/ex17/simulation/modelsim/ simulation " "Generated file ex17_vhd.sdo in folder \"D:/FpgaExample/ex17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389526223906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526223984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:30:23 2014 " "Processing ended: Sun Jan 12 19:30:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526223984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526223984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526223984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526223984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1389526224765 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526224765 ""}
