# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../arrayPackage.vhd" \
"../../../../../HDLModel/setBitIDOfVec.vhd" \
"../../../../../HDLModel/testbench/setBitIDOfVec_TB.vhd" \

# Do not sort compile order
nosort
