[General]
ipc_version=4
file=DPHY_RX_TOP
module=DPHY_RX_TOP
target_device=gw2a18-004
type=mipi_rx
version=3.1

[Config]
BYTE_ALIGN=true
CLK_LANE=true
DATA0_BEFORE_LANE=false
DATA1_BEFORE_LANE=false
DISABLE_IO=true
DPHY_LANES=1
EXT_CLK=false
HS_DATA0_IO_DELAY=32
HS_DATA1_IO_DELAY=32
IO_TYPE_TLVDS=true
LANE_0=true
LANE_1=true
LANE_2=false
LANE_3=false
LANE_ALIGN=true
LANG=0
MODE=8
Synthesis_tool=Synplify Pro
