$date
	Wed Apr 17 16:09:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OR_GATE_tb $end
$scope module OR $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # w_1 $end
$var wire 1 $ w_0 $end
$var wire 1 % out $end
$scope module NAND $end
$var wire 1 % out $end
$var wire 1 # in1 $end
$var wire 1 $ in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 $ out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 # out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
1#
0"
0!
$end
#2
1%
0$
1!
#4
0#
1$
1"
0!
#6
0$
1!
#8
