-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_HLS_FIR_filter_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    FIR_delays_read : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_coe_read : IN STD_LOGIC_VECTOR (9 downto 0);
    FIR_coe_read_14 : IN STD_LOGIC_VECTOR (12 downto 0);
    FIR_coe_read_15 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIR_coe_read_16 : IN STD_LOGIC_VECTOR (12 downto 0);
    FIR_coe_read_17 : IN STD_LOGIC_VECTOR (9 downto 0);
    x_n : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FIR_HLS_FIR_filter_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal FIR_coe_read_1_reg_357 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal FIR_delays_read_18_reg_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_19_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_20_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_21_reg_377 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_write_assign_fu_150_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_write_assign_reg_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln45_3_fu_146_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln45_fu_130_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal FIR_accu32_fu_168_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_fu_178_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln45_16_fu_205_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln45_26_fu_186_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln45_2_fu_138_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln45_fu_210_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_24_fu_216_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_25_fu_226_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln45_18_fu_238_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln45_3_fu_146_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln45_27_fu_234_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal sext_ln45_19_fu_243_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln45_5_fu_247_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_9_fu_253_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln45_20_fu_271_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln45_4_fu_142_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal and_ln45_4_fu_263_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal sext_ln45_21_fu_276_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln45_6_fu_280_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal mul_ln45_5_fu_134_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal and_ln45_5_fu_300_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal sext_ln45_23_fu_311_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln45_7_fu_315_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln45_3_fu_146_p10 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FIR_HLS_mul_32s_10s_42_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component FIR_HLS_mul_32s_13s_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component FIR_HLS_mul_32s_13s_45_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component FIR_HLS_mul_32s_14ns_46_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;



begin
    mul_32s_10s_42_1_1_U1 : component FIR_HLS_mul_32s_10s_42_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 42)
    port map (
        din0 => FIR_delays_write_assign_fu_150_p3,
        din1 => FIR_coe_read,
        dout => mul_ln45_fu_130_p2);

    mul_32s_10s_42_1_1_U2 : component FIR_HLS_mul_32s_10s_42_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 42)
    port map (
        din0 => FIR_delays_read_21_reg_377,
        din1 => FIR_coe_read_1_reg_357,
        dout => mul_ln45_5_fu_134_p2);

    mul_32s_13s_44_1_1_U3 : component FIR_HLS_mul_32s_13s_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 13,
        dout_WIDTH => 44)
    port map (
        din0 => sext_ln45_16_fu_205_p0,
        din1 => FIR_coe_read_14,
        dout => mul_ln45_2_fu_138_p2);

    mul_32s_13s_45_1_1_U4 : component FIR_HLS_mul_32s_13s_45_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 13,
        dout_WIDTH => 45)
    port map (
        din0 => sext_ln45_20_fu_271_p0,
        din1 => FIR_coe_read_16,
        dout => mul_ln45_4_fu_142_p2);

    mul_32s_14ns_46_1_1_U5 : component FIR_HLS_mul_32s_14ns_46_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 14,
        dout_WIDTH => 46)
    port map (
        din0 => sext_ln45_18_fu_238_p0,
        din1 => mul_ln45_3_fu_146_p1,
        dout => mul_ln45_3_fu_146_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FIR_coe_read_1_reg_357 <= FIR_coe_read_17;
                FIR_delays_read_18_reg_362 <= FIR_delays_read_27;
                FIR_delays_read_19_reg_367 <= FIR_delays_read_26;
                FIR_delays_read_20_reg_372 <= FIR_delays_read_25;
                FIR_delays_read_21_reg_377 <= FIR_delays_read;
                    FIR_delays_write_assign_reg_382(31 downto 16) <= FIR_delays_write_assign_fu_150_p3(31 downto 16);
                tmp_s_reg_387 <= add_ln45_6_fu_280_p2(46 downto 15);
            end if;
        end if;
    end process;
    FIR_delays_write_assign_reg_382(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FIR_accu32_fu_168_p4 <= mul_ln45_fu_130_p2(41 downto 15);
    FIR_delays_write_assign_fu_150_p3 <= (x_n & ap_const_lv16_0);
    add_ln45_5_fu_247_p2 <= std_logic_vector(signed(sext_ln45_27_fu_234_p1) + signed(sext_ln45_19_fu_243_p1));
    add_ln45_6_fu_280_p2 <= std_logic_vector(unsigned(and_ln45_4_fu_263_p3) + unsigned(sext_ln45_21_fu_276_p1));
    add_ln45_7_fu_315_p2 <= std_logic_vector(unsigned(and_ln45_5_fu_300_p3) + unsigned(sext_ln45_23_fu_311_p1));
    add_ln45_fu_210_p2 <= std_logic_vector(signed(sext_ln45_26_fu_186_p1) + signed(mul_ln45_2_fu_138_p2));
    and_ln45_4_fu_263_p3 <= (tmp_9_fu_253_p4 & ap_const_lv15_0);
    and_ln45_5_fu_300_p3 <= (tmp_s_reg_387 & ap_const_lv15_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= add_ln45_7_fu_315_p2(46 downto 31);
    ap_return_1 <= FIR_delays_read_20_reg_372;
    ap_return_2 <= FIR_delays_read_19_reg_367;
    ap_return_3 <= FIR_delays_read_18_reg_362;
    ap_return_4 <= FIR_delays_write_assign_reg_382;
    mul_ln45_3_fu_146_p1 <= mul_ln45_3_fu_146_p10(14 - 1 downto 0);
    mul_ln45_3_fu_146_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(FIR_coe_read_15),46));
    sext_ln45_16_fu_205_p0 <= FIR_delays_read_27;
    sext_ln45_18_fu_238_p0 <= FIR_delays_read_26;
        sext_ln45_19_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln45_3_fu_146_p2),47));

    sext_ln45_20_fu_271_p0 <= FIR_delays_read_25;
        sext_ln45_21_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln45_4_fu_142_p2),47));

        sext_ln45_23_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln45_5_fu_134_p2),47));

        sext_ln45_26_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_178_p3),44));

        sext_ln45_27_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_fu_226_p3),47));

    tmp_24_fu_216_p4 <= add_ln45_fu_210_p2(43 downto 15);
    tmp_25_fu_226_p3 <= (tmp_24_fu_216_p4 & ap_const_lv15_0);
    tmp_9_fu_253_p4 <= add_ln45_5_fu_247_p2(46 downto 15);
    tmp_fu_178_p3 <= (FIR_accu32_fu_168_p4 & ap_const_lv15_0);
end behav;
