# //  Questa Sim-64
# //  Version 2023.2 linux_x86_64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc lib_4_bit_counter.tb_4_bit_count
# vsim -voptargs="+acc" lib_4_bit_counter.tb_4_bit_count 
# Start time: 10:00:24 on Oct 26,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb_4_bit_count(fast)
# Loading work.FourBitCounter(fast)
# Loading work.RippleAdder4Bit(fast)
# Loading work.FullAdder(fast)
add wave -position insertpoint  \
sim:/tb_4_bit_count/clk \
sim:/tb_4_bit_count/reset \
sim:/tb_4_bit_count/enable \
sim:/tb_4_bit_count/count
run -all
# ** Note: $finish    : tb_4_bit_counter.sv(27)
#    Time: 1230 ns  Iteration: 0  Instance: /tb_4_bit_count
# 1
# Break in Module tb_4_bit_count at tb_4_bit_counter.sv line 27
vsim -voptargs=+acc work.tb_4_bit_count
# End time: 10:01:08 on Oct 26,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_4_bit_count 
# Start time: 10:01:08 on Oct 26,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_4_bit_count(fast)
# Loading work.FourBitCounter(fast)
# Loading work.RippleAdder4Bit(fast)
# Loading work.FullAdder(fast)
add wave -position insertpoint  \
sim:/tb_4_bit_count/clk \
sim:/tb_4_bit_count/reset \
sim:/tb_4_bit_count/enable \
sim:/tb_4_bit_count/count
run -all
# ** Note: $finish    : tb_4_bit_counter.sv(27)
#    Time: 100140 ns  Iteration: 0  Instance: /tb_4_bit_count
# 1
# Break in Module tb_4_bit_count at tb_4_bit_counter.sv line 27
# End time: 10:02:12 on Oct 26,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
