{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701607730463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701607730467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 07:48:50 2023 " "Processing started: Sun Dec 03 07:48:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701607730467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607730467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607730467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701607730841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701607730841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block_with_adder " "Found entity 1: memory_block_with_adder" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file imagebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagebuffer " "Found entity 1: imagebuffer" {  } { { "imagebuffer.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/imagebuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737013 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "home.v " "Can't analyze file -- file home.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701607737016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "done.v 1 1 " "Found 1 design units, including 1 entities, in source file done.v" { { "Info" "ISGN_ENTITY_NAME" "1 done " "Found entity 1: done" {  } { { "done.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737018 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "db.v(249) " "Verilog HDL syntax warning at db.v(249): extra block comment delimiter characters /* within block comment" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 249 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1701607737020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill2.v 1 1 " "Found 1 design units, including 1 entities, in source file fill2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill2 " "Found entity 1: fill2" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 part2.v(623) " "Verilog HDL Expression warning at part2.v(623): truncated literal to match 3 bits" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 623 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701607737044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 4 4 " "Found 4 design units, including 4 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737047 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737047 ""} { "Info" "ISGN_ENTITY_NAME" "3 data " "Found entity 3: data" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737047 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KD.v(48) " "Verilog HDL information at KD.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701607737051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd.v 1 1 " "Found 1 design units, including 1 entities, in source file kd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "db2.v(83) " "Verilog HDL information at db2.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "db2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701607737057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db2.v 1 1 " "Found 1 design units, including 1 entities, in source file db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 db2 " "Found entity 1: db2" {  } { { "db2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading.v 1 1 " "Found 1 design units, including 1 entities, in source file loading.v" { { "Info" "ISGN_ENTITY_NAME" "1 loading " "Found entity 1: loading" {  } { { "loading.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "image_write_address db.v(75) " "Verilog HDL Implicit Net warning at db.v(75): created implicit net for \"image_write_address\"" {  } { { "db.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset fill2.v(93) " "Verilog HDL Implicit Net warning at fill2.v(93): created implicit net for \"reset\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done fill2.v(169) " "Verilog HDL Implicit Net warning at fill2.v(169): created implicit net for \"done\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 KD.v(132) " "Verilog HDL Implicit Net warning at KD.v(132): created implicit net for \"CLOCK_50\"" {  } { { "KD.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill2 " "Elaborating entity \"fill2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701607737144 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] fill2.v(61) " "Output port \"LEDR\[3\]\" at fill2.v(61) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701607737144 "|fill2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] fill2.v(61) " "Output port \"LEDR\[0\]\" at fill2.v(61) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701607737145 "|fill2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write fill2.v(54) " "Output port \"write\" at fill2.v(54) has no driver" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701607737145 "|fill2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecoder KeyDecoder:key_decoder " "Elaborating entity \"KeyDecoder\" for hierarchy \"KeyDecoder:key_decoder\"" {  } { { "fill2.v" "key_decoder" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller KeyDecoder:key_decoder\|PS2_Controller:ps2_controller " "Elaborating entity \"PS2_Controller\" for hierarchy \"KeyDecoder:key_decoder\|PS2_Controller:ps2_controller\"" {  } { { "KD.v" "ps2_controller" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In KeyDecoder:key_decoder\|PS2_Controller:ps2_controller\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"KeyDecoder:key_decoder\|PS2_Controller:ps2_controller\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out KeyDecoder:key_decoder\|PS2_Controller:ps2_controller\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"KeyDecoder:key_decoder\|PS2_Controller:ps2_controller\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill2.v" "VGA" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE snake-3.mif " "Parameter \"INIT_FILE\" = \"snake-3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737199 ""}  } { { "vga_adapter.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701607737199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bam1 " "Found entity 1: altsyncram_bam1" {  } { { "db/altsyncram_bam1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bam1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated " "Elaborating entity \"altsyncram_bam1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_bam1.tdf" "decode2" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_bam1.tdf" "rden_decode_b" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bam1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_bam1.tdf" "mux3" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737363 ""}  } { { "vga_pll.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701607737363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project project:p2 " "Elaborating entity \"project\" for hierarchy \"project:p2\"" {  } { { "fill2.v" "p2" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory project:p2\|memory:m0 " "Elaborating entity \"memory\" for hierarchy \"project:p2\|memory:m0\"" {  } { { "part2.v" "m0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project:p2\|memory:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"project:p2\|memory:m0\|altsyncram:altsyncram_component\"" {  } { { "part2.v" "altsyncram_component" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project:p2\|memory:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"project:p2\|memory:m0\|altsyncram:altsyncram_component\"" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project:p2\|memory:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"project:p2\|memory:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701607737425 ""}  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701607737425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aem1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aem1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aem1 " "Found entity 1: altsyncram_aem1" {  } { { "db/altsyncram_aem1.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701607737457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607737457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aem1 project:p2\|memory:m0\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated " "Elaborating entity \"altsyncram_aem1\" for hierarchy \"project:p2\|memory:m0\|altsyncram:altsyncram_component\|altsyncram_aem1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control project:p2\|control:c0 " "Elaborating entity \"control\" for hierarchy \"project:p2\|control:c0\"" {  } { { "part2.v" "c0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(317) " "Verilog HDL assignment warning at part2.v(317): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(318) " "Verilog HDL assignment warning at part2.v(318): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(324) " "Verilog HDL assignment warning at part2.v(324): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(325) " "Verilog HDL assignment warning at part2.v(325): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(326) " "Verilog HDL assignment warning at part2.v(326): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(329) " "Verilog HDL assignment warning at part2.v(329): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(330) " "Verilog HDL assignment warning at part2.v(330): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(331) " "Verilog HDL assignment warning at part2.v(331): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(332) " "Verilog HDL assignment warning at part2.v(332): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737475 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(335) " "Verilog HDL assignment warning at part2.v(335): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(336) " "Verilog HDL assignment warning at part2.v(336): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(337) " "Verilog HDL assignment warning at part2.v(337): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(338) " "Verilog HDL assignment warning at part2.v(338): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(346) " "Verilog HDL assignment warning at part2.v(346): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(347) " "Verilog HDL assignment warning at part2.v(347): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(353) " "Verilog HDL assignment warning at part2.v(353): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(354) " "Verilog HDL assignment warning at part2.v(354): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(363) " "Verilog HDL assignment warning at part2.v(363): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 part2.v(364) " "Verilog HDL assignment warning at part2.v(364): truncated value with size 32 to match size of target (10)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(368) " "Verilog HDL assignment warning at part2.v(368): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(372) " "Verilog HDL assignment warning at part2.v(372): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(390) " "Verilog HDL assignment warning at part2.v(390): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737476 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(396) " "Verilog HDL assignment warning at part2.v(396): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737477 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(427) " "Verilog HDL assignment warning at part2.v(427): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737477 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(429) " "Verilog HDL assignment warning at part2.v(429): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737477 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(432) " "Verilog HDL assignment warning at part2.v(432): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737477 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(436) " "Verilog HDL assignment warning at part2.v(436): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737477 "|fill2|project:p2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part2.v(479) " "Verilog HDL assignment warning at part2.v(479): truncated value with size 32 to match size of target (26)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737478 "|fill2|project:p2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data project:p2\|data:d0 " "Elaborating entity \"data\" for hierarchy \"project:p2\|data:d0\"" {  } { { "part2.v" "d0" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607737509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(549) " "Verilog HDL assignment warning at part2.v(549): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737509 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(567) " "Verilog HDL assignment warning at part2.v(567): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(568) " "Verilog HDL assignment warning at part2.v(568): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(572) " "Verilog HDL assignment warning at part2.v(572): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(575) " "Verilog HDL assignment warning at part2.v(575): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(579) " "Verilog HDL assignment warning at part2.v(579): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(599) " "Verilog HDL assignment warning at part2.v(599): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(603) " "Verilog HDL assignment warning at part2.v(603): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(617) " "Verilog HDL assignment warning at part2.v(617): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(618) " "Verilog HDL assignment warning at part2.v(618): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part2.v(625) " "Verilog HDL assignment warning at part2.v(625): truncated value with size 32 to match size of target (6)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part2.v(628) " "Verilog HDL assignment warning at part2.v(628): truncated value with size 32 to match size of target (8)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 part2.v(632) " "Verilog HDL assignment warning at part2.v(632): truncated value with size 32 to match size of target (7)" {  } { { "part2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701607737510 "|fill2|project:p2|data:d0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701607738255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "write GND " "Pin \"write\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|write"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[0\] GND " "Pin \"received_data\[0\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[1\] GND " "Pin \"received_data\[1\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[2\] GND " "Pin \"received_data\[2\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[3\] GND " "Pin \"received_data\[3\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[4\] GND " "Pin \"received_data\[4\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[5\] GND " "Pin \"received_data\[5\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[6\] GND " "Pin \"received_data\[6\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "received_data\[7\] GND " "Pin \"received_data\[7\]\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|received_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "up_arrow GND " "Pin \"up_arrow\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|up_arrow"} { "Warning" "WMLS_MLS_STUCK_PIN" "down_arrow GND " "Pin \"down_arrow\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|down_arrow"} { "Warning" "WMLS_MLS_STUCK_PIN" "left_arrow GND " "Pin \"left_arrow\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|left_arrow"} { "Warning" "WMLS_MLS_STUCK_PIN" "right_arrow GND " "Pin \"right_arrow\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|right_arrow"} { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "w GND " "Pin \"w\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|w"} { "Warning" "WMLS_MLS_STUCK_PIN" "s GND " "Pin \"s\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|s"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701607738401 "|fill2|d"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701607738401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701607738465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701607738670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607738739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701607738914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701607738914 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701607739072 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701607739072 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fill2.v" "" { Text "C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701607739109 "|fill2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701607739109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "594 " "Implemented 594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701607739110 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701607739110 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701607739110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Implemented 483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701607739110 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701607739110 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701607739110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701607739110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701607739128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 07:48:59 2023 " "Processing ended: Sun Dec 03 07:48:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701607739128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701607739128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701607739128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701607739128 ""}
