$date
	Sat Sep 05 09:29:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) clk1 $end
$var reg 1 * clk2 $end
$var reg 1 + d1 $end
$var reg 1 , d2 $end
$var reg 1 - d3 $end
$var reg 1 . d4 $end
$var reg 1 / d5 $end
$var reg 1 0 d6 $end
$var reg 1 1 d7 $end
$var reg 1 2 d8 $end
$var reg 1 3 rst1 $end
$var reg 1 4 rst2 $end
$scope module F1 $end
$var wire 1 ) clk $end
$var wire 4 5 d [3:0] $end
$var wire 1 3 reset $end
$var reg 4 6 Y [3:0] $end
$upscope $end
$scope module F2 $end
$var wire 1 * clk $end
$var wire 4 7 d [3:0] $end
$var wire 1 4 reset $end
$var reg 4 8 Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
bx 7
bx 6
b0 5
x4
03
x2
x1
x0
x/
0.
0-
0,
0+
x*
0)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0(
0'
0&
0%
b0 6
13
1)
#10
0)
#15
1)
03
#20
0)
b1 5
1+
#25
1'
b10 6
1)
1,
b10 5
0+
#30
0'
b0 6
0)
13
#35
1)
1-
b100 5
0,
#40
0)
1.
b1000 5
0-
#45
1)
b1001 5
1+
#50
0)
03
#55
1(
1&
b101 6
1)
0.
b101 5
1-
#60
0$
0#
0"
0!
b0 8
0)
0/
00
01
b0 7
02
04
1*
#65
0*
1)
14
#70
1*
0)
#75
0*
1)
04
#80
1$
b1 8
1*
0)
b1 7
1/
#85
0*
1)
10
b10 7
0/
#90
0$
b0 8
1*
0)
14
#95
0*
1)
11
b100 7
00
#100
1*
0)
12
b1000 7
01
#105
0*
1)
b1001 7
1/
#106
04
#110
1$
1!
b1001 8
1*
0)
#111
02
b101 7
11
#115
0*
1)
