
MiniCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000128a4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  08012aa8  08012aa8  00022aa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013320  08013320  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  08013320  08013320  00023320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013328  08013328  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013328  08013328  00023328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801332c  0801332c  0002332c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08013330  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004520  200001f8  08013528  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004718  08013528  00034718  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d167  00000000  00000000  00030226  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005693  00000000  00000000  0006d38d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000028f8  00000000  00000000  00072a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002660  00000000  00000000  00075318  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00031ac1  00000000  00000000  00077978  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00021a6e  00000000  00000000  000a9439  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00125387  00000000  00000000  000caea7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001f022e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bc24  00000000  00000000  001f02ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f8 	.word	0x200001f8
 800021c:	00000000 	.word	0x00000000
 8000220:	08012a8c 	.word	0x08012a8c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001fc 	.word	0x200001fc
 800023c:	08012a8c 	.word	0x08012a8c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <start_pwm1>:
 *      Author: raing
 */
#include "main.h"

void start_pwm1(int onTimemSec)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
    TIM2->CCR1 = onTimemSec * 4 / 10;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	4a08      	ldr	r2, [pc, #32]	; (8000620 <start_pwm1+0x30>)
 80005fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000602:	1092      	asrs	r2, r2, #2
 8000604:	17db      	asrs	r3, r3, #31
 8000606:	1ad2      	subs	r2, r2, r3
 8000608:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800060c:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800060e:	2100      	movs	r1, #0
 8000610:	4804      	ldr	r0, [pc, #16]	; (8000624 <start_pwm1+0x34>)
 8000612:	f009 f883 	bl	800971c <HAL_TIM_PWM_Start>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	66666667 	.word	0x66666667
 8000624:	200045c0 	.word	0x200045c0

08000628 <start_pwm2>:
{
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
}

void start_pwm2(int PercentOn)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
    TIM1->CCR4 = PercentOn;
 8000630:	4a05      	ldr	r2, [pc, #20]	; (8000648 <start_pwm2+0x20>)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000636:	210c      	movs	r1, #12
 8000638:	4804      	ldr	r0, [pc, #16]	; (800064c <start_pwm2+0x24>)
 800063a:	f009 f86f 	bl	800971c <HAL_TIM_PWM_Start>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40010000 	.word	0x40010000
 800064c:	20004518 	.word	0x20004518

08000650 <CheckButton>:
uint32_t ButtonPressCycleStart = 0;
uint32_t ButtonPressDurationmSec[5] = {0};
uint8_t ButtonCycle = 0;

void CheckButton(void)
{
 8000650:	b5b0      	push	{r4, r5, r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af02      	add	r7, sp, #8
	PA0PinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000656:	2101      	movs	r1, #1
 8000658:	487d      	ldr	r0, [pc, #500]	; (8000850 <CheckButton+0x200>)
 800065a:	f004 fe49 	bl	80052f0 <HAL_GPIO_ReadPin>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	4b7c      	ldr	r3, [pc, #496]	; (8000854 <CheckButton+0x204>)
 8000664:	701a      	strb	r2, [r3, #0]
	if (PA0PinState == GPIO_PIN_RESET)
 8000666:	4b7b      	ldr	r3, [pc, #492]	; (8000854 <CheckButton+0x204>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d108      	bne.n	8000680 <CheckButton+0x30>
	{
		SetRGB(0, 250, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	21fa      	movs	r1, #250	; 0xfa
 8000672:	2000      	movs	r0, #0
 8000674:	f000 fd04 	bl	8001080 <SetRGB>
		ButtonIsLow = true;
 8000678:	4b77      	ldr	r3, [pc, #476]	; (8000858 <CheckButton+0x208>)
 800067a:	2201      	movs	r2, #1
 800067c:	701a      	strb	r2, [r3, #0]
		if (ButtonCycle == 0)
		{
			ButtonPressCycleStart = HAL_GetTick();
		}
	}
}
 800067e:	e0df      	b.n	8000840 <CheckButton+0x1f0>
		if (ButtonIsLow)
 8000680:	4b75      	ldr	r3, [pc, #468]	; (8000858 <CheckButton+0x208>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d044      	beq.n	8000712 <CheckButton+0xc2>
			if (ButtonCycle < 5)
 8000688:	4b74      	ldr	r3, [pc, #464]	; (800085c <CheckButton+0x20c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b04      	cmp	r3, #4
 800068e:	d818      	bhi.n	80006c2 <CheckButton+0x72>
				ButtonPressDurationmSec[ButtonCycle] = ((HAL_GetTick()
 8000690:	f003 f990 	bl	80039b4 <HAL_GetTick>
 8000694:	4602      	mov	r2, r0
						- ButtonPressStart) / 100) * 100;
 8000696:	4b72      	ldr	r3, [pc, #456]	; (8000860 <CheckButton+0x210>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	4a71      	ldr	r2, [pc, #452]	; (8000864 <CheckButton+0x214>)
 800069e:	fba2 2303 	umull	r2, r3, r2, r3
 80006a2:	095b      	lsrs	r3, r3, #5
				ButtonPressDurationmSec[ButtonCycle] = ((HAL_GetTick()
 80006a4:	4a6d      	ldr	r2, [pc, #436]	; (800085c <CheckButton+0x20c>)
 80006a6:	7812      	ldrb	r2, [r2, #0]
 80006a8:	4611      	mov	r1, r2
						- ButtonPressStart) / 100) * 100;
 80006aa:	2264      	movs	r2, #100	; 0x64
 80006ac:	fb02 f303 	mul.w	r3, r2, r3
				ButtonPressDurationmSec[ButtonCycle] = ((HAL_GetTick()
 80006b0:	4a6d      	ldr	r2, [pc, #436]	; (8000868 <CheckButton+0x218>)
 80006b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				ButtonCycle++;
 80006b6:	4b69      	ldr	r3, [pc, #420]	; (800085c <CheckButton+0x20c>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	3301      	adds	r3, #1
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4b67      	ldr	r3, [pc, #412]	; (800085c <CheckButton+0x20c>)
 80006c0:	701a      	strb	r2, [r3, #0]
			if (ButtonCycle >= 5)
 80006c2:	4b66      	ldr	r3, [pc, #408]	; (800085c <CheckButton+0x20c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	d907      	bls.n	80006da <CheckButton+0x8a>
				ButtonCycle = 0;
 80006ca:	4b64      	ldr	r3, [pc, #400]	; (800085c <CheckButton+0x20c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
				memset(ButtonPressDurationmSec, 0, 20);
 80006d0:	2214      	movs	r2, #20
 80006d2:	2100      	movs	r1, #0
 80006d4:	4864      	ldr	r0, [pc, #400]	; (8000868 <CheckButton+0x218>)
 80006d6:	f00e fd61 	bl	800f19c <memset>
			sprintf(USBTXArray, "%6.3f, Button press duration: %6.3f\r\n",
 80006da:	f002 fb25 	bl	8002d28 <CurrentTime>
 80006de:	ec55 4b10 	vmov	r4, r5, d0
					CurrentTime(), (HAL_GetTick() - ButtonPressStart) / 1000.0);
 80006e2:	f003 f967 	bl	80039b4 <HAL_GetTick>
 80006e6:	4602      	mov	r2, r0
 80006e8:	4b5d      	ldr	r3, [pc, #372]	; (8000860 <CheckButton+0x210>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	1ad3      	subs	r3, r2, r3
			sprintf(USBTXArray, "%6.3f, Button press duration: %6.3f\r\n",
 80006ee:	ee07 3a90 	vmov	s15, r3
 80006f2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80006f6:	ed9f 5b54 	vldr	d5, [pc, #336]	; 8000848 <CheckButton+0x1f8>
 80006fa:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006fe:	ed8d 7b00 	vstr	d7, [sp]
 8000702:	4622      	mov	r2, r4
 8000704:	462b      	mov	r3, r5
 8000706:	4959      	ldr	r1, [pc, #356]	; (800086c <CheckButton+0x21c>)
 8000708:	4859      	ldr	r0, [pc, #356]	; (8000870 <CheckButton+0x220>)
 800070a:	f00f fb67 	bl	800fddc <siprintf>
			SendToScreen();
 800070e:	f001 fbeb 	bl	8001ee8 <SendToScreen>
		if (HAL_GetTick() - ButtonPressCycleStart > 3000)
 8000712:	f003 f94f 	bl	80039b4 <HAL_GetTick>
 8000716:	4602      	mov	r2, r0
 8000718:	4b56      	ldr	r3, [pc, #344]	; (8000874 <CheckButton+0x224>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000722:	4293      	cmp	r3, r2
 8000724:	d973      	bls.n	800080e <CheckButton+0x1be>
			if (ButtonPressDurationmSec[0] >= 2000)
 8000726:	4b50      	ldr	r3, [pc, #320]	; (8000868 <CheckButton+0x218>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800072e:	d30c      	bcc.n	800074a <CheckButton+0xfa>
				sprintf(USBTXArray, "%6.3f, Do this\r\n", CurrentTime());
 8000730:	f002 fafa 	bl	8002d28 <CurrentTime>
 8000734:	ec54 3b10 	vmov	r3, r4, d0
 8000738:	461a      	mov	r2, r3
 800073a:	4623      	mov	r3, r4
 800073c:	494e      	ldr	r1, [pc, #312]	; (8000878 <CheckButton+0x228>)
 800073e:	484c      	ldr	r0, [pc, #304]	; (8000870 <CheckButton+0x220>)
 8000740:	f00f fb4c 	bl	800fddc <siprintf>
				SendToScreen();
 8000744:	f001 fbd0 	bl	8001ee8 <SendToScreen>
 8000748:	e059      	b.n	80007fe <CheckButton+0x1ae>
			else if ((ButtonPressDurationmSec[0] >= 1000)
 800074a:	4b47      	ldr	r3, [pc, #284]	; (8000868 <CheckButton+0x218>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000752:	d311      	bcc.n	8000778 <CheckButton+0x128>
					&& (ButtonPressDurationmSec[1] >= 1000))
 8000754:	4b44      	ldr	r3, [pc, #272]	; (8000868 <CheckButton+0x218>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800075c:	d30c      	bcc.n	8000778 <CheckButton+0x128>
				sprintf(USBTXArray, "%6.3f, Do that\r\n", CurrentTime());
 800075e:	f002 fae3 	bl	8002d28 <CurrentTime>
 8000762:	ec54 3b10 	vmov	r3, r4, d0
 8000766:	461a      	mov	r2, r3
 8000768:	4623      	mov	r3, r4
 800076a:	4944      	ldr	r1, [pc, #272]	; (800087c <CheckButton+0x22c>)
 800076c:	4840      	ldr	r0, [pc, #256]	; (8000870 <CheckButton+0x220>)
 800076e:	f00f fb35 	bl	800fddc <siprintf>
				SendToScreen();
 8000772:	f001 fbb9 	bl	8001ee8 <SendToScreen>
 8000776:	e042      	b.n	80007fe <CheckButton+0x1ae>
			else if ((ButtonPressDurationmSec[0] >= 1000)
 8000778:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <CheckButton+0x218>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000780:	d310      	bcc.n	80007a4 <CheckButton+0x154>
					&& (ButtonPressDurationmSec[1] == 0))
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <CheckButton+0x218>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d10c      	bne.n	80007a4 <CheckButton+0x154>
				sprintf(USBTXArray, "%6.3f, Do that Single Press\r\n",
 800078a:	f002 facd 	bl	8002d28 <CurrentTime>
 800078e:	ec54 3b10 	vmov	r3, r4, d0
 8000792:	461a      	mov	r2, r3
 8000794:	4623      	mov	r3, r4
 8000796:	493a      	ldr	r1, [pc, #232]	; (8000880 <CheckButton+0x230>)
 8000798:	4835      	ldr	r0, [pc, #212]	; (8000870 <CheckButton+0x220>)
 800079a:	f00f fb1f 	bl	800fddc <siprintf>
				SendToScreen();
 800079e:	f001 fba3 	bl	8001ee8 <SendToScreen>
 80007a2:	e02c      	b.n	80007fe <CheckButton+0x1ae>
			else if ((ButtonPressDurationmSec[0] >= 500)
 80007a4:	4b30      	ldr	r3, [pc, #192]	; (8000868 <CheckButton+0x218>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007ac:	d311      	bcc.n	80007d2 <CheckButton+0x182>
					&& (ButtonPressDurationmSec[1] >= 1000))
 80007ae:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <CheckButton+0x218>)
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80007b6:	d30c      	bcc.n	80007d2 <CheckButton+0x182>
				sprintf(USBTXArray, "%6.3f, Or maybe this\r\n", CurrentTime());
 80007b8:	f002 fab6 	bl	8002d28 <CurrentTime>
 80007bc:	ec54 3b10 	vmov	r3, r4, d0
 80007c0:	461a      	mov	r2, r3
 80007c2:	4623      	mov	r3, r4
 80007c4:	492f      	ldr	r1, [pc, #188]	; (8000884 <CheckButton+0x234>)
 80007c6:	482a      	ldr	r0, [pc, #168]	; (8000870 <CheckButton+0x220>)
 80007c8:	f00f fb08 	bl	800fddc <siprintf>
				SendToScreen();
 80007cc:	f001 fb8c 	bl	8001ee8 <SendToScreen>
 80007d0:	e015      	b.n	80007fe <CheckButton+0x1ae>
			else if ((ButtonPressDurationmSec[0] >= 500)
 80007d2:	4b25      	ldr	r3, [pc, #148]	; (8000868 <CheckButton+0x218>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007da:	d310      	bcc.n	80007fe <CheckButton+0x1ae>
					&& (ButtonPressDurationmSec[1] >= 500))
 80007dc:	4b22      	ldr	r3, [pc, #136]	; (8000868 <CheckButton+0x218>)
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007e4:	d30b      	bcc.n	80007fe <CheckButton+0x1ae>
				sprintf(USBTXArray, "%6.3f, Or maybe that\r\n", CurrentTime());
 80007e6:	f002 fa9f 	bl	8002d28 <CurrentTime>
 80007ea:	ec54 3b10 	vmov	r3, r4, d0
 80007ee:	461a      	mov	r2, r3
 80007f0:	4623      	mov	r3, r4
 80007f2:	4925      	ldr	r1, [pc, #148]	; (8000888 <CheckButton+0x238>)
 80007f4:	481e      	ldr	r0, [pc, #120]	; (8000870 <CheckButton+0x220>)
 80007f6:	f00f faf1 	bl	800fddc <siprintf>
				SendToScreen();
 80007fa:	f001 fb75 	bl	8001ee8 <SendToScreen>
			ButtonCycle = 0;
 80007fe:	4b17      	ldr	r3, [pc, #92]	; (800085c <CheckButton+0x20c>)
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
			memset(ButtonPressDurationmSec, 0, 20);
 8000804:	2214      	movs	r2, #20
 8000806:	2100      	movs	r1, #0
 8000808:	4817      	ldr	r0, [pc, #92]	; (8000868 <CheckButton+0x218>)
 800080a:	f00e fcc7 	bl	800f19c <memset>
		SetRGB(250, 0, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	20fa      	movs	r0, #250	; 0xfa
 8000814:	f000 fc34 	bl	8001080 <SetRGB>
		ButtonIsHigh = true;
 8000818:	4b1c      	ldr	r3, [pc, #112]	; (800088c <CheckButton+0x23c>)
 800081a:	2201      	movs	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
		ButtonIsLow = false;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <CheckButton+0x208>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
		ButtonPressStart = HAL_GetTick();
 8000824:	f003 f8c6 	bl	80039b4 <HAL_GetTick>
 8000828:	4602      	mov	r2, r0
 800082a:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <CheckButton+0x210>)
 800082c:	601a      	str	r2, [r3, #0]
		if (ButtonCycle == 0)
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <CheckButton+0x20c>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d104      	bne.n	8000840 <CheckButton+0x1f0>
			ButtonPressCycleStart = HAL_GetTick();
 8000836:	f003 f8bd 	bl	80039b4 <HAL_GetTick>
 800083a:	4602      	mov	r2, r0
 800083c:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <CheckButton+0x224>)
 800083e:	601a      	str	r2, [r3, #0]
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bdb0      	pop	{r4, r5, r7, pc}
 8000846:	bf00      	nop
 8000848:	00000000 	.word	0x00000000
 800084c:	408f4000 	.word	0x408f4000
 8000850:	40020000 	.word	0x40020000
 8000854:	2000116c 	.word	0x2000116c
 8000858:	20000215 	.word	0x20000215
 800085c:	20000234 	.word	0x20000234
 8000860:	20000218 	.word	0x20000218
 8000864:	51eb851f 	.word	0x51eb851f
 8000868:	20000220 	.word	0x20000220
 800086c:	08012aa8 	.word	0x08012aa8
 8000870:	20000714 	.word	0x20000714
 8000874:	2000021c 	.word	0x2000021c
 8000878:	08012ad0 	.word	0x08012ad0
 800087c:	08012ae4 	.word	0x08012ae4
 8000880:	08012af8 	.word	0x08012af8
 8000884:	08012b18 	.word	0x08012b18
 8000888:	08012b30 	.word	0x08012b30
 800088c:	20000214 	.word	0x20000214

08000890 <QSPI_Init>:
  * @brief  QSPI Init
  * @param  None
  * @retval HAL_ERROR or HAL_OK
  */
uint8_t QSPI_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* Configuration of the dummy cycles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&hqspi) != HAL_OK)
 8000894:	4805      	ldr	r0, [pc, #20]	; (80008ac <QSPI_Init+0x1c>)
 8000896:	f000 fb26 	bl	8000ee6 <QSPI_DummyCyclesCfg>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <QSPI_Init+0x14>
  {
    return HAL_ERROR;
 80008a0:	2301      	movs	r3, #1
 80008a2:	e000      	b.n	80008a6 <QSPI_Init+0x16>
  }
  return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	2000469c 	.word	0x2000469c

080008b0 <QSPI_Erase_Sector4K>:
  * @brief  Erases the specified sector of the QSPI memory.
  * @param  SectorAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t QSPI_Erase_Sector4K(uint32_t SectorAddress)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b092      	sub	sp, #72	; 0x48
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  uint8_t reg1[6];

  if (QSPI_WriteEnable() != HAL_OK)
 80008b8:	f000 f90e 	bl	8000ad8 <QSPI_WriteEnable>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <QSPI_Erase_Sector4K+0x16>
  {
    return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e030      	b.n	8000928 <QSPI_Erase_Sector4K+0x78>
  }

  /* Initialize the erase command */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80008c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ca:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = 0x20; //SUBSECTOR_ERASE_4_BYTE_ADDR_CMD;
 80008cc:	2320      	movs	r3, #32
 80008ce:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_1_LINE;
 80008d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AddressSize = QSPI_ADDRESS_24_BITS; //QSPI_ADDRESS_32_BITS;
 80008d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008da:	61fb      	str	r3, [r7, #28]
  s_command.Address = SectorAddress;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_NONE;
 80008e4:	2300      	movs	r3, #0
 80008e6:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 80008f0:	2300      	movs	r3, #0
 80008f2:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80008f4:	2300      	movs	r3, #0
 80008f6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80008f8:	f107 0310 	add.w	r3, r7, #16
 80008fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000900:	4619      	mov	r1, r3
 8000902:	480b      	ldr	r0, [pc, #44]	; (8000930 <QSPI_Erase_Sector4K+0x80>)
 8000904:	f005 ffe4 	bl	80068d0 <HAL_QSPI_Command>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <QSPI_Erase_Sector4K+0x62>
  {
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e00a      	b.n	8000928 <QSPI_Erase_Sector4K+0x78>
  }

  // -------------------------------------------------------------------------------------

  //  if (QSPI_AutoPolling_Erase_in_progress(&hqspi, QSPI_SUBSECTOR_ERASE_MAX_TIME) != HAL_OK)  {    return HAL_ERROR;  }
  if (QSPI_AutoPolling_Write_in_progress(&hqspi, QSPI_SUBSECTOR_ERASE_MAX_TIME) != HAL_OK)
 8000912:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000916:	4806      	ldr	r0, [pc, #24]	; (8000930 <QSPI_Erase_Sector4K+0x80>)
 8000918:	f000 f96a 	bl	8000bf0 <QSPI_AutoPolling_Write_in_progress>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <QSPI_Erase_Sector4K+0x76>
  {
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	e000      	b.n	8000928 <QSPI_Erase_Sector4K+0x78>
  }

  return HAL_OK;
 8000926:	2300      	movs	r3, #0
}
 8000928:	4618      	mov	r0, r3
 800092a:	3748      	adds	r7, #72	; 0x48
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	2000469c 	.word	0x2000469c

08000934 <QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b096      	sub	sp, #88	; 0x58
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint32_t end_addr = 0, current_size = 0, current_addr = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000944:	2300      	movs	r3, #0
 8000946:	657b      	str	r3, [r7, #84]	; 0x54
 8000948:	2300      	movs	r3, #0
 800094a:	653b      	str	r3, [r7, #80]	; 0x50
  pData = pData - 1;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	3b01      	subs	r3, #1
 8000950:	60fb      	str	r3, [r7, #12]
  /* Calculation of the size between the write address and the end of the page */
  current_addr = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	653b      	str	r3, [r7, #80]	; 0x50
  while (current_addr <= WriteAddr)
 8000956:	e003      	b.n	8000960 <QSPI_Write+0x2c>
  {
    current_addr += QSPI_PAGE_SIZE;
 8000958:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800095a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800095e:	653b      	str	r3, [r7, #80]	; 0x50
  while (current_addr <= WriteAddr)
 8000960:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	429a      	cmp	r2, r3
 8000966:	d9f7      	bls.n	8000958 <QSPI_Write+0x24>
  }
  current_size = current_addr - WriteAddr;
 8000968:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8000970:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	429a      	cmp	r2, r3
 8000976:	d901      	bls.n	800097c <QSPI_Write+0x48>
  {
    current_size = Size;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	657b      	str	r3, [r7, #84]	; 0x54
  }
  //  wr_time1 = systick_count_up;
  /* Initialize the address variables */
  current_addr = WriteAddr;
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8000980:	68ba      	ldr	r2, [r7, #8]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000988:	f44f 7380 	mov.w	r3, #256	; 0x100
 800098c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.Instruction = 0x02; // simple page programm //QPI_PAGE_PROG_4_BYTE_ADDR_CMD;
 800098e:	2302      	movs	r3, #2
 8000990:	617b      	str	r3, [r7, #20]
  s_command.AddressMode = QSPI_ADDRESS_1_LINE;
 8000992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000996:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.AddressSize = QSPI_ADDRESS_24_BITS;
 8000998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800099c:	623b      	str	r3, [r7, #32]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800099e:	2300      	movs	r3, #0
 80009a0:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DataMode = QSPI_DATA_1_LINE;
 80009a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009a6:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DummyCycles = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 80009b0:	2300      	movs	r3, #0
 80009b2:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80009b4:	2300      	movs	r3, #0
 80009b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    /* Enable write operations */
    if (QSPI_WriteEnable() != HAL_OK)
 80009b8:	f000 f88e 	bl	8000ad8 <QSPI_WriteEnable>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <QSPI_Write+0x92>
    {
      return HAL_ERROR;
 80009c2:	2301      	movs	r3, #1
 80009c4:	e03f      	b.n	8000a46 <QSPI_Write+0x112>
    }

    /* Configure the command */
    s_command.Address = current_addr;
 80009c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009c8:	61bb      	str	r3, [r7, #24]
    s_command.NbData = current_size;
 80009ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80009d6:	4619      	mov	r1, r3
 80009d8:	481d      	ldr	r0, [pc, #116]	; (8000a50 <QSPI_Write+0x11c>)
 80009da:	f005 ff79 	bl	80068d0 <HAL_QSPI_Command>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <QSPI_Write+0xb4>
    {
      return HAL_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e02e      	b.n	8000a46 <QSPI_Write+0x112>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80009ec:	68f9      	ldr	r1, [r7, #12]
 80009ee:	4818      	ldr	r0, [pc, #96]	; (8000a50 <QSPI_Write+0x11c>)
 80009f0:	f005 ffcc 	bl	800698c <HAL_QSPI_Transmit>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <QSPI_Write+0xca>
    {
      return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	e023      	b.n	8000a46 <QSPI_Write+0x112>
    }

    if (QSPI_AutoPolling_Write_in_progress(&hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009fe:	f241 3188 	movw	r1, #5000	; 0x1388
 8000a02:	4813      	ldr	r0, [pc, #76]	; (8000a50 <QSPI_Write+0x11c>)
 8000a04:	f000 f8f4 	bl	8000bf0 <QSPI_AutoPolling_Write_in_progress>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <QSPI_Write+0xde>
    {
      return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e019      	b.n	8000a46 <QSPI_Write+0x112>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8000a12:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a16:	4413      	add	r3, r2
 8000a18:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a1e:	4413      	add	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + QSPI_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : QSPI_PAGE_SIZE;
 8000a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a24:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000a28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a2a:	429a      	cmp	r2, r3
 8000a2c:	d203      	bcs.n	8000a36 <QSPI_Write+0x102>
 8000a2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	e001      	b.n	8000a3a <QSPI_Write+0x106>
 8000a36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a3a:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 8000a3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d3b9      	bcc.n	80009b8 <QSPI_Write+0x84>

  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3758      	adds	r7, #88	; 0x58
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	2000469c 	.word	0x2000469c

08000a54 <QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b092      	sub	sp, #72	; 0x48
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the read command */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000a60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = 0x03; // simple data read // QPI_READ_4_BYTE_ADDR_CMD; //
 8000a66:	2303      	movs	r3, #3
 8000a68:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_1_LINE;
 8000a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AddressSize = QSPI_ADDRESS_24_BITS;
 8000a70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a74:	61fb      	str	r3, [r7, #28]
  s_command.Address = ReadAddr;
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000a7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a82:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = QSPI_DUMMY_CYCLES_READ;
 8000a84:	2308      	movs	r3, #8
 8000a86:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = Size;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000a90:	2300      	movs	r3, #0
 8000a92:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000a94:	2300      	movs	r3, #0
 8000a96:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a98:	f107 0310 	add.w	r3, r7, #16
 8000a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <QSPI_Read+0x80>)
 8000aa4:	f005 ff14 	bl	80068d0 <HAL_QSPI_Command>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <QSPI_Read+0x5e>
  {
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e00b      	b.n	8000aca <QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ab6:	68f9      	ldr	r1, [r7, #12]
 8000ab8:	4806      	ldr	r0, [pc, #24]	; (8000ad4 <QSPI_Read+0x80>)
 8000aba:	f005 fff9 	bl	8006ab0 <HAL_QSPI_Receive>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <QSPI_Read+0x74>
  {
    return HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e000      	b.n	8000aca <QSPI_Read+0x76>
  }

  return HAL_OK;
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3748      	adds	r7, #72	; 0x48
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	2000469c 	.word	0x2000469c

08000ad8 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
uint8_t QSPI_WriteEnable(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b094      	sub	sp, #80	; 0x50
 8000adc:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000ade:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ae2:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.Instruction = WRITE_ENABLE_CMD; // ok
 8000ae4:	2306      	movs	r3, #6
 8000ae6:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000aec:	2300      	movs	r3, #0
 8000aee:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DataMode = QSPI_DATA_NONE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DummyCycles = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000af8:	2300      	movs	r3, #0
 8000afa:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000afc:	2300      	movs	r3, #0
 8000afe:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000b00:	2300      	movs	r3, #0
 8000b02:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b04:	f107 0318 	add.w	r3, r7, #24
 8000b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4816      	ldr	r0, [pc, #88]	; (8000b68 <QSPI_WriteEnable+0x90>)
 8000b10:	f005 fede 	bl	80068d0 <HAL_QSPI_Command>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <QSPI_WriteEnable+0x46>
  {
    return HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e01f      	b.n	8000b5e <QSPI_WriteEnable+0x86>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match = QSPI_SR_WREN;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	603b      	str	r3, [r7, #0]
  s_config.Mask = QSPI_SR_WREN;
 8000b22:	2302      	movs	r3, #2
 8000b24:	607b      	str	r3, [r7, #4]
  s_config.MatchMode = QSPI_MATCH_MODE_AND;
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
  s_config.StatusBytesSize = 1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	60fb      	str	r3, [r7, #12]
  s_config.Interval = 1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	60bb      	str	r3, [r7, #8]
  s_config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000b32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b36:	617b      	str	r3, [r7, #20]

  s_command.Instruction = READ_STATUS_REG_CMD;
 8000b38:	2305      	movs	r3, #5
 8000b3a:	61bb      	str	r3, [r7, #24]
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000b3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b40:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (HAL_QSPI_AutoPolling(&hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b42:	463a      	mov	r2, r7
 8000b44:	f107 0118 	add.w	r1, r7, #24
 8000b48:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b4c:	4806      	ldr	r0, [pc, #24]	; (8000b68 <QSPI_WriteEnable+0x90>)
 8000b4e:	f006 f84c 	bl	8006bea <HAL_QSPI_AutoPolling>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <QSPI_WriteEnable+0x84>
  {
    return HAL_ERROR;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	e000      	b.n	8000b5e <QSPI_WriteEnable+0x86>
  }

  return HAL_OK;
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3750      	adds	r7, #80	; 0x50
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	2000469c 	.word	0x2000469c

08000b6c <QSPI_READMD>:

uint8_t QSPI_READMD(uint8_t *Mid, uint8_t *Did)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b098      	sub	sp, #96	; 0x60
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000b76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b7a:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction = 0x90; // ok
 8000b7c:	2390      	movs	r3, #144	; 0x90
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData = 5;
 8000b92:	2305      	movs	r3, #5
 8000b94:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ba2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000baa:	4619      	mov	r1, r3
 8000bac:	480f      	ldr	r0, [pc, #60]	; (8000bec <QSPI_READMD+0x80>)
 8000bae:	f005 fe8f 	bl	80068d0 <HAL_QSPI_Command>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <QSPI_READMD+0x50>
  {
    return HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e013      	b.n	8000be4 <QSPI_READMD+0x78>
  }


 uint8_t reg2[6] = {0};
 8000bbc:	f107 0308 	add.w	r3, r7, #8
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	809a      	strh	r2, [r3, #4]
 HAL_QSPI_Receive(&hqspi, &(reg2), HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4806      	ldr	r0, [pc, #24]	; (8000bec <QSPI_READMD+0x80>)
 8000bd2:	f005 ff6d 	bl	8006ab0 <HAL_QSPI_Receive>
 *Mid = reg2[3];
 8000bd6:	7afa      	ldrb	r2, [r7, #11]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	701a      	strb	r2, [r3, #0]
 *Did = reg2[4];
 8000bdc:	7b3a      	ldrb	r2, [r7, #12]
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	701a      	strb	r2, [r3, #0]
//  HAL_QSPI_Receive(&hqspi, &(reg2[2]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
//  HAL_QSPI_Receive(&hqspi, &(reg2[3]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
//  HAL_QSPI_Receive(&hqspi, &(reg2[4]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
//  HAL_QSPI_Receive(&hqspi, &(reg2[5]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE);

  return HAL_OK;
 8000be2:	2300      	movs	r3, #0
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3760      	adds	r7, #96	; 0x60
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000469c 	.word	0x2000469c

08000bf0 <QSPI_AutoPolling_Write_in_progress>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
uint8_t QSPI_AutoPolling_Write_in_progress(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b096      	sub	sp, #88	; 0x58
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bfe:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction = READ_STATUS_REG_CMD;
 8000c00:	2305      	movs	r3, #5
 8000c02:	623b      	str	r3, [r7, #32]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000c0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c10:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles = 0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60bb      	str	r3, [r7, #8]
  //  s_config.Mask            = QSPI_SR_WIP;
  s_config.Mask = QSPI_SR_WIP; /*!< Write in progress */
 8000c26:	2301      	movs	r3, #1
 8000c28:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode = QSPI_MATCH_MODE_AND;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	617b      	str	r3, [r7, #20]
  s_config.Interval = 1; //0x10;
 8000c32:	2301      	movs	r3, #1
 8000c34:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000c36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c3a:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout) != HAL_OK)
 8000c3c:	f107 0208 	add.w	r2, r7, #8
 8000c40:	f107 0120 	add.w	r1, r7, #32
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f005 ffcf 	bl	8006bea <HAL_QSPI_AutoPolling>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <QSPI_AutoPolling_Write_in_progress+0x66>
  {
    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e000      	b.n	8000c58 <QSPI_AutoPolling_Write_in_progress+0x68>
  }

  return HAL_OK;
 8000c56:	2300      	movs	r3, #0
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3758      	adds	r7, #88	; 0x58
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <QSPI_Read_Status_registers>:
  return HAL_OK;
}

// Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)
uint8_t QSPI_Read_Status_registers(QSPI_HandleTypeDef *hqspi, uint16_t *R1, uint16_t *R2, uint16_t *R3)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b098      	sub	sp, #96	; 0x60
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
 8000c6c:	603b      	str	r3, [r7, #0]
  uint8_t reg1[6];
  uint8_t reg2[6];
  uint8_t reg3[6];

  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000c6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c72:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction = 0x05;
 8000c74:	2305      	movs	r3, #5
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000c80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c84:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData = 1;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000c92:	2300      	movs	r3, #0
 8000c94:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000c96:	2300      	movs	r3, #0
 8000c98:	65fb      	str	r3, [r7, #92]	; 0x5c

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f005 fe13 	bl	80068d0 <HAL_QSPI_Command>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <QSPI_Read_Status_registers+0x54>
  {
    return HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e079      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, (uint8_t *)reg1, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cb4:	f107 0320 	add.w	r3, r7, #32
 8000cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	68f8      	ldr	r0, [r7, #12]
 8000cc0:	f005 fef6 	bl	8006ab0 <HAL_QSPI_Receive>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <QSPI_Read_Status_registers+0x6e>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e06c      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }
  *R1 = reg1[0];
 8000cce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	801a      	strh	r2, [r3, #0]
  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000cd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cdc:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction = 0x35;
 8000cde:	2335      	movs	r3, #53	; 0x35
 8000ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000cea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cee:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles = 0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData = 1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000d00:	2300      	movs	r3, #0
 8000d02:	65fb      	str	r3, [r7, #92]	; 0x5c

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	68f8      	ldr	r0, [r7, #12]
 8000d10:	f005 fdde 	bl	80068d0 <HAL_QSPI_Command>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <QSPI_Read_Status_registers+0xbe>
  {
    return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e044      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, (uint8_t *)reg2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d1e:	f107 0318 	add.w	r3, r7, #24
 8000d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d26:	4619      	mov	r1, r3
 8000d28:	68f8      	ldr	r0, [r7, #12]
 8000d2a:	f005 fec1 	bl	8006ab0 <HAL_QSPI_Receive>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <QSPI_Read_Status_registers+0xd8>
  {
    return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	e037      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }
  *R2 = reg2[0];
 8000d38:	7e3b      	ldrb	r3, [r7, #24]
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	801a      	strh	r2, [r3, #0]
  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000d40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d44:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction = 0x15;
 8000d46:	2315      	movs	r3, #21
 8000d48:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000d52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d56:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData = 1;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000d64:	2300      	movs	r3, #0
 8000d66:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	65fb      	str	r3, [r7, #92]	; 0x5c

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d74:	4619      	mov	r1, r3
 8000d76:	68f8      	ldr	r0, [r7, #12]
 8000d78:	f005 fdaa 	bl	80068d0 <HAL_QSPI_Command>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <QSPI_Read_Status_registers+0x126>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e010      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, (uint8_t *)reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d8e:	4619      	mov	r1, r3
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	f005 fe8d 	bl	8006ab0 <HAL_QSPI_Receive>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <QSPI_Read_Status_registers+0x140>
  {
    return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e003      	b.n	8000da8 <QSPI_Read_Status_registers+0x148>
  }
  *R3 = reg3[0];
 8000da0:	7c3b      	ldrb	r3, [r7, #16]
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	801a      	strh	r2, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3760      	adds	r7, #96	; 0x60
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <QSPI_Reset_Status_registers>:

// Reset Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)
uint8_t QSPI_Reset_Status_registers(QSPI_HandleTypeDef *hqspi, uint16_t *R1, uint16_t *R2, uint16_t *R3)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b092      	sub	sp, #72	; 0x48
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
 8000dbc:	603b      	str	r3, [r7, #0]
  QSPI_CommandTypeDef s_command;

  QSPI_WriteEnable();
 8000dbe:	f7ff fe8b 	bl	8000ad8 <QSPI_WriteEnable>

  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000dc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = 0x01;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000dd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000de6:	2300      	movs	r3, #0
 8000de8:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000dea:	2300      	movs	r3, #0
 8000dec:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000df6:	4619      	mov	r1, r3
 8000df8:	68f8      	ldr	r0, [r7, #12]
 8000dfa:	f005 fd69 	bl	80068d0 <HAL_QSPI_Command>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <QSPI_Reset_Status_registers+0x58>
  {
    return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e06a      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, (uint8_t *)R1, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e0c:	68b9      	ldr	r1, [r7, #8]
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f005 fdbc 	bl	800698c <HAL_QSPI_Transmit>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <QSPI_Reset_Status_registers+0x6e>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e05f      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }

  QSPI_WriteEnable();
 8000e1e:	f7ff fe5b 	bl	8000ad8 <QSPI_WriteEnable>

  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = 0x31;
 8000e28:	2331      	movs	r3, #49	; 0x31
 8000e2a:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000e34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e38:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000e46:	2300      	movs	r3, #0
 8000e48:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e56:	4619      	mov	r1, r3
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f005 fd39 	bl	80068d0 <HAL_QSPI_Command>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <QSPI_Reset_Status_registers+0xb8>
  {
    return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e03a      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, (uint8_t *)R2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e6c:	6879      	ldr	r1, [r7, #4]
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f005 fd8c 	bl	800698c <HAL_QSPI_Transmit>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <QSPI_Reset_Status_registers+0xce>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e02f      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }

  QSPI_WriteEnable();
 8000e7e:	f7ff fe2b 	bl	8000ad8 <QSPI_WriteEnable>

  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000e82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = 0x11;
 8000e88:	2311      	movs	r3, #17
 8000e8a:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000e94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 1;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eae:	f107 0310 	add.w	r3, r7, #16
 8000eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f005 fd09 	bl	80068d0 <HAL_QSPI_Command>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <QSPI_Reset_Status_registers+0x118>
  {
    return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e00a      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, (uint8_t *)R3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ecc:	6839      	ldr	r1, [r7, #0]
 8000ece:	68f8      	ldr	r0, [r7, #12]
 8000ed0:	f005 fd5c 	bl	800698c <HAL_QSPI_Transmit>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e7ff      	b.n	8000ede <QSPI_Reset_Status_registers+0x12e>
  }
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3748      	adds	r7, #72	; 0x48
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b094      	sub	sp, #80	; 0x50
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint8_t reg[2];

  /* Initialize the reading of status register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE; //QSPI_INSTRUCTION_4_LINES;
 8000eee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = READ_STATUS_REG_CMD;
 8000ef4:	2305      	movs	r3, #5
 8000ef6:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE; // QSPI_DATA_4_LINES;
 8000f00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f04:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 1;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f12:	2300      	movs	r3, #0
 8000f14:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000f16:	2300      	movs	r3, #0
 8000f18:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f22:	4619      	mov	r1, r3
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f005 fcd3 	bl	80068d0 <HAL_QSPI_Command>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <QSPI_DummyCyclesCfg+0x4e>
  {
    return HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e08f      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f005 fdb6 	bl	8006ab0 <HAL_QSPI_Receive>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <QSPI_DummyCyclesCfg+0x68>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e082      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Initialize the reading of configuration register */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000f4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f52:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = READ_CFG_REG_CMD;
 8000f54:	2315      	movs	r3, #21
 8000f56:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000f60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f64:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f72:	2300      	movs	r3, #0
 8000f74:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000f76:	2300      	movs	r3, #0
 8000f78:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f82:	4619      	mov	r1, r3
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f005 fca3 	bl	80068d0 <HAL_QSPI_Command>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <QSPI_DummyCyclesCfg+0xae>
  {
    return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e05f      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	3301      	adds	r3, #1
 8000f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f005 fd85 	bl	8006ab0 <HAL_QSPI_Receive>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <QSPI_DummyCyclesCfg+0xca>
  {
    return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e051      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable() != HAL_OK)
 8000fb0:	f7ff fd92 	bl	8000ad8 <QSPI_WriteEnable>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <QSPI_DummyCyclesCfg+0xd8>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e04a      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Update the configuration register with new dummy cycles */
  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	613b      	str	r3, [r7, #16]
  s_command.AddressMode = QSPI_ADDRESS_NONE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode = QSPI_DATA_1_LINE;
 8000fd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fd4:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData = 2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	647b      	str	r3, [r7, #68]	; 0x44

  /* QSPI_DUMMY_CYCLES_READ_QUAD = 3 for 10 cycles in QPI mode */
  //  MODIFY_REG( reg[1], QSPI_CR_NB_DUMMY, (QSPI_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(QSPI_CR_NB_DUMMY)));
  MODIFY_REG(reg[1], QSPI_CR_NB_DUMMY, (QSPI_DUMMY_CYCLES_READ << POSITION_VAL(QSPI_CR_NB_DUMMY)));
 8000fea:	7b7b      	ldrb	r3, [r7, #13]
 8000fec:	b25b      	sxtb	r3, r3
 8000fee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ff2:	b25a      	sxtb	r2, r3
 8000ff4:	23c0      	movs	r3, #192	; 0xc0
 8000ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ffa:	fa93 f3a3 	rbit	r3, r3
 8000ffe:	64bb      	str	r3, [r7, #72]	; 0x48
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001000:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001002:	fab3 f383 	clz	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	4619      	mov	r1, r3
 800100a:	2308      	movs	r3, #8
 800100c:	408b      	lsls	r3, r1
 800100e:	b25b      	sxtb	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b25b      	sxtb	r3, r3
 8001014:	b2db      	uxtb	r3, r3
 8001016:	737b      	strb	r3, [r7, #13]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001018:	f107 0310 	add.w	r3, r7, #16
 800101c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001020:	4619      	mov	r1, r3
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f005 fc54 	bl	80068d0 <HAL_QSPI_Command>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <QSPI_DummyCyclesCfg+0x14c>
  {
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e010      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	f241 3288 	movw	r2, #5000	; 0x1388
 800103a:	4619      	mov	r1, r3
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f005 fca5 	bl	800698c <HAL_QSPI_Transmit>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <QSPI_DummyCyclesCfg+0x166>
  {
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e003      	b.n	8001054 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* 40ms  Write Status/Configuration Register Cycle Time */
  HAL_Delay(40);
 800104c:	2028      	movs	r0, #40	; 0x28
 800104e:	f002 fcbd 	bl	80039cc <HAL_Delay>

  return HAL_OK;
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	3750      	adds	r7, #80	; 0x50
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <led_init>:
 */

#include "main.h"

void led_init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //Red LED
 8001060:	2104      	movs	r1, #4
 8001062:	4806      	ldr	r0, [pc, #24]	; (800107c <led_init+0x20>)
 8001064:	f008 fb5a 	bl	800971c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //Green LED
 8001068:	2100      	movs	r1, #0
 800106a:	4804      	ldr	r0, [pc, #16]	; (800107c <led_init+0x20>)
 800106c:	f008 fb56 	bl	800971c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //Blue LED
 8001070:	210c      	movs	r1, #12
 8001072:	4802      	ldr	r0, [pc, #8]	; (800107c <led_init+0x20>)
 8001074:	f008 fb52 	bl	800971c <HAL_TIM_PWM_Start>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20004288 	.word	0x20004288

08001080 <SetRGB>:
	  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4); //Blue LED
}

// Input: 0 to 250
void SetRGB(int Red, int Green, int Blue)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	//  SetRGB(250, 0, 0); // Red
	//  SetRGB(0, 250, 0); // Green
	//  SetRGB(0, 0, 250); // Blue
	//  SetRGB(250, 250, 0);// Yellow
	TIM4->CCR2 = Red * 8000 / 250;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001092:	fb02 f303 	mul.w	r3, r2, r3
 8001096:	4a14      	ldr	r2, [pc, #80]	; (80010e8 <SetRGB+0x68>)
 8001098:	fb82 1203 	smull	r1, r2, r2, r3
 800109c:	1112      	asrs	r2, r2, #4
 800109e:	17db      	asrs	r3, r3, #31
 80010a0:	1ad2      	subs	r2, r2, r3
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <SetRGB+0x6c>)
 80010a4:	639a      	str	r2, [r3, #56]	; 0x38
	TIM4->CCR1 = Green * 8000 / 250;
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <SetRGB+0x68>)
 80010b2:	fb82 1203 	smull	r1, r2, r2, r3
 80010b6:	1112      	asrs	r2, r2, #4
 80010b8:	17db      	asrs	r3, r3, #31
 80010ba:	1ad2      	subs	r2, r2, r3
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <SetRGB+0x6c>)
 80010be:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR4 = Blue * 8000 / 250;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80010c6:	fb02 f303 	mul.w	r3, r2, r3
 80010ca:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <SetRGB+0x68>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1112      	asrs	r2, r2, #4
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad2      	subs	r2, r2, r3
 80010d6:	4b05      	ldr	r3, [pc, #20]	; (80010ec <SetRGB+0x6c>)
 80010d8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	10624dd3 	.word	0x10624dd3
 80010ec:	40000800 	.word	0x40000800

080010f0 <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80010f8:	23ff      	movs	r3, #255	; 0xff
 80010fa:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 8001100:	2300      	movs	r3, #0
 8001102:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8001104:	2300      	movs	r3, #0
 8001106:	723b      	strb	r3, [r7, #8]
 8001108:	2300      	movs	r3, #0
 800110a:	727b      	strb	r3, [r7, #9]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 800110c:	4a58      	ldr	r2, [pc, #352]	; (8001270 <bno055_init+0x180>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8001112:	4b57      	ldr	r3, [pc, #348]	; (8001270 <bno055_init+0x180>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68dc      	ldr	r4, [r3, #12]
 8001118:	4b55      	ldr	r3, [pc, #340]	; (8001270 <bno055_init+0x180>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	7a58      	ldrb	r0, [r3, #9]
 800111e:	f107 020d 	add.w	r2, r7, #13
 8001122:	2301      	movs	r3, #1
 8001124:	2107      	movs	r1, #7
 8001126:	47a0      	blx	r4
 8001128:	4603      	mov	r3, r0
 800112a:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800112c:	4b50      	ldr	r3, [pc, #320]	; (8001270 <bno055_init+0x180>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	691c      	ldr	r4, [r3, #16]
 8001132:	4b4f      	ldr	r3, [pc, #316]	; (8001270 <bno055_init+0x180>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	7a58      	ldrb	r0, [r3, #9]
 8001138:	f107 020e 	add.w	r2, r7, #14
 800113c:	2301      	movs	r3, #1
 800113e:	2100      	movs	r1, #0
 8001140:	47a0      	blx	r4
 8001142:	4603      	mov	r3, r0
 8001144:	b2da      	uxtb	r2, r3
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	4413      	add	r3, r2
 800114a:	b2db      	uxtb	r3, r3
 800114c:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 800114e:	4b48      	ldr	r3, [pc, #288]	; (8001270 <bno055_init+0x180>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	7bba      	ldrb	r2, [r7, #14]
 8001154:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001156:	4b46      	ldr	r3, [pc, #280]	; (8001270 <bno055_init+0x180>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	691c      	ldr	r4, [r3, #16]
 800115c:	4b44      	ldr	r3, [pc, #272]	; (8001270 <bno055_init+0x180>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	7a58      	ldrb	r0, [r3, #9]
 8001162:	f107 020e 	add.w	r2, r7, #14
 8001166:	2301      	movs	r3, #1
 8001168:	2101      	movs	r1, #1
 800116a:	47a0      	blx	r4
 800116c:	4603      	mov	r3, r0
 800116e:	b2da      	uxtb	r2, r3
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	4413      	add	r3, r2
 8001174:	b2db      	uxtb	r3, r3
 8001176:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 8001178:	4b3d      	ldr	r3, [pc, #244]	; (8001270 <bno055_init+0x180>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	7bba      	ldrb	r2, [r7, #14]
 800117e:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001180:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <bno055_init+0x180>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	691c      	ldr	r4, [r3, #16]
 8001186:	4b3a      	ldr	r3, [pc, #232]	; (8001270 <bno055_init+0x180>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	7a58      	ldrb	r0, [r3, #9]
 800118c:	f107 020e 	add.w	r2, r7, #14
 8001190:	2301      	movs	r3, #1
 8001192:	2102      	movs	r1, #2
 8001194:	47a0      	blx	r4
 8001196:	4603      	mov	r3, r0
 8001198:	b2da      	uxtb	r2, r3
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	4413      	add	r3, r2
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 80011a2:	4b33      	ldr	r3, [pc, #204]	; (8001270 <bno055_init+0x180>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	7bba      	ldrb	r2, [r7, #14]
 80011a8:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80011aa:	4b31      	ldr	r3, [pc, #196]	; (8001270 <bno055_init+0x180>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	691c      	ldr	r4, [r3, #16]
 80011b0:	4b2f      	ldr	r3, [pc, #188]	; (8001270 <bno055_init+0x180>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	7a58      	ldrb	r0, [r3, #9]
 80011b6:	f107 020e 	add.w	r2, r7, #14
 80011ba:	2301      	movs	r3, #1
 80011bc:	2103      	movs	r1, #3
 80011be:	47a0      	blx	r4
 80011c0:	4603      	mov	r3, r0
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	4413      	add	r3, r2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <bno055_init+0x180>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	7bba      	ldrb	r2, [r7, #14]
 80011d2:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80011d4:	4b26      	ldr	r3, [pc, #152]	; (8001270 <bno055_init+0x180>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	691c      	ldr	r4, [r3, #16]
 80011da:	4b25      	ldr	r3, [pc, #148]	; (8001270 <bno055_init+0x180>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	7a58      	ldrb	r0, [r3, #9]
 80011e0:	f107 020e 	add.w	r2, r7, #14
 80011e4:	2301      	movs	r3, #1
 80011e6:	2106      	movs	r1, #6
 80011e8:	47a0      	blx	r4
 80011ea:	4603      	mov	r3, r0
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	4413      	add	r3, r2
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 80011f6:	4b1e      	ldr	r3, [pc, #120]	; (8001270 <bno055_init+0x180>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	7bba      	ldrb	r2, [r7, #14]
 80011fc:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80011fe:	4b1c      	ldr	r3, [pc, #112]	; (8001270 <bno055_init+0x180>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	691c      	ldr	r4, [r3, #16]
 8001204:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <bno055_init+0x180>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	7a58      	ldrb	r0, [r3, #9]
 800120a:	f107 0208 	add.w	r2, r7, #8
 800120e:	2302      	movs	r3, #2
 8001210:	2104      	movs	r1, #4
 8001212:	47a0      	blx	r4
 8001214:	4603      	mov	r3, r0
 8001216:	b2da      	uxtb	r2, r3
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	4413      	add	r3, r2
 800121c:	b2db      	uxtb	r3, r3
 800121e:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 8001220:	7a3b      	ldrb	r3, [r7, #8]
 8001222:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 8001224:	7a7b      	ldrb	r3, [r7, #9]
 8001226:	b29b      	uxth	r3, r3
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	b299      	uxth	r1, r3
 800122c:	7a3b      	ldrb	r3, [r7, #8]
 800122e:	b29a      	uxth	r2, r3
    p_bno055->sw_rev_id =
 8001230:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <bno055_init+0x180>)
 8001232:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 8001234:	430a      	orrs	r2, r1
 8001236:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 8001238:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <bno055_init+0x180>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	691c      	ldr	r4, [r3, #16]
 8001240:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <bno055_init+0x180>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	7a58      	ldrb	r0, [r3, #9]
 8001246:	f107 020e 	add.w	r2, r7, #14
 800124a:	2301      	movs	r3, #1
 800124c:	2107      	movs	r1, #7
 800124e:	47a0      	blx	r4
 8001250:	4603      	mov	r3, r0
 8001252:	b2da      	uxtb	r2, r3
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	4413      	add	r3, r2
 8001258:	b2db      	uxtb	r3, r3
 800125a:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <bno055_init+0x180>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	7bba      	ldrb	r2, [r7, #14]
 8001262:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 8001264:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bd90      	pop	{r4, r7, pc}
 8001270:	20000238 	.word	0x20000238

08001274 <bno055_write_register>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_register(u8 addr_u8, u8 *data_u8, u8 len_u8)
{
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	6039      	str	r1, [r7, #0]
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8001284:	23ff      	movs	r3, #255	; 0xff
 8001286:	73fb      	strb	r3, [r7, #15]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <bno055_write_register+0x48>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <bno055_write_register+0x22>
    {
        return BNO055_E_NULL_PTR;
 8001290:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8001294:	e00d      	b.n	80012b2 <bno055_write_register+0x3e>
    }
    else
    {
        /* Write the values of respective given register */
        com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr, addr_u8, data_u8, len_u8);
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <bno055_write_register+0x48>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	68dc      	ldr	r4, [r3, #12]
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <bno055_write_register+0x48>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	7a58      	ldrb	r0, [r3, #9]
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	79f9      	ldrb	r1, [r7, #7]
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	47a0      	blx	r4
 80012aa:	4603      	mov	r3, r0
 80012ac:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 80012ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd90      	pop	{r4, r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000238 	.word	0x20000238

080012c0 <bno055_write_page_id>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_page_id(u8 page_id_u8)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80012ca:	23ff      	movs	r3, #255	; 0xff
 80012cc:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80012d2:	4b1e      	ldr	r3, [pc, #120]	; (800134c <bno055_write_page_id+0x8c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d102      	bne.n	80012e0 <bno055_write_page_id+0x20>
    {
        return BNO055_E_NULL_PTR;
 80012da:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80012de:	e030      	b.n	8001342 <bno055_write_page_id+0x82>
    }
    else
    {
        /* Read the current page*/
        com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <bno055_write_page_id+0x8c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	691c      	ldr	r4, [r3, #16]
 80012e6:	4b19      	ldr	r3, [pc, #100]	; (800134c <bno055_write_page_id+0x8c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	7a58      	ldrb	r0, [r3, #9]
 80012ec:	f107 020e 	add.w	r2, r7, #14
 80012f0:	2301      	movs	r3, #1
 80012f2:	2107      	movs	r1, #7
 80012f4:	47a0      	blx	r4
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]
                                                  BNO055_PAGE_ID_REG,
                                                  &data_u8r,
                                                  BNO055_GEN_READ_WRITE_LENGTH);

        /* Check condition for communication BNO055_SUCCESS*/
        if (com_rslt == BNO055_SUCCESS)
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d11b      	bne.n	800133a <bno055_write_page_id+0x7a>
        {
            data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_PAGE_ID, page_id_u8);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	73bb      	strb	r3, [r7, #14]

            /* Write the page id*/
            com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <bno055_write_page_id+0x8c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68dc      	ldr	r4, [r3, #12]
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <bno055_write_page_id+0x8c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	7a58      	ldrb	r0, [r3, #9]
 8001312:	f107 020e 	add.w	r2, r7, #14
 8001316:	2301      	movs	r3, #1
 8001318:	2107      	movs	r1, #7
 800131a:	47a0      	blx	r4
 800131c:	4603      	mov	r3, r0
 800131e:	b2da      	uxtb	r2, r3
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	4413      	add	r3, r2
 8001324:	b2db      	uxtb	r3, r3
 8001326:	73fb      	strb	r3, [r7, #15]
                                                        BNO055_PAGE_ID_REG,
                                                        &data_u8r,
                                                        BNO055_GEN_READ_WRITE_LENGTH);
            if (com_rslt == BNO055_SUCCESS)
 8001328:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d106      	bne.n	800133e <bno055_write_page_id+0x7e>
            {
                p_bno055->page_id = page_id_u8;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <bno055_write_page_id+0x8c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	79fa      	ldrb	r2, [r7, #7]
 8001336:	711a      	strb	r2, [r3, #4]
 8001338:	e001      	b.n	800133e <bno055_write_page_id+0x7e>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 800133a:	23ff      	movs	r3, #255	; 0xff
 800133c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 800133e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	bd90      	pop	{r4, r7, pc}
 800134a:	bf00      	nop
 800134c:	20000238 	.word	0x20000238

08001350 <bno055_read_mag_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_mag_xyz(struct bno055_mag_t *mag)
{
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8001358:	23ff      	movs	r3, #255	; 0xff
 800135a:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_MAG_XYZ_DATA_SIZE] = {
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	809a      	strh	r2, [r3, #4]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 8001366:	23ff      	movs	r3, #255	; 0xff
 8001368:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 800136a:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <bno055_read_mag_xyz+0xd0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d102      	bne.n	8001378 <bno055_read_mag_xyz+0x28>
    {
        return BNO055_E_NULL_PTR;
 8001372:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8001376:	e04e      	b.n	8001416 <bno055_read_mag_xyz+0xc6>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8001378:	4b29      	ldr	r3, [pc, #164]	; (8001420 <bno055_read_mag_xyz+0xd0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	791b      	ldrb	r3, [r3, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d004      	beq.n	800138c <bno055_read_mag_xyz+0x3c>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8001382:	2000      	movs	r0, #0
 8001384:	f7ff ff9c 	bl	80012c0 <bno055_write_page_id>
 8001388:	4603      	mov	r3, r0
 800138a:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 800138c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d004      	beq.n	800139e <bno055_read_mag_xyz+0x4e>
 8001394:	4b22      	ldr	r3, [pc, #136]	; (8001420 <bno055_read_mag_xyz+0xd0>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	791b      	ldrb	r3, [r3, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d137      	bne.n	800140e <bno055_read_mag_xyz+0xbe>
        {
            /*Read the six byte value of mag xyz*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800139e:	4b20      	ldr	r3, [pc, #128]	; (8001420 <bno055_read_mag_xyz+0xd0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	691c      	ldr	r4, [r3, #16]
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <bno055_read_mag_xyz+0xd0>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	7a58      	ldrb	r0, [r3, #9]
 80013aa:	f107 0208 	add.w	r2, r7, #8
 80013ae:	2306      	movs	r3, #6
 80013b0:	210e      	movs	r1, #14
 80013b2:	47a0      	blx	r4
 80013b4:	4603      	mov	r3, r0
 80013b6:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_MAG_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_MAG_XYZ_DATA_SIZE);

            /* Data X*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 80013b8:	7a3b      	ldrb	r3, [r7, #8]
 80013ba:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_MAG_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 80013bc:	7a7b      	ldrb	r3, [r7, #9]
 80013be:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_MAG_DATA_X_MSB_VALUEX);
            mag->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80013c0:	7a7b      	ldrb	r3, [r7, #9]
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 80013c8:	7a3b      	ldrb	r3, [r7, #8]
 80013ca:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b21a      	sxth	r2, r3
            mag->x =
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	801a      	strh	r2, [r3, #0]

            /* Data Y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 80013d4:	7abb      	ldrb	r3, [r7, #10]
 80013d6:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_MAG_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 80013d8:	7afb      	ldrb	r3, [r7, #11]
 80013da:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_MAG_DATA_Y_MSB_VALUEY);
            mag->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80013dc:	7afb      	ldrb	r3, [r7, #11]
 80013de:	b25b      	sxtb	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 80013e4:	7abb      	ldrb	r3, [r7, #10]
 80013e6:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b21a      	sxth	r2, r3
            mag->y =
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	805a      	strh	r2, [r3, #2]

            /* Data Z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 80013f0:	7b3b      	ldrb	r3, [r7, #12]
 80013f2:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_MAG_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 80013f4:	7b7b      	ldrb	r3, [r7, #13]
 80013f6:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_MAG_DATA_Z_MSB_VALUEZ);
            mag->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80013f8:	7b7b      	ldrb	r3, [r7, #13]
 80013fa:	b25b      	sxtb	r3, r3
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 8001400:	7b3b      	ldrb	r3, [r7, #12]
 8001402:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8001404:	4313      	orrs	r3, r2
 8001406:	b21a      	sxth	r2, r3
            mag->z =
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	809a      	strh	r2, [r3, #4]
 800140c:	e001      	b.n	8001412 <bno055_read_mag_xyz+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 800140e:	23ff      	movs	r3, #255	; 0xff
 8001410:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8001412:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	20000238 	.word	0x20000238

08001424 <bno055_convert_double_mag_xyz_uT>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_convert_double_mag_xyz_uT(struct bno055_mag_double_t *mag_xyz)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800142c:	23ff      	movs	r3, #255	; 0xff
 800142e:	73fb      	strb	r3, [r7, #15]
    struct bno055_mag_t reg_mag_xyz = { BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8001430:	2300      	movs	r3, #0
 8001432:	813b      	strh	r3, [r7, #8]
 8001434:	2300      	movs	r3, #0
 8001436:	817b      	strh	r3, [r7, #10]
 8001438:	2300      	movs	r3, #0
 800143a:	81bb      	strh	r3, [r7, #12]

    /* Read raw mag xyz data */
    com_rslt = bno055_read_mag_xyz(&reg_mag_xyz);
 800143c:	f107 0308 	add.w	r3, r7, #8
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff85 	bl	8001350 <bno055_read_mag_xyz>
 8001446:	4603      	mov	r3, r0
 8001448:	73fb      	strb	r3, [r7, #15]
    if (com_rslt == BNO055_SUCCESS)
 800144a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d127      	bne.n	80014a2 <bno055_convert_double_mag_xyz_uT+0x7e>
    {
        /* Convert raw mag xyz to microTesla*/
        mag_xyz->x = (double)(reg_mag_xyz.x / BNO055_MAG_DIV_UT);
 8001452:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800145e:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8001462:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	ed83 7b00 	vstr	d7, [r3]
        mag_xyz->y = (double)(reg_mag_xyz.y / BNO055_MAG_DIV_UT);
 800146c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001470:	ee07 3a90 	vmov	s15, r3
 8001474:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001478:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 800147c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	ed83 7b02 	vstr	d7, [r3, #8]
        mag_xyz->z = (double)(reg_mag_xyz.z / BNO055_MAG_DIV_UT);
 8001486:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001492:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 8001496:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	ed83 7b04 	vstr	d7, [r3, #16]
 80014a0:	e001      	b.n	80014a6 <bno055_convert_double_mag_xyz_uT+0x82>
    }
    else
    {
        com_rslt = BNO055_ERROR;
 80014a2:	23ff      	movs	r3, #255	; 0xff
 80014a4:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 80014a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <bno055_get_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_operation_mode(u8 *operation_mode_u8)
{
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80014bc:	23ff      	movs	r3, #255	; 0xff
 80014be:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 80014c4:	23ff      	movs	r3, #255	; 0xff
 80014c6:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80014c8:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <bno055_get_operation_mode+0x80>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d102      	bne.n	80014d6 <bno055_get_operation_mode+0x22>
    {
        return BNO055_E_NULL_PTR;
 80014d0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80014d4:	e02a      	b.n	800152c <bno055_get_operation_mode+0x78>
    }
    else
    {
        /*condition check for page, operation mode is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 80014d6:	4b17      	ldr	r3, [pc, #92]	; (8001534 <bno055_get_operation_mode+0x80>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	791b      	ldrb	r3, [r3, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d004      	beq.n	80014ea <bno055_get_operation_mode+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff feed 	bl	80012c0 <bno055_write_page_id>
 80014e6:	4603      	mov	r3, r0
 80014e8:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 80014ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d004      	beq.n	80014fc <bno055_get_operation_mode+0x48>
 80014f2:	4b10      	ldr	r3, [pc, #64]	; (8001534 <bno055_get_operation_mode+0x80>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	791b      	ldrb	r3, [r3, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d113      	bne.n	8001524 <bno055_get_operation_mode+0x70>
        {
            /* Read the value of operation mode*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80014fc:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <bno055_get_operation_mode+0x80>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	691c      	ldr	r4, [r3, #16]
 8001502:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <bno055_get_operation_mode+0x80>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	7a58      	ldrb	r0, [r3, #9]
 8001508:	f107 020d 	add.w	r2, r7, #13
 800150c:	2301      	movs	r3, #1
 800150e:	213d      	movs	r1, #61	; 0x3d
 8001510:	47a0      	blx	r4
 8001512:	4603      	mov	r3, r0
 8001514:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_OPERATION_MODE_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *operation_mode_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_OPERATION_MODE);
 8001516:	7b7b      	ldrb	r3, [r7, #13]
 8001518:	f003 030f 	and.w	r3, r3, #15
 800151c:	b2da      	uxtb	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	e001      	b.n	8001528 <bno055_get_operation_mode+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8001524:	23ff      	movs	r3, #255	; 0xff
 8001526:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8001528:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	20000238 	.word	0x20000238

08001538 <bno055_set_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_operation_mode(u8 operation_mode_u8)
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8001542:	23ff      	movs	r3, #255	; 0xff
 8001544:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8001546:	2300      	movs	r3, #0
 8001548:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 800154a:	2300      	movs	r3, #0
 800154c:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 800154e:	23ff      	movs	r3, #255	; 0xff
 8001550:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8001552:	4b5c      	ldr	r3, [pc, #368]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <bno055_set_operation_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 800155a:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 800155e:	e0ac      	b.n	80016ba <bno055_set_operation_mode+0x182>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ffa5 	bl	80014b4 <bno055_get_operation_mode>
 800156a:	4603      	mov	r3, r0
 800156c:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 800156e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001572:	2b00      	cmp	r3, #0
 8001574:	f040 809d 	bne.w	80016b2 <bno055_set_operation_mode+0x17a>
        {
            /* If the previous operation mode is config it is
             * directly write the operation mode */
            if (prev_opmode_u8 == BNO055_OPERATION_MODE_CONFIG)
 8001578:	7b3b      	ldrb	r3, [r7, #12]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d137      	bne.n	80015ee <bno055_set_operation_mode+0xb6>
            {
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800157e:	4b51      	ldr	r3, [pc, #324]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	691c      	ldr	r4, [r3, #16]
 8001584:	4b4f      	ldr	r3, [pc, #316]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	7a58      	ldrb	r0, [r3, #9]
 800158a:	f107 020d 	add.w	r2, r7, #13
 800158e:	2301      	movs	r3, #1
 8001590:	213d      	movs	r1, #61	; 0x3d
 8001592:	47a0      	blx	r4
 8001594:	4603      	mov	r3, r0
 8001596:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8001598:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159c:	2b00      	cmp	r3, #0
 800159e:	f040 808a 	bne.w	80016b6 <bno055_set_operation_mode+0x17e>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 80015a2:	7b7b      	ldrb	r3, [r7, #13]
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	f023 030f 	bic.w	r3, r3, #15
 80015aa:	b25a      	sxtb	r2, r3
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	f003 030f 	and.w	r3, r3, #15
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b25b      	sxtb	r3, r3
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 80015be:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	68dc      	ldr	r4, [r3, #12]
 80015c4:	4b3f      	ldr	r3, [pc, #252]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	7a58      	ldrb	r0, [r3, #9]
 80015ca:	f107 020d 	add.w	r2, r7, #13
 80015ce:	2301      	movs	r3, #1
 80015d0:	213d      	movs	r1, #61	; 0x3d
 80015d2:	47a0      	blx	r4
 80015d4:	4603      	mov	r3, r0
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
 80015da:	4413      	add	r3, r2
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	73fb      	strb	r3, [r7, #15]
                                                                BNO055_GEN_READ_WRITE_LENGTH);

                    /* Config mode to other
                     * operation mode switching
                     * required delay of 600ms*/
                    p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 80015e0:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80015ea:	4798      	blx	r3
 80015ec:	e063      	b.n	80016b6 <bno055_set_operation_mode+0x17e>
            else
            {
                /* If the previous operation
                 * mode is not config it is
                 * write the config mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80015ee:	4b35      	ldr	r3, [pc, #212]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	691c      	ldr	r4, [r3, #16]
 80015f4:	4b33      	ldr	r3, [pc, #204]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	7a58      	ldrb	r0, [r3, #9]
 80015fa:	f107 020d 	add.w	r2, r7, #13
 80015fe:	2301      	movs	r3, #1
 8001600:	213d      	movs	r1, #61	; 0x3d
 8001602:	47a0      	blx	r4
 8001604:	4603      	mov	r3, r0
 8001606:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8001608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d116      	bne.n	800163e <bno055_set_operation_mode+0x106>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, BNO055_OPERATION_MODE_CONFIG);
 8001610:	7b7b      	ldrb	r3, [r7, #13]
 8001612:	f023 030f 	bic.w	r3, r3, #15
 8001616:	b2db      	uxtb	r3, r3
 8001618:	737b      	strb	r3, [r7, #13]
                    com_rslt +=
                        bno055_write_register(BNO055_OPERATION_MODE_REG, &data_u8r, BNO055_GEN_READ_WRITE_LENGTH);
 800161a:	f107 030d 	add.w	r3, r7, #13
 800161e:	2201      	movs	r2, #1
 8001620:	4619      	mov	r1, r3
 8001622:	203d      	movs	r0, #61	; 0x3d
 8001624:	f7ff fe26 	bl	8001274 <bno055_write_register>
 8001628:	4603      	mov	r3, r0
 800162a:	b2da      	uxtb	r2, r3
                    com_rslt +=
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	4413      	add	r3, r2
 8001630:	b2db      	uxtb	r3, r3
 8001632:	73fb      	strb	r3, [r7, #15]

                    /* other mode to config mode switching
                     * required delay of 20ms*/
                    p_bno055->delay_msec(BNO055_CONFIG_MODE_SWITCHING_DELAY);
 8001634:	4b23      	ldr	r3, [pc, #140]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	2014      	movs	r0, #20
 800163c:	4798      	blx	r3
                }

                /* Write the operation mode */
                if (operation_mode_u8 != BNO055_OPERATION_MODE_CONFIG)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d038      	beq.n	80016b6 <bno055_set_operation_mode+0x17e>
                {
                    com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001644:	4b1f      	ldr	r3, [pc, #124]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	691c      	ldr	r4, [r3, #16]
 800164a:	4b1e      	ldr	r3, [pc, #120]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	7a58      	ldrb	r0, [r3, #9]
 8001650:	f107 020d 	add.w	r2, r7, #13
 8001654:	2301      	movs	r3, #1
 8001656:	213d      	movs	r1, #61	; 0x3d
 8001658:	47a0      	blx	r4
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]
                                                              BNO055_OPERATION_MODE_REG,
                                                              &data_u8r,
                                                              BNO055_GEN_READ_WRITE_LENGTH);
                    if (com_rslt == BNO055_SUCCESS)
 800165e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d127      	bne.n	80016b6 <bno055_set_operation_mode+0x17e>
                    {
                        data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8001666:	7b7b      	ldrb	r3, [r7, #13]
 8001668:	b25b      	sxtb	r3, r3
 800166a:	f023 030f 	bic.w	r3, r3, #15
 800166e:	b25a      	sxtb	r2, r3
 8001670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	b25b      	sxtb	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b25b      	sxtb	r3, r3
 800167e:	b2db      	uxtb	r3, r3
 8001680:	737b      	strb	r3, [r7, #13]
                        com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8001682:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68dc      	ldr	r4, [r3, #12]
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	7a58      	ldrb	r0, [r3, #9]
 800168e:	f107 020d 	add.w	r2, r7, #13
 8001692:	2301      	movs	r3, #1
 8001694:	213d      	movs	r1, #61	; 0x3d
 8001696:	47a0      	blx	r4
 8001698:	4603      	mov	r3, r0
 800169a:	b2da      	uxtb	r2, r3
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	4413      	add	r3, r2
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	73fb      	strb	r3, [r7, #15]
                                                                    BNO055_GEN_READ_WRITE_LENGTH);

                        /* Config mode to other
                         * operation mode switching
                         * required delay of 600ms*/
                        p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <bno055_set_operation_mode+0x18c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	f44f 7016 	mov.w	r0, #600	; 0x258
 80016ae:	4798      	blx	r3
 80016b0:	e001      	b.n	80016b6 <bno055_set_operation_mode+0x17e>
                }
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80016b2:	23ff      	movs	r3, #255	; 0xff
 80016b4:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 80016b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd90      	pop	{r4, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000238 	.word	0x20000238

080016c8 <bno055_set_power_mode>:
 *  @note For detailed about LOWPOWER mode
 *  refer data sheet 3.4.2
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_power_mode(u8 power_mode_u8)
{
 80016c8:	b590      	push	{r4, r7, lr}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80016d2:	23ff      	movs	r3, #255	; 0xff
 80016d4:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 80016da:	2300      	movs	r3, #0
 80016dc:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 80016de:	23ff      	movs	r3, #255	; 0xff
 80016e0:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80016e2:	4b35      	ldr	r3, [pc, #212]	; (80017b8 <bno055_set_power_mode+0xf0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d102      	bne.n	80016f0 <bno055_set_power_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 80016ea:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80016ee:	e05f      	b.n	80017b0 <bno055_set_power_mode+0xe8>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 80016f0:	f107 030c 	add.w	r3, r7, #12
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fedd 	bl	80014b4 <bno055_get_operation_mode>
 80016fa:	4603      	mov	r3, r0
 80016fc:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 80016fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d143      	bne.n	800178e <bno055_set_power_mode+0xc6>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8001706:	7b3b      	ldrb	r3, [r7, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d008      	beq.n	800171e <bno055_set_power_mode+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 800170c:	2000      	movs	r0, #0
 800170e:	f7ff ff13 	bl	8001538 <bno055_set_operation_mode>
 8001712:	4603      	mov	r3, r0
 8001714:	b2da      	uxtb	r2, r3
 8001716:	7bbb      	ldrb	r3, [r7, #14]
 8001718:	4413      	add	r3, r2
 800171a:	b2db      	uxtb	r3, r3
 800171c:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 800171e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d130      	bne.n	8001788 <bno055_set_power_mode+0xc0>
            {
                /* Write the value of power mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <bno055_set_power_mode+0xf0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	691c      	ldr	r4, [r3, #16]
 800172c:	4b22      	ldr	r3, [pc, #136]	; (80017b8 <bno055_set_power_mode+0xf0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	7a58      	ldrb	r0, [r3, #9]
 8001732:	f107 020d 	add.w	r2, r7, #13
 8001736:	2301      	movs	r3, #1
 8001738:	213e      	movs	r1, #62	; 0x3e
 800173a:	47a0      	blx	r4
 800173c:	4603      	mov	r3, r0
 800173e:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_POWER_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8001740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d124      	bne.n	8001792 <bno055_set_power_mode+0xca>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_POWER_MODE, power_mode_u8);
 8001748:	7b7b      	ldrb	r3, [r7, #13]
 800174a:	b25b      	sxtb	r3, r3
 800174c:	f023 0303 	bic.w	r3, r3, #3
 8001750:	b25a      	sxtb	r2, r3
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	b25b      	sxtb	r3, r3
 800175c:	4313      	orrs	r3, r2
 800175e:	b25b      	sxtb	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <bno055_set_power_mode+0xf0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	68dc      	ldr	r4, [r3, #12]
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <bno055_set_power_mode+0xf0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	7a58      	ldrb	r0, [r3, #9]
 8001770:	f107 020d 	add.w	r2, r7, #13
 8001774:	2301      	movs	r3, #1
 8001776:	213e      	movs	r1, #62	; 0x3e
 8001778:	47a0      	blx	r4
 800177a:	4603      	mov	r3, r0
 800177c:	b2da      	uxtb	r2, r3
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	4413      	add	r3, r2
 8001782:	b2db      	uxtb	r3, r3
 8001784:	73fb      	strb	r3, [r7, #15]
 8001786:	e004      	b.n	8001792 <bno055_set_power_mode+0xca>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 8001788:	23ff      	movs	r3, #255	; 0xff
 800178a:	73fb      	strb	r3, [r7, #15]
 800178c:	e001      	b.n	8001792 <bno055_set_power_mode+0xca>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 800178e:	23ff      	movs	r3, #255	; 0xff
 8001790:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8001792:	7b3b      	ldrb	r3, [r7, #12]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d009      	beq.n	80017ac <bno055_set_power_mode+0xe4>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 8001798:	7b3b      	ldrb	r3, [r7, #12]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fecc 	bl	8001538 <bno055_set_operation_mode>
 80017a0:	4603      	mov	r3, r0
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
 80017a6:	4413      	add	r3, r2
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 80017ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	20000238 	.word	0x20000238

080017bc <I2C_routine>:
 *  Bus read function pointer: BNO055_RD_FUNC_PTR
 *  Delay function pointer: delay_msec
 *  I2C address: dev_addr
 *--------------------------------------------------------------------------*/
s8 I2C_routine(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
    bno055.bus_write = BNO055_I2C_bus_write;
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <I2C_routine+0x28>)
 80017c2:	4a09      	ldr	r2, [pc, #36]	; (80017e8 <I2C_routine+0x2c>)
 80017c4:	60da      	str	r2, [r3, #12]
    bno055.bus_read = BNO055_I2C_bus_read;
 80017c6:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <I2C_routine+0x28>)
 80017c8:	4a08      	ldr	r2, [pc, #32]	; (80017ec <I2C_routine+0x30>)
 80017ca:	611a      	str	r2, [r3, #16]
    bno055.delay_msec = BNO055_delay_msek;
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <I2C_routine+0x28>)
 80017ce:	4a08      	ldr	r2, [pc, #32]	; (80017f0 <I2C_routine+0x34>)
 80017d0:	615a      	str	r2, [r3, #20]
    bno055.dev_addr = BNO055_I2C_ADDR2;
 80017d2:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <I2C_routine+0x28>)
 80017d4:	2229      	movs	r2, #41	; 0x29
 80017d6:	725a      	strb	r2, [r3, #9]

    return BNO055_INIT_VALUE;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	20001170 	.word	0x20001170
 80017e8:	080017f5 	.word	0x080017f5
 80017ec:	0800186d 	.word	0x0800186d
 80017f0:	080018fd 	.word	0x080018fd

080017f4 <BNO055_I2C_bus_write>:
 *  \param reg_data : It is a value hold in the array,
 *      will be used for write the value into the register
 *  \param cnt : The no of byte of data to be write
 */
s8 BNO055_I2C_bus_write(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 cnt)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af02      	add	r7, sp, #8
 80017fa:	603a      	str	r2, [r7, #0]
 80017fc:	461a      	mov	r2, r3
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
 8001802:	460b      	mov	r3, r1
 8001804:	71bb      	strb	r3, [r7, #6]
 8001806:	4613      	mov	r3, r2
 8001808:	717b      	strb	r3, [r7, #5]
    s32 BNO055_iERROR = BNO055_INIT_VALUE;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
    u8 array[I2C_BUFFER_LEN];
    u8 stringpos = BNO055_INIT_VALUE;
 800180e:	2300      	movs	r3, #0
 8001810:	75fb      	strb	r3, [r7, #23]

    array[BNO055_INIT_VALUE] = reg_addr;
 8001812:	79bb      	ldrb	r3, [r7, #6]
 8001814:	723b      	strb	r3, [r7, #8]
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 8001816:	2300      	movs	r3, #0
 8001818:	75fb      	strb	r3, [r7, #23]
 800181a:	e00d      	b.n	8001838 <BNO055_I2C_bus_write+0x44>
    {
        array[stringpos + BNO055_I2C_BUS_WRITE_ARRAY_INDEX] = *(reg_data + stringpos);
 800181c:	7dfb      	ldrb	r3, [r7, #23]
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	441a      	add	r2, r3
 8001822:	7dfb      	ldrb	r3, [r7, #23]
 8001824:	3301      	adds	r3, #1
 8001826:	7812      	ldrb	r2, [r2, #0]
 8001828:	f107 0118 	add.w	r1, r7, #24
 800182c:	440b      	add	r3, r1
 800182e:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 8001832:	7dfb      	ldrb	r3, [r7, #23]
 8001834:	3301      	adds	r3, #1
 8001836:	75fb      	strb	r3, [r7, #23]
 8001838:	7dfa      	ldrb	r2, [r7, #23]
 800183a:	797b      	ldrb	r3, [r7, #5]
 800183c:	429a      	cmp	r2, r3
 800183e:	d3ed      	bcc.n	800181c <BNO055_I2C_bus_write+0x28>
    }
    HAL_I2C_Master_Transmit(&hi2c1, 0x29<<1, array, cnt+1, 10);
 8001840:	797b      	ldrb	r3, [r7, #5]
 8001842:	b29b      	uxth	r3, r3
 8001844:	3301      	adds	r3, #1
 8001846:	b299      	uxth	r1, r3
 8001848:	f107 0208 	add.w	r2, r7, #8
 800184c:	230a      	movs	r3, #10
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	460b      	mov	r3, r1
 8001852:	2152      	movs	r1, #82	; 0x52
 8001854:	4804      	ldr	r0, [pc, #16]	; (8001868 <BNO055_I2C_bus_write+0x74>)
 8001856:	f003 fe0d 	bl	8005474 <HAL_I2C_Master_Transmit>
    return (s8)BNO055_iERROR;
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	b25b      	sxtb	r3, r3
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200042c8 	.word	0x200042c8

0800186c <BNO055_I2C_bus_read>:
 */

uint8_t byte_out[3]={0};
uint8_t byte_in[3]={0};
s8 BNO055_I2C_bus_read(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 cnt)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af02      	add	r7, sp, #8
 8001872:	603a      	str	r2, [r7, #0]
 8001874:	461a      	mov	r2, r3
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
 800187a:	460b      	mov	r3, r1
 800187c:	71bb      	strb	r3, [r7, #6]
 800187e:	4613      	mov	r3, r2
 8001880:	717b      	strb	r3, [r7, #5]
    s32 BNO055_iERROR = BNO055_INIT_VALUE;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
    u8 array[I2C_BUFFER_LEN] = { BNO055_INIT_VALUE };
 8001886:	f107 0308 	add.w	r3, r7, #8
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
    u8 stringpos = BNO055_INIT_VALUE;
 8001890:	2300      	movs	r3, #0
 8001892:	75fb      	strb	r3, [r7, #23]

    array[BNO055_INIT_VALUE] = reg_addr;
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	723b      	strb	r3, [r7, #8]
//     * BNO055_iERROR is an return value of SPI write API
//     * Please select your valid return value
//     * In the driver BNO055_SUCCESS defined as 0
//     * and FAILURE defined as -1
//     */
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 8001898:	2300      	movs	r3, #0
 800189a:	75fb      	strb	r3, [r7, #23]
 800189c:	e00c      	b.n	80018b8 <BNO055_I2C_bus_read+0x4c>
    {
        *(reg_data + stringpos) = array[stringpos];
 800189e:	7dfa      	ldrb	r2, [r7, #23]
 80018a0:	7dfb      	ldrb	r3, [r7, #23]
 80018a2:	6839      	ldr	r1, [r7, #0]
 80018a4:	440b      	add	r3, r1
 80018a6:	f107 0118 	add.w	r1, r7, #24
 80018aa:	440a      	add	r2, r1
 80018ac:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80018b0:	701a      	strb	r2, [r3, #0]
    for (stringpos = BNO055_INIT_VALUE; stringpos < cnt; stringpos++)
 80018b2:	7dfb      	ldrb	r3, [r7, #23]
 80018b4:	3301      	adds	r3, #1
 80018b6:	75fb      	strb	r3, [r7, #23]
 80018b8:	7dfa      	ldrb	r2, [r7, #23]
 80018ba:	797b      	ldrb	r3, [r7, #5]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d3ee      	bcc.n	800189e <BNO055_I2C_bus_read+0x32>
    }
    HAL_I2C_Master_Transmit(&hi2c1, 0x29<<1, array, cnt, 10);
 80018c0:	797b      	ldrb	r3, [r7, #5]
 80018c2:	b299      	uxth	r1, r3
 80018c4:	f107 0208 	add.w	r2, r7, #8
 80018c8:	230a      	movs	r3, #10
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	460b      	mov	r3, r1
 80018ce:	2152      	movs	r1, #82	; 0x52
 80018d0:	4809      	ldr	r0, [pc, #36]	; (80018f8 <BNO055_I2C_bus_read+0x8c>)
 80018d2:	f003 fdcf 	bl	8005474 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, 0x29<<1, (uint8_t*)reg_data, cnt, 10);
 80018d6:	797b      	ldrb	r3, [r7, #5]
 80018d8:	b29a      	uxth	r2, r3
 80018da:	230a      	movs	r3, #10
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	4613      	mov	r3, r2
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	2152      	movs	r1, #82	; 0x52
 80018e4:	4804      	ldr	r0, [pc, #16]	; (80018f8 <BNO055_I2C_bus_read+0x8c>)
 80018e6:	f003 feb9 	bl	800565c <HAL_I2C_Master_Receive>
//		//    status = HAL_I2C_Master_Receive(&hi2c1,0x29<<1,reg_data ,cnt,10);
//		status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x29 << 1,(uint8_t*) byte_out, 1, 10); //!!10
//		status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t) 0x29 << 1,(uint8_t*) reg_data + i, 1, 10); //!!10
//	}

	return (s8) BNO055_iERROR;
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	b25b      	sxtb	r3, r3
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200042c8 	.word	0x200042c8

080018fc <BNO055_delay_msek>:

/*  Brief : The delay routine
 *  \param : delay in ms
 */
void BNO055_delay_msek(u32 msek)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
    /*Here you can write your own delay routine*/
	HAL_Delay(msek);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f002 f861 	bl	80039cc <HAL_Delay>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
	...

08001914 <BNOInit>:

void BNOInit(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	I2C_routine();
 8001918:	f7ff ff50 	bl	80017bc <I2C_routine>
	comres = bno055_init(&bno055);
 800191c:	4810      	ldr	r0, [pc, #64]	; (8001960 <BNOInit+0x4c>)
 800191e:	f7ff fbe7 	bl	80010f0 <bno055_init>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <BNOInit+0x50>)
 8001928:	601a      	str	r2, [r3, #0]
    power_mode = BNO055_POWER_MODE_NORMAL;
 800192a:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <BNOInit+0x54>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
    comres += bno055_set_power_mode(power_mode);
 8001930:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <BNOInit+0x54>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff fec7 	bl	80016c8 <bno055_set_power_mode>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <BNOInit+0x50>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	4a07      	ldr	r2, [pc, #28]	; (8001964 <BNOInit+0x50>)
 8001946:	6013      	str	r3, [r2, #0]
    comres += bno055_set_operation_mode(BNO055_OPERATION_MODE_NDOF);
 8001948:	200c      	movs	r0, #12
 800194a:	f7ff fdf5 	bl	8001538 <bno055_set_operation_mode>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <BNOInit+0x50>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a02      	ldr	r2, [pc, #8]	; (8001964 <BNOInit+0x50>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20001170 	.word	0x20001170
 8001964:	20000000 	.word	0x20000000
 8001968:	20000f14 	.word	0x20000f14

0800196c <readBNOMagnetometer>:
}

uint32_t LastMagnetometerMeasurement = 0;

void readBNOMagnetometer(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	isNewMagDataAvailable = false;
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <readBNOMagnetometer+0x44>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
	if ( (HAL_GetTick() - LastMagnetometerMeasurement) > 50 )
 8001976:	f002 f81d 	bl	80039b4 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <readBNOMagnetometer+0x48>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b32      	cmp	r3, #50	; 0x32
 8001984:	d911      	bls.n	80019aa <readBNOMagnetometer+0x3e>
	{
		comres += bno055_convert_double_mag_xyz_uT(&d_mag_xyz);
 8001986:	480c      	ldr	r0, [pc, #48]	; (80019b8 <readBNOMagnetometer+0x4c>)
 8001988:	f7ff fd4c 	bl	8001424 <bno055_convert_double_mag_xyz_uT>
 800198c:	4603      	mov	r3, r0
 800198e:	461a      	mov	r2, r3
 8001990:	4b0a      	ldr	r3, [pc, #40]	; (80019bc <readBNOMagnetometer+0x50>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4413      	add	r3, r2
 8001996:	4a09      	ldr	r2, [pc, #36]	; (80019bc <readBNOMagnetometer+0x50>)
 8001998:	6013      	str	r3, [r2, #0]
		LastMagnetometerMeasurement = HAL_GetTick();
 800199a:	f002 f80b 	bl	80039b4 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <readBNOMagnetometer+0x48>)
 80019a2:	601a      	str	r2, [r3, #0]
		isNewMagDataAvailable = true;
 80019a4:	4b02      	ldr	r3, [pc, #8]	; (80019b0 <readBNOMagnetometer+0x44>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
	}
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000f20 	.word	0x20000f20
 80019b4:	2000023c 	.word	0x2000023c
 80019b8:	20004398 	.word	0x20004398
 80019bc:	20000000 	.word	0x20000000

080019c0 <MS56XXReset>:
int64_t OFF = 0;
int64_t SNES = 0;
int32_t P = 0;

void MS56XXReset(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2110      	movs	r1, #16
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <MS56XXReset+0x40>)
 80019ca:	f003 fca9 	bl	8005320 <HAL_GPIO_WritePin>
	SPITX[0] = 0x1E;
 80019ce:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <MS56XXReset+0x44>)
 80019d0:	221e      	movs	r2, #30
 80019d2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &SPITX[0], 1, HAL_MAX_DELAY);
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	2201      	movs	r2, #1
 80019da:	490a      	ldr	r1, [pc, #40]	; (8001a04 <MS56XXReset+0x44>)
 80019dc:	480a      	ldr	r0, [pc, #40]	; (8001a08 <MS56XXReset+0x48>)
 80019de:	f007 f84d 	bl	8008a7c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80019e2:	bf00      	nop
 80019e4:	4808      	ldr	r0, [pc, #32]	; (8001a08 <MS56XXReset+0x48>)
 80019e6:	f007 fcea 	bl	80093be <HAL_SPI_GetState>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d0f9      	beq.n	80019e4 <MS56XXReset+0x24>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	2110      	movs	r1, #16
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <MS56XXReset+0x40>)
 80019f6:	f003 fc93 	bl	8005320 <HAL_GPIO_WritePin>
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40020000 	.word	0x40020000
 8001a04:	20000240 	.word	0x20000240
 8001a08:	2000455c 	.word	0x2000455c

08001a0c <MS56XXReadProm>:

uint16_t MS56XXReadProm(uint8_t address)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	SPITX[0] = address;
 8001a16:	4a1b      	ldr	r2, [pc, #108]	; (8001a84 <MS56XXReadProm+0x78>)
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2110      	movs	r1, #16
 8001a20:	4819      	ldr	r0, [pc, #100]	; (8001a88 <MS56XXReadProm+0x7c>)
 8001a22:	f003 fc7d 	bl	8005320 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &SPITX[0], 1, HAL_MAX_DELAY);
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4915      	ldr	r1, [pc, #84]	; (8001a84 <MS56XXReadProm+0x78>)
 8001a2e:	4817      	ldr	r0, [pc, #92]	; (8001a8c <MS56XXReadProm+0x80>)
 8001a30:	f007 f824 	bl	8008a7c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8001a34:	bf00      	nop
 8001a36:	4815      	ldr	r0, [pc, #84]	; (8001a8c <MS56XXReadProm+0x80>)
 8001a38:	f007 fcc1 	bl	80093be <HAL_SPI_GetState>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d0f9      	beq.n	8001a36 <MS56XXReadProm+0x2a>
	HAL_SPI_Receive(&hspi1, &SPIRX2Byte[0], 1, HAL_MAX_DELAY);
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	2201      	movs	r2, #1
 8001a48:	4911      	ldr	r1, [pc, #68]	; (8001a90 <MS56XXReadProm+0x84>)
 8001a4a:	4810      	ldr	r0, [pc, #64]	; (8001a8c <MS56XXReadProm+0x80>)
 8001a4c:	f007 f97c 	bl	8008d48 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, &SPIRX2Byte[1], 1, HAL_MAX_DELAY);
 8001a50:	f04f 33ff 	mov.w	r3, #4294967295
 8001a54:	2201      	movs	r2, #1
 8001a56:	490f      	ldr	r1, [pc, #60]	; (8001a94 <MS56XXReadProm+0x88>)
 8001a58:	480c      	ldr	r0, [pc, #48]	; (8001a8c <MS56XXReadProm+0x80>)
 8001a5a:	f007 f975 	bl	8008d48 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a5e:	2201      	movs	r2, #1
 8001a60:	2110      	movs	r1, #16
 8001a62:	4809      	ldr	r0, [pc, #36]	; (8001a88 <MS56XXReadProm+0x7c>)
 8001a64:	f003 fc5c 	bl	8005320 <HAL_GPIO_WritePin>
	return (SPIRX2Byte[0]<<8) + SPIRX2Byte[1];
 8001a68:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <MS56XXReadProm+0x84>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	021b      	lsls	r3, r3, #8
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <MS56XXReadProm+0x84>)
 8001a74:	785b      	ldrb	r3, [r3, #1]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	4413      	add	r3, r2
 8001a7a:	b29b      	uxth	r3, r3
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000240 	.word	0x20000240
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	2000455c 	.word	0x2000455c
 8001a90:	20000244 	.word	0x20000244
 8001a94:	20000245 	.word	0x20000245

08001a98 <MS56XXInit>:

void MS56XXInit(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
	MS56XXReset();
 8001a9c:	f7ff ff90 	bl	80019c0 <MS56XXReset>
	HAL_Delay(50);
 8001aa0:	2032      	movs	r0, #50	; 0x32
 8001aa2:	f001 ff93 	bl	80039cc <HAL_Delay>
	MS56XXReadProm(0xA0);
 8001aa6:	20a0      	movs	r0, #160	; 0xa0
 8001aa8:	f7ff ffb0 	bl	8001a0c <MS56XXReadProm>
	Coeff1 = MS56XXReadProm(0xA2);
 8001aac:	20a2      	movs	r0, #162	; 0xa2
 8001aae:	f7ff ffad 	bl	8001a0c <MS56XXReadProm>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <MS56XXInit+0xb0>)
 8001ab8:	801a      	strh	r2, [r3, #0]
	Coeff2 = MS56XXReadProm(0xA4);
 8001aba:	20a4      	movs	r0, #164	; 0xa4
 8001abc:	f7ff ffa6 	bl	8001a0c <MS56XXReadProm>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <MS56XXInit+0xb4>)
 8001ac6:	801a      	strh	r2, [r3, #0]
	Coeff3 = MS56XXReadProm(0xA6);
 8001ac8:	20a6      	movs	r0, #166	; 0xa6
 8001aca:	f7ff ff9f 	bl	8001a0c <MS56XXReadProm>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <MS56XXInit+0xb8>)
 8001ad4:	801a      	strh	r2, [r3, #0]
	Coeff4 = MS56XXReadProm(0xA8);
 8001ad6:	20a8      	movs	r0, #168	; 0xa8
 8001ad8:	f7ff ff98 	bl	8001a0c <MS56XXReadProm>
 8001adc:	4603      	mov	r3, r0
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <MS56XXInit+0xbc>)
 8001ae2:	801a      	strh	r2, [r3, #0]
	Coeff5 = MS56XXReadProm(0xAA);
 8001ae4:	20aa      	movs	r0, #170	; 0xaa
 8001ae6:	f7ff ff91 	bl	8001a0c <MS56XXReadProm>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <MS56XXInit+0xc0>)
 8001af0:	801a      	strh	r2, [r3, #0]
	Coeff6 = MS56XXReadProm(0xAC);
 8001af2:	20ac      	movs	r0, #172	; 0xac
 8001af4:	f7ff ff8a 	bl	8001a0c <MS56XXReadProm>
 8001af8:	4603      	mov	r3, r0
 8001afa:	461a      	mov	r2, r3
 8001afc:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <MS56XXInit+0xc4>)
 8001afe:	801a      	strh	r2, [r3, #0]
	MSCRC = MS56XXReadProm(0xAE);
 8001b00:	20ae      	movs	r0, #174	; 0xae
 8001b02:	f7ff ff83 	bl	8001a0c <MS56XXReadProm>
 8001b06:	4603      	mov	r3, r0
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <MS56XXInit+0xc8>)
 8001b0c:	801a      	strh	r2, [r3, #0]

	MS56XXSendCmd(0x58);
 8001b0e:	2058      	movs	r0, #88	; 0x58
 8001b10:	f000 f82c 	bl	8001b6c <MS56XXSendCmd>
	HAL_Delay(9);
 8001b14:	2009      	movs	r0, #9
 8001b16:	f001 ff59 	bl	80039cc <HAL_Delay>
	RawTemp = MS56XXRead3Bytes(0);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f000 f856 	bl	8001bcc <MS56XXRead3Bytes>
 8001b20:	4602      	mov	r2, r0
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <MS56XXInit+0xcc>)
 8001b24:	601a      	str	r2, [r3, #0]

	MS56XXSendCmd(0x48);
 8001b26:	2048      	movs	r0, #72	; 0x48
 8001b28:	f000 f820 	bl	8001b6c <MS56XXSendCmd>
	HAL_Delay(9);
 8001b2c:	2009      	movs	r0, #9
 8001b2e:	f001 ff4d 	bl	80039cc <HAL_Delay>
	RawPressure = MS56XXRead3Bytes(0);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f000 f84a 	bl	8001bcc <MS56XXRead3Bytes>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <MS56XXInit+0xd0>)
 8001b3c:	601a      	str	r2, [r3, #0]
	GetAltitudeAndTemp();
 8001b3e:	f000 f899 	bl	8001c74 <GetAltitudeAndTemp>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	2000024c 	.word	0x2000024c
 8001b4c:	2000024e 	.word	0x2000024e
 8001b50:	20000250 	.word	0x20000250
 8001b54:	20000252 	.word	0x20000252
 8001b58:	20000254 	.word	0x20000254
 8001b5c:	20000256 	.word	0x20000256
 8001b60:	20000258 	.word	0x20000258
 8001b64:	2000026c 	.word	0x2000026c
 8001b68:	20000270 	.word	0x20000270

08001b6c <MS56XXSendCmd>:

void MS56XXSendCmd(uint8_t Cmd)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2110      	movs	r1, #16
 8001b7a:	4810      	ldr	r0, [pc, #64]	; (8001bbc <MS56XXSendCmd+0x50>)
 8001b7c:	f003 fbd0 	bl	8005320 <HAL_GPIO_WritePin>
	SPITX[0] = Cmd;
 8001b80:	4a0f      	ldr	r2, [pc, #60]	; (8001bc0 <MS56XXSendCmd+0x54>)
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	7013      	strb	r3, [r2, #0]
	HAL_SPI_Transmit(&hspi1, &SPITX[0], 1, HAL_MAX_DELAY);
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <MS56XXSendCmd+0x54>)
 8001b8e:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <MS56XXSendCmd+0x58>)
 8001b90:	f006 ff74 	bl	8008a7c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8001b94:	bf00      	nop
 8001b96:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <MS56XXSendCmd+0x58>)
 8001b98:	f007 fc11 	bl	80093be <HAL_SPI_GetState>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d0f9      	beq.n	8001b96 <MS56XXSendCmd+0x2a>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	2110      	movs	r1, #16
 8001ba6:	4805      	ldr	r0, [pc, #20]	; (8001bbc <MS56XXSendCmd+0x50>)
 8001ba8:	f003 fbba 	bl	8005320 <HAL_GPIO_WritePin>
	isCmdSet = true;
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <MS56XXSendCmd+0x5c>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	701a      	strb	r2, [r3, #0]
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	20000240 	.word	0x20000240
 8001bc4:	2000455c 	.word	0x2000455c
 8001bc8:	2000025a 	.word	0x2000025a

08001bcc <MS56XXRead3Bytes>:

uint32_t MS56XXRead3Bytes(uint8_t address)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
	SPITX[0] = 0x00;
 8001bd6:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <MS56XXRead3Bytes+0x8c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2110      	movs	r1, #16
 8001be0:	481e      	ldr	r0, [pc, #120]	; (8001c5c <MS56XXRead3Bytes+0x90>)
 8001be2:	f003 fb9d 	bl	8005320 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &SPITX[0], 1, HAL_MAX_DELAY);
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bea:	2201      	movs	r2, #1
 8001bec:	491a      	ldr	r1, [pc, #104]	; (8001c58 <MS56XXRead3Bytes+0x8c>)
 8001bee:	481c      	ldr	r0, [pc, #112]	; (8001c60 <MS56XXRead3Bytes+0x94>)
 8001bf0:	f006 ff44 	bl	8008a7c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8001bf4:	bf00      	nop
 8001bf6:	481a      	ldr	r0, [pc, #104]	; (8001c60 <MS56XXRead3Bytes+0x94>)
 8001bf8:	f007 fbe1 	bl	80093be <HAL_SPI_GetState>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d0f9      	beq.n	8001bf6 <MS56XXRead3Bytes+0x2a>
	HAL_SPI_Receive(&hspi1, &SPIRX3Byte[0], 1, HAL_MAX_DELAY);
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
 8001c06:	2201      	movs	r2, #1
 8001c08:	4916      	ldr	r1, [pc, #88]	; (8001c64 <MS56XXRead3Bytes+0x98>)
 8001c0a:	4815      	ldr	r0, [pc, #84]	; (8001c60 <MS56XXRead3Bytes+0x94>)
 8001c0c:	f007 f89c 	bl	8008d48 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, &SPIRX3Byte[1], 1, HAL_MAX_DELAY);
 8001c10:	f04f 33ff 	mov.w	r3, #4294967295
 8001c14:	2201      	movs	r2, #1
 8001c16:	4914      	ldr	r1, [pc, #80]	; (8001c68 <MS56XXRead3Bytes+0x9c>)
 8001c18:	4811      	ldr	r0, [pc, #68]	; (8001c60 <MS56XXRead3Bytes+0x94>)
 8001c1a:	f007 f895 	bl	8008d48 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, &SPIRX3Byte[2], 1, HAL_MAX_DELAY);
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	2201      	movs	r2, #1
 8001c24:	4911      	ldr	r1, [pc, #68]	; (8001c6c <MS56XXRead3Bytes+0xa0>)
 8001c26:	480e      	ldr	r0, [pc, #56]	; (8001c60 <MS56XXRead3Bytes+0x94>)
 8001c28:	f007 f88e 	bl	8008d48 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	2110      	movs	r1, #16
 8001c30:	480a      	ldr	r0, [pc, #40]	; (8001c5c <MS56XXRead3Bytes+0x90>)
 8001c32:	f003 fb75 	bl	8005320 <HAL_GPIO_WritePin>
	isCmdSet = false;
 8001c36:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <MS56XXRead3Bytes+0xa4>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
	return (SPIRX3Byte[0] << 16) + (SPIRX3Byte[1] << 8 ) + (SPIRX3Byte[0]);
 8001c3c:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <MS56XXRead3Bytes+0x98>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	041a      	lsls	r2, r3, #16
 8001c42:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <MS56XXRead3Bytes+0x98>)
 8001c44:	785b      	ldrb	r3, [r3, #1]
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	4413      	add	r3, r2
 8001c4a:	4a06      	ldr	r2, [pc, #24]	; (8001c64 <MS56XXRead3Bytes+0x98>)
 8001c4c:	7812      	ldrb	r2, [r2, #0]
 8001c4e:	4413      	add	r3, r2
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000240 	.word	0x20000240
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	2000455c 	.word	0x2000455c
 8001c64:	20000248 	.word	0x20000248
 8001c68:	20000249 	.word	0x20000249
 8001c6c:	2000024a 	.word	0x2000024a
 8001c70:	2000025a 	.word	0x2000025a

08001c74 <GetAltitudeAndTemp>:

uint16_t GetAltitudeAndTemp(void)
{
 8001c74:	b4f0      	push	{r4, r5, r6, r7}
 8001c76:	af00      	add	r7, sp, #0
	dT = RawTemp - Coeff5 * 256;
 8001c78:	4b47      	ldr	r3, [pc, #284]	; (8001d98 <GetAltitudeAndTemp+0x124>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a47      	ldr	r2, [pc, #284]	; (8001d9c <GetAltitudeAndTemp+0x128>)
 8001c7e:	8812      	ldrh	r2, [r2, #0]
 8001c80:	0212      	lsls	r2, r2, #8
 8001c82:	1a9b      	subs	r3, r3, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b46      	ldr	r3, [pc, #280]	; (8001da0 <GetAltitudeAndTemp+0x12c>)
 8001c88:	601a      	str	r2, [r3, #0]
	TEMP = 2000 + dT * Coeff6 / 8388608;
 8001c8a:	4b46      	ldr	r3, [pc, #280]	; (8001da4 <GetAltitudeAndTemp+0x130>)
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	4b43      	ldr	r3, [pc, #268]	; (8001da0 <GetAltitudeAndTemp+0x12c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	fb03 f302 	mul.w	r3, r3, r2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	da02      	bge.n	8001ca2 <GetAltitudeAndTemp+0x2e>
 8001c9c:	4a42      	ldr	r2, [pc, #264]	; (8001da8 <GetAltitudeAndTemp+0x134>)
 8001c9e:	441a      	add	r2, r3
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	15db      	asrs	r3, r3, #23
 8001ca4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001ca8:	4a40      	ldr	r2, [pc, #256]	; (8001dac <GetAltitudeAndTemp+0x138>)
 8001caa:	6013      	str	r3, [r2, #0]
	OFF = Coeff2 * 131072 + Coeff4 * dT / 64;
 8001cac:	4b40      	ldr	r3, [pc, #256]	; (8001db0 <GetAltitudeAndTemp+0x13c>)
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	045a      	lsls	r2, r3, #17
 8001cb2:	4b40      	ldr	r3, [pc, #256]	; (8001db4 <GetAltitudeAndTemp+0x140>)
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4b39      	ldr	r3, [pc, #228]	; (8001da0 <GetAltitudeAndTemp+0x12c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	fb03 f301 	mul.w	r3, r3, r1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	da00      	bge.n	8001cc6 <GetAltitudeAndTemp+0x52>
 8001cc4:	333f      	adds	r3, #63	; 0x3f
 8001cc6:	119b      	asrs	r3, r3, #6
 8001cc8:	4413      	add	r3, r2
 8001cca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001cce:	4a3a      	ldr	r2, [pc, #232]	; (8001db8 <GetAltitudeAndTemp+0x144>)
 8001cd0:	e9c2 3400 	strd	r3, r4, [r2]
	SNES = Coeff1 * 32768 + (Coeff3 * dT) / 127;
 8001cd4:	4b39      	ldr	r3, [pc, #228]	; (8001dbc <GetAltitudeAndTemp+0x148>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	03da      	lsls	r2, r3, #15
 8001cda:	4b39      	ldr	r3, [pc, #228]	; (8001dc0 <GetAltitudeAndTemp+0x14c>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4b2f      	ldr	r3, [pc, #188]	; (8001da0 <GetAltitudeAndTemp+0x12c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fb03 f301 	mul.w	r3, r3, r1
 8001ce8:	4936      	ldr	r1, [pc, #216]	; (8001dc4 <GetAltitudeAndTemp+0x150>)
 8001cea:	fb81 0103 	smull	r0, r1, r1, r3
 8001cee:	4419      	add	r1, r3
 8001cf0:	1189      	asrs	r1, r1, #6
 8001cf2:	17db      	asrs	r3, r3, #31
 8001cf4:	1acb      	subs	r3, r1, r3
 8001cf6:	4413      	add	r3, r2
 8001cf8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001cfc:	4a32      	ldr	r2, [pc, #200]	; (8001dc8 <GetAltitudeAndTemp+0x154>)
 8001cfe:	e9c2 3400 	strd	r3, r4, [r2]
	P = ((RawPressure * SNES) / 2097152 - OFF) / 32768;
 8001d02:	4b32      	ldr	r3, [pc, #200]	; (8001dcc <GetAltitudeAndTemp+0x158>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4619      	mov	r1, r3
 8001d08:	f04f 0200 	mov.w	r2, #0
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	; (8001dc8 <GetAltitudeAndTemp+0x154>)
 8001d0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d12:	fb03 f502 	mul.w	r5, r3, r2
 8001d16:	fb01 f004 	mul.w	r0, r1, r4
 8001d1a:	4428      	add	r0, r5
 8001d1c:	fba1 3403 	umull	r3, r4, r1, r3
 8001d20:	1902      	adds	r2, r0, r4
 8001d22:	4614      	mov	r4, r2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f174 0200 	sbcs.w	r2, r4, #0
 8001d2a:	da05      	bge.n	8001d38 <GetAltitudeAndTemp+0xc4>
 8001d2c:	4928      	ldr	r1, [pc, #160]	; (8001dd0 <GetAltitudeAndTemp+0x15c>)
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	185b      	adds	r3, r3, r1
 8001d34:	eb44 0402 	adc.w	r4, r4, r2
 8001d38:	f04f 0100 	mov.w	r1, #0
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	0d59      	lsrs	r1, r3, #21
 8001d42:	ea41 21c4 	orr.w	r1, r1, r4, lsl #11
 8001d46:	1562      	asrs	r2, r4, #21
 8001d48:	4b1b      	ldr	r3, [pc, #108]	; (8001db8 <GetAltitudeAndTemp+0x144>)
 8001d4a:	e9d3 5600 	ldrd	r5, r6, [r3]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4614      	mov	r4, r2
 8001d52:	1b5b      	subs	r3, r3, r5
 8001d54:	eb64 0406 	sbc.w	r4, r4, r6
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f174 0200 	sbcs.w	r2, r4, #0
 8001d5e:	da06      	bge.n	8001d6e <GetAltitudeAndTemp+0xfa>
 8001d60:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001d64:	f04f 0200 	mov.w	r2, #0
 8001d68:	185b      	adds	r3, r3, r1
 8001d6a:	eb44 0402 	adc.w	r4, r4, r2
 8001d6e:	f04f 0100 	mov.w	r1, #0
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	0bd9      	lsrs	r1, r3, #15
 8001d78:	ea41 4144 	orr.w	r1, r1, r4, lsl #17
 8001d7c:	13e2      	asrs	r2, r4, #15
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4614      	mov	r4, r2
 8001d82:	461a      	mov	r2, r3
 8001d84:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <GetAltitudeAndTemp+0x160>)
 8001d86:	601a      	str	r2, [r3, #0]
	return P;
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <GetAltitudeAndTemp+0x160>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	b29b      	uxth	r3, r3
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bcf0      	pop	{r4, r5, r6, r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	2000026c 	.word	0x2000026c
 8001d9c:	20000254 	.word	0x20000254
 8001da0:	20000274 	.word	0x20000274
 8001da4:	20000256 	.word	0x20000256
 8001da8:	007fffff 	.word	0x007fffff
 8001dac:	20000278 	.word	0x20000278
 8001db0:	2000024e 	.word	0x2000024e
 8001db4:	20000252 	.word	0x20000252
 8001db8:	20000280 	.word	0x20000280
 8001dbc:	2000024c 	.word	0x2000024c
 8001dc0:	20000250 	.word	0x20000250
 8001dc4:	81020409 	.word	0x81020409
 8001dc8:	20000288 	.word	0x20000288
 8001dcc:	20000270 	.word	0x20000270
 8001dd0:	001fffff 	.word	0x001fffff
 8001dd4:	20000290 	.word	0x20000290

08001dd8 <MS56XXCyclicRead>:

void MS56XXCyclicRead(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
	if ( (HAL_GetTick() - LastTempMeasurement) > 1000 )
 8001ddc:	f001 fdea 	bl	80039b4 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b39      	ldr	r3, [pc, #228]	; (8001ec8 <MS56XXCyclicRead+0xf0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dec:	d917      	bls.n	8001e1e <MS56XXCyclicRead+0x46>
	{
		if (!isCmdSet)
 8001dee:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	f083 0301 	eor.w	r3, r3, #1
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d010      	beq.n	8001e1e <MS56XXCyclicRead+0x46>
		{
			MS56XXSendCmd(0x58);
 8001dfc:	2058      	movs	r0, #88	; 0x58
 8001dfe:	f7ff feb5 	bl	8001b6c <MS56XXSendCmd>
			isCmdSet = true;
 8001e02:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
			isNewMS56XXDataAvailable = false;
 8001e08:	4b31      	ldr	r3, [pc, #196]	; (8001ed0 <MS56XXCyclicRead+0xf8>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	701a      	strb	r2, [r3, #0]
			isPressureLastCmd = false;
 8001e0e:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <MS56XXCyclicRead+0xfc>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
			LastCommandSent = HAL_GetTick();
 8001e14:	f001 fdce 	bl	80039b4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4b2f      	ldr	r3, [pc, #188]	; (8001ed8 <MS56XXCyclicRead+0x100>)
 8001e1c:	601a      	str	r2, [r3, #0]
		}
	}

	if ((HAL_GetTick() - LastPressureMeasurement) > 20)
 8001e1e:	f001 fdc9 	bl	80039b4 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	4b2d      	ldr	r3, [pc, #180]	; (8001edc <MS56XXCyclicRead+0x104>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b14      	cmp	r3, #20
 8001e2c:	d917      	bls.n	8001e5e <MS56XXCyclicRead+0x86>
	{
		if (!isCmdSet)
 8001e2e:	4b27      	ldr	r3, [pc, #156]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	f083 0301 	eor.w	r3, r3, #1
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d010      	beq.n	8001e5e <MS56XXCyclicRead+0x86>
		{
			MS56XXSendCmd(0x48);
 8001e3c:	2048      	movs	r0, #72	; 0x48
 8001e3e:	f7ff fe95 	bl	8001b6c <MS56XXSendCmd>
			isCmdSet = true;
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	701a      	strb	r2, [r3, #0]
			isNewMS56XXDataAvailable = false;
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <MS56XXCyclicRead+0xf8>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	701a      	strb	r2, [r3, #0]
			isPressureLastCmd = true;
 8001e4e:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <MS56XXCyclicRead+0xfc>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	701a      	strb	r2, [r3, #0]
			LastCommandSent = HAL_GetTick();
 8001e54:	f001 fdae 	bl	80039b4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b1f      	ldr	r3, [pc, #124]	; (8001ed8 <MS56XXCyclicRead+0x100>)
 8001e5c:	601a      	str	r2, [r3, #0]
		}
	}

	if ( (HAL_GetTick() - LastCommandSent) > 9 )
 8001e5e:	f001 fda9 	bl	80039b4 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <MS56XXCyclicRead+0x100>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b09      	cmp	r3, #9
 8001e6c:	d929      	bls.n	8001ec2 <MS56XXCyclicRead+0xea>
	{
		if (isCmdSet)
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d025      	beq.n	8001ec2 <MS56XXCyclicRead+0xea>
		{
			if (!isPressureLastCmd)
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <MS56XXCyclicRead+0xfc>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	f083 0301 	eor.w	r3, r3, #1
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00b      	beq.n	8001e9c <MS56XXCyclicRead+0xc4>
			{
				RawTemp = MS56XXRead3Bytes(0);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff fea1 	bl	8001bcc <MS56XXRead3Bytes>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <MS56XXCyclicRead+0x108>)
 8001e8e:	601a      	str	r2, [r3, #0]
				LastTempMeasurement = HAL_GetTick();
 8001e90:	f001 fd90 	bl	80039b4 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <MS56XXCyclicRead+0xf0>)
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	e00a      	b.n	8001eb2 <MS56XXCyclicRead+0xda>
			}
			else
			{
				RawPressure = MS56XXRead3Bytes(0);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff fe95 	bl	8001bcc <MS56XXRead3Bytes>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <MS56XXCyclicRead+0x10c>)
 8001ea6:	601a      	str	r2, [r3, #0]
				LastPressureMeasurement = HAL_GetTick();
 8001ea8:	f001 fd84 	bl	80039b4 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <MS56XXCyclicRead+0x104>)
 8001eb0:	601a      	str	r2, [r3, #0]
			}
			isCmdSet = false;
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <MS56XXCyclicRead+0xf4>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	701a      	strb	r2, [r3, #0]
			GetAltitudeAndTemp();
 8001eb8:	f7ff fedc 	bl	8001c74 <GetAltitudeAndTemp>
			isNewMS56XXDataAvailable = true;
 8001ebc:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <MS56XXCyclicRead+0xf8>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000260 	.word	0x20000260
 8001ecc:	2000025a 	.word	0x2000025a
 8001ed0:	2000025c 	.word	0x2000025c
 8001ed4:	2000025b 	.word	0x2000025b
 8001ed8:	20000268 	.word	0x20000268
 8001edc:	20000264 	.word	0x20000264
 8001ee0:	2000026c 	.word	0x2000026c
 8001ee4:	20000270 	.word	0x20000270

08001ee8 <SendToScreen>:
 */
#include "main.h"
#include "string.h"

void SendToScreen(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, USBTXArray, 150,4); // HAL_UART_Transmit(&huart2, USBTXArray, 1024,3); TIM2->CCR1
 8001eec:	2304      	movs	r3, #4
 8001eee:	2296      	movs	r2, #150	; 0x96
 8001ef0:	4905      	ldr	r1, [pc, #20]	; (8001f08 <SendToScreen+0x20>)
 8001ef2:	4806      	ldr	r0, [pc, #24]	; (8001f0c <SendToScreen+0x24>)
 8001ef4:	f008 fbde 	bl	800a6b4 <HAL_UART_Transmit>
	memset(USBTXArray,0, 150);
 8001ef8:	2296      	movs	r2, #150	; 0x96
 8001efa:	2100      	movs	r1, #0
 8001efc:	4802      	ldr	r0, [pc, #8]	; (8001f08 <SendToScreen+0x20>)
 8001efe:	f00d f94d 	bl	800f19c <memset>
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000714 	.word	0x20000714
 8001f0c:	20004600 	.word	0x20004600

08001f10 <ParseRCMessage>:
{

}

void ParseRCMessage(uint8_t *pData)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	int a = 1;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */
FATFS SDFatFS;
/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8001f2c:	4904      	ldr	r1, [pc, #16]	; (8001f40 <MX_FATFS_Init+0x18>)
 8001f2e:	4805      	ldr	r0, [pc, #20]	; (8001f44 <MX_FATFS_Init+0x1c>)
 8001f30:	f00d f834 	bl	800ef9c <FATFS_LinkDriver>
 8001f34:	4603      	mov	r3, r0
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b03      	ldr	r3, [pc, #12]	; (8001f48 <MX_FATFS_Init+0x20>)
 8001f3a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20001188 	.word	0x20001188
 8001f44:	2000000c 	.word	0x2000000c
 8001f48:	2000118c 	.word	0x2000118c

08001f4c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8001f50:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f60:	f5ad 5d83 	sub.w	sp, sp, #4192	; 0x1060
 8001f64:	b083      	sub	sp, #12
 8001f66:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f68:	f001 fcd3 	bl	8003912 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f6c:	f000 f9b6 	bl	80022dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f70:	f000 fdee 	bl	8002b50 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f74:	f000 fdc6 	bl	8002b04 <MX_DMA_Init>
  MX_TIM4_Init();
 8001f78:	f000 fcf2 	bl	8002960 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001f7c:	f000 fbd4 	bl	8002728 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001f80:	f000 fd90 	bl	8002aa4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001f84:	f000 faa2 	bl	80024cc <MX_I2C1_Init>
  MX_FATFS_Init();
 8001f88:	f7ff ffce 	bl	8001f28 <MX_FATFS_Init>
  MX_QUADSPI_Init();
 8001f8c:	f000 fade 	bl	800254c <MX_QUADSPI_Init>
  MX_SDMMC1_MMC_Init();
 8001f90:	f000 fb66 	bl	8002660 <MX_SDMMC1_MMC_Init>
  MX_SPI1_Init();
 8001f94:	f000 fb8a 	bl	80026ac <MX_SPI1_Init>
  MX_ADC1_Init();
 8001f98:	f000 fa46 	bl	8002428 <MX_ADC1_Init>
  MX_RTC_Init();
 8001f9c:	f000 fb02 	bl	80025a4 <MX_RTC_Init>
  MX_TIM2_Init();
 8001fa0:	f000 fc82 	bl	80028a8 <MX_TIM2_Init>
  MX_UART5_Init();
 8001fa4:	f000 fd4e 	bl	8002a44 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Init(&htim1);	// PWM Generation Servos
 8001fa8:	48aa      	ldr	r0, [pc, #680]	; (8002254 <main+0x2f8>)
 8001faa:	f007 fb8b 	bl	80096c4 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Init(&htim4); 	// LED
 8001fae:	48aa      	ldr	r0, [pc, #680]	; (8002258 <main+0x2fc>)
 8001fb0:	f007 fb88 	bl	80096c4 <HAL_TIM_PWM_Init>
	HAL_ADC_Start(&hadc1);		// Battery
 8001fb4:	48a9      	ldr	r0, [pc, #676]	; (800225c <main+0x300>)
 8001fb6:	f001 fd6f 	bl	8003a98 <HAL_ADC_Start>
//
//	MS56XXInit();

//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); 	// QSPI CS Low
//	HAL_Delay(15);
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET); 	// QSPI WP High
 8001fba:	2201      	movs	r2, #1
 8001fbc:	2104      	movs	r1, #4
 8001fbe:	48a8      	ldr	r0, [pc, #672]	; (8002260 <main+0x304>)
 8001fc0:	f003 f9ae 	bl	8005320 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8001fc4:	200f      	movs	r0, #15
 8001fc6:	f001 fd01 	bl	80039cc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);		// QSPI RST High
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2102      	movs	r1, #2
 8001fce:	48a5      	ldr	r0, [pc, #660]	; (8002264 <main+0x308>)
 8001fd0:	f003 f9a6 	bl	8005320 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	f001 fcf9 	bl	80039cc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);		// QSPI RST High
 8001fda:	2201      	movs	r2, #1
 8001fdc:	2102      	movs	r1, #2
 8001fde:	48a1      	ldr	r0, [pc, #644]	; (8002264 <main+0x308>)
 8001fe0:	f003 f99e 	bl	8005320 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8001fe4:	200f      	movs	r0, #15
 8001fe6:	f001 fcf1 	bl	80039cc <HAL_Delay>

	  QSPI_Init();
 8001fea:	f7fe fc51 	bl	8000890 <QSPI_Init>

	  QSPI_Read_Status_registers(&hqspi, &RR1, &RR2, &RR3);
 8001fee:	4b9e      	ldr	r3, [pc, #632]	; (8002268 <main+0x30c>)
 8001ff0:	4a9e      	ldr	r2, [pc, #632]	; (800226c <main+0x310>)
 8001ff2:	499f      	ldr	r1, [pc, #636]	; (8002270 <main+0x314>)
 8001ff4:	489f      	ldr	r0, [pc, #636]	; (8002274 <main+0x318>)
 8001ff6:	f7fe fe33 	bl	8000c60 <QSPI_Read_Status_registers>
	  RR2 = 0x22;
 8001ffa:	4b9c      	ldr	r3, [pc, #624]	; (800226c <main+0x310>)
 8001ffc:	2222      	movs	r2, #34	; 0x22
 8001ffe:	801a      	strh	r2, [r3, #0]
	  RR3 = 0x60;
 8002000:	4b99      	ldr	r3, [pc, #612]	; (8002268 <main+0x30c>)
 8002002:	2260      	movs	r2, #96	; 0x60
 8002004:	801a      	strh	r2, [r3, #0]
	  QSPI_Reset_Status_registers(&hqspi, &RR1,  &RR2, &RR3);
 8002006:	4b98      	ldr	r3, [pc, #608]	; (8002268 <main+0x30c>)
 8002008:	4a98      	ldr	r2, [pc, #608]	; (800226c <main+0x310>)
 800200a:	4999      	ldr	r1, [pc, #612]	; (8002270 <main+0x314>)
 800200c:	4899      	ldr	r0, [pc, #612]	; (8002274 <main+0x318>)
 800200e:	f7fe fecf 	bl	8000db0 <QSPI_Reset_Status_registers>
	  HAL_Delay(40);
 8002012:	2028      	movs	r0, #40	; 0x28
 8002014:	f001 fcda 	bl	80039cc <HAL_Delay>
	  QSPI_READMD(&MID,&DID);
 8002018:	4997      	ldr	r1, [pc, #604]	; (8002278 <main+0x31c>)
 800201a:	4898      	ldr	r0, [pc, #608]	; (800227c <main+0x320>)
 800201c:	f7fe fda6 	bl	8000b6c <QSPI_READMD>


	  QSPI_Read_Status_registers(&hqspi, &RR1, &RR2, &RR3);
 8002020:	4b91      	ldr	r3, [pc, #580]	; (8002268 <main+0x30c>)
 8002022:	4a92      	ldr	r2, [pc, #584]	; (800226c <main+0x310>)
 8002024:	4992      	ldr	r1, [pc, #584]	; (8002270 <main+0x314>)
 8002026:	4893      	ldr	r0, [pc, #588]	; (8002274 <main+0x318>)
 8002028:	f7fe fe1a 	bl	8000c60 <QSPI_Read_Status_registers>
	do
	{
		HAL_Delay(1);
 800202c:	2001      	movs	r0, #1
 800202e:	f001 fccd 	bl	80039cc <HAL_Delay>
		FS_ret2 = f_mount(&USERFatFS, "\\", 0);
 8002032:	2200      	movs	r2, #0
 8002034:	4992      	ldr	r1, [pc, #584]	; (8002280 <main+0x324>)
 8002036:	4893      	ldr	r0, [pc, #588]	; (8002284 <main+0x328>)
 8002038:	f00b ff40 	bl	800debc <f_mount>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	4b91      	ldr	r3, [pc, #580]	; (8002288 <main+0x32c>)
 8002042:	701a      	strb	r2, [r3, #0]
	} while (FS_ret2 != FR_OK);
 8002044:	4b90      	ldr	r3, [pc, #576]	; (8002288 <main+0x32c>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1ef      	bne.n	800202c <main+0xd0>

	DWORD free_clusters, free_sectors, total_sectors;

	FATFS *getFreeFs;
	uint8_t buffer[_MAX_SS];
	FS_ret2 = f_getfree("\\", &free_clusters, &getFreeFs);
 800204c:	f241 0208 	movw	r2, #4104	; 0x1008
 8002050:	443a      	add	r2, r7
 8002052:	f241 030c 	movw	r3, #4108	; 0x100c
 8002056:	443b      	add	r3, r7
 8002058:	4619      	mov	r1, r3
 800205a:	4889      	ldr	r0, [pc, #548]	; (8002280 <main+0x324>)
 800205c:	f00c fa71 	bl	800e542 <f_getfree>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	4b88      	ldr	r3, [pc, #544]	; (8002288 <main+0x32c>)
 8002066:	701a      	strb	r2, [r3, #0]
	if (FS_ret2 != FR_OK)
 8002068:	4b87      	ldr	r3, [pc, #540]	; (8002288 <main+0x32c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d010      	beq.n	8002092 <main+0x136>
	{
		FS_ret2 = f_mkfs("\\", FM_FAT, 0, buffer, sizeof(buffer));
 8002070:	4b86      	ldr	r3, [pc, #536]	; (800228c <main+0x330>)
 8002072:	f241 0250 	movw	r2, #4176	; 0x1050
 8002076:	443a      	add	r2, r7
 8002078:	4413      	add	r3, r2
 800207a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800207e:	9200      	str	r2, [sp, #0]
 8002080:	2200      	movs	r2, #0
 8002082:	2101      	movs	r1, #1
 8002084:	487e      	ldr	r0, [pc, #504]	; (8002280 <main+0x324>)
 8002086:	f00c fb11 	bl	800e6ac <f_mkfs>
 800208a:	4603      	mov	r3, r0
 800208c:	461a      	mov	r2, r3
 800208e:	4b7e      	ldr	r3, [pc, #504]	; (8002288 <main+0x32c>)
 8002090:	701a      	strb	r2, [r3, #0]
//		while (1);
	}

	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8002092:	f241 0308 	movw	r3, #4104	; 0x1008
 8002096:	443b      	add	r3, r7
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	3b02      	subs	r3, #2
 800209e:	f241 0208 	movw	r2, #4104	; 0x1008
 80020a2:	443a      	add	r2, r7
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	8952      	ldrh	r2, [r2, #10]
 80020a8:	fb02 f303 	mul.w	r3, r2, r3
 80020ac:	f241 024c 	movw	r2, #4172	; 0x104c
 80020b0:	443a      	add	r2, r7
 80020b2:	6013      	str	r3, [r2, #0]
	free_sectors = free_clusters * getFreeFs->csize;
 80020b4:	f241 0308 	movw	r3, #4104	; 0x1008
 80020b8:	443b      	add	r3, r7
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	895b      	ldrh	r3, [r3, #10]
 80020be:	461a      	mov	r2, r3
 80020c0:	f241 030c 	movw	r3, #4108	; 0x100c
 80020c4:	443b      	add	r3, r7
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	fb03 f302 	mul.w	r3, r3, r2
 80020cc:	f241 0248 	movw	r2, #4168	; 0x1048
 80020d0:	443a      	add	r2, r7
 80020d2:	6013      	str	r3, [r2, #0]

	do
	{
		HAL_Delay(1);
 80020d4:	2001      	movs	r0, #1
 80020d6:	f001 fc79 	bl	80039cc <HAL_Delay>
		FS_ret2 = f_open(&USERFile, "Index.txt", FA_READ);
 80020da:	2201      	movs	r2, #1
 80020dc:	496c      	ldr	r1, [pc, #432]	; (8002290 <main+0x334>)
 80020de:	486d      	ldr	r0, [pc, #436]	; (8002294 <main+0x338>)
 80020e0:	f00b ff32 	bl	800df48 <f_open>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	4b67      	ldr	r3, [pc, #412]	; (8002288 <main+0x32c>)
 80020ea:	701a      	strb	r2, [r3, #0]
	} while (FS_ret2 != FR_OK);
 80020ec:	4b66      	ldr	r3, [pc, #408]	; (8002288 <main+0x32c>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1ef      	bne.n	80020d4 <main+0x178>

	unsigned int br =0;
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <main+0x33c>)
 80020f6:	f241 0250 	movw	r2, #4176	; 0x1050
 80020fa:	443a      	add	r2, r7
 80020fc:	4413      	add	r3, r2
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
	FS_ret2 = f_read(&USERFile, &FileReadBuffer, sizeof(FileReadBuffer), &br);
 8002102:	4b65      	ldr	r3, [pc, #404]	; (8002298 <main+0x33c>)
 8002104:	f241 0250 	movw	r2, #4176	; 0x1050
 8002108:	443a      	add	r2, r7
 800210a:	4413      	add	r3, r2
 800210c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002110:	4962      	ldr	r1, [pc, #392]	; (800229c <main+0x340>)
 8002112:	4860      	ldr	r0, [pc, #384]	; (8002294 <main+0x338>)
 8002114:	f00c f8d6 	bl	800e2c4 <f_read>
 8002118:	4603      	mov	r3, r0
 800211a:	461a      	mov	r2, r3
 800211c:	4b5a      	ldr	r3, [pc, #360]	; (8002288 <main+0x32c>)
 800211e:	701a      	strb	r2, [r3, #0]
//	BNOInit();

	vBat = measureBattery();
 8002120:	f000 fe1a 	bl	8002d58 <measureBattery>
 8002124:	eeb0 7b40 	vmov.f64	d7, d0
 8002128:	4b5d      	ldr	r3, [pc, #372]	; (80022a0 <main+0x344>)
 800212a:	ed83 7b00 	vstr	d7, [r3]
	MS56XXInit();
 800212e:	f7ff fcb3 	bl	8001a98 <MS56XXInit>
	BNOInit();
 8002132:	f7ff fbef 	bl	8001914 <BNOInit>
  led_init();
 8002136:	f7fe ff91 	bl	800105c <led_init>

//	readBNOAnglesDeg();
	//Read Data from terminal - Example
	HAL_UART_Receive_DMA(&huart2, USBRXArray, 1024);
 800213a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800213e:	4959      	ldr	r1, [pc, #356]	; (80022a4 <main+0x348>)
 8002140:	4859      	ldr	r0, [pc, #356]	; (80022a8 <main+0x34c>)
 8002142:	f008 fbc5 	bl	800a8d0 <HAL_UART_Receive_DMA>
	//Write Data to terminal - Example
	ret = HAL_UART_Transmit_DMA(&huart2, USBTXArray, 1024);
 8002146:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800214a:	4958      	ldr	r1, [pc, #352]	; (80022ac <main+0x350>)
 800214c:	4856      	ldr	r0, [pc, #344]	; (80022a8 <main+0x34c>)
 800214e:	f008 fb43 	bl	800a7d8 <HAL_UART_Transmit_DMA>
 8002152:	4603      	mov	r3, r0
 8002154:	461a      	mov	r2, r3
 8002156:	4b56      	ldr	r3, [pc, #344]	; (80022b0 <main+0x354>)
 8002158:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_DMA(&huart5, UART5RXArray, 128);
 800215a:	2280      	movs	r2, #128	; 0x80
 800215c:	4955      	ldr	r1, [pc, #340]	; (80022b4 <main+0x358>)
 800215e:	4856      	ldr	r0, [pc, #344]	; (80022b8 <main+0x35c>)
 8002160:	f008 fbb6 	bl	800a8d0 <HAL_UART_Receive_DMA>
//		}
//		sprintf(USBTXArray, "%6.3f, Roll: %6.3f, Pitch: %6.3f, Yaw: %6.3f\r\n",
//				CurrentTime(), Roll, Pitch, Yaw);
//		SendToScreen();

		MS56XXCyclicRead();
 8002164:	f7ff fe38 	bl	8001dd8 <MS56XXCyclicRead>
//			sprintf(USBTXArray, "%6.3f, Pressure: %d, Temp: %d\r\n",
//					CurrentTime(), P, TEMP);
//			SendToScreen();
//		}

		CheckButton();
 8002168:	f7fe fa72 	bl	8000650 <CheckButton>
		readBNOMagnetometer();
 800216c:	f7ff fbfe 	bl	800196c <readBNOMagnetometer>

		if (isNewMagDataAvailable)
 8002170:	4b52      	ldr	r3, [pc, #328]	; (80022bc <main+0x360>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01a      	beq.n	80021ae <main+0x252>
		{
			sprintf(USBTXArray, "%6.3f, MagX: %6.3f, MagY: %6.3f, MagZ: %6.3f\r\n",
 8002178:	f000 fdd6 	bl	8002d28 <CurrentTime>
 800217c:	ec59 8b10 	vmov	r8, r9, d0
 8002180:	4b4f      	ldr	r3, [pc, #316]	; (80022c0 <main+0x364>)
 8002182:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002186:	4a4e      	ldr	r2, [pc, #312]	; (80022c0 <main+0x364>)
 8002188:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
 800218c:	484c      	ldr	r0, [pc, #304]	; (80022c0 <main+0x364>)
 800218e:	e9d0 5604 	ldrd	r5, r6, [r0, #16]
 8002192:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8002196:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800219a:	e9cd 3400 	strd	r3, r4, [sp]
 800219e:	4642      	mov	r2, r8
 80021a0:	464b      	mov	r3, r9
 80021a2:	4948      	ldr	r1, [pc, #288]	; (80022c4 <main+0x368>)
 80021a4:	4841      	ldr	r0, [pc, #260]	; (80022ac <main+0x350>)
 80021a6:	f00d fe19 	bl	800fddc <siprintf>
								CurrentTime(), d_mag_xyz.x, d_mag_xyz.y, d_mag_xyz.z);
						SendToScreen();
 80021aa:	f7ff fe9d 	bl	8001ee8 <SendToScreen>
		}

		ParseRCMessage(UART5RXArray);
 80021ae:	4841      	ldr	r0, [pc, #260]	; (80022b4 <main+0x358>)
 80021b0:	f7ff feae 	bl	8001f10 <ParseRCMessage>
		int PWMValue = 1000 * ((2 - 1) * (double)90.0  / (145.0 - 35.0) + 0.5);
 80021b4:	f240 5326 	movw	r3, #1318	; 0x526
 80021b8:	f241 0244 	movw	r2, #4164	; 0x1044
 80021bc:	443a      	add	r2, r7
 80021be:	6013      	str	r3, [r2, #0]
		start_pwm1(PWMValue); // Control Servo
 80021c0:	f241 0344 	movw	r3, #4164	; 0x1044
 80021c4:	443b      	add	r3, r7
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	f7fe fa12 	bl	80005f0 <start_pwm1>
		start_pwm2(0*80); // Control Car Motor
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7fe fa2b 	bl	8000628 <start_pwm2>
		HAL_Delay(1);
 80021d2:	2001      	movs	r0, #1
 80021d4:	f001 fbfa 	bl	80039cc <HAL_Delay>
		HAL_RTC_GetTime(&hrtc, &ReadTime, FORMAT_BIN);
 80021d8:	f241 0314 	movw	r3, #4116	; 0x1014
 80021dc:	443b      	add	r3, r7
 80021de:	2200      	movs	r2, #0
 80021e0:	4619      	mov	r1, r3
 80021e2:	4839      	ldr	r0, [pc, #228]	; (80022c8 <main+0x36c>)
 80021e4:	f006 f9d2 	bl	800858c <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &LocalDate, FORMAT_BIN);
 80021e8:	f241 0310 	movw	r3, #4112	; 0x1010
 80021ec:	443b      	add	r3, r7
 80021ee:	2200      	movs	r2, #0
 80021f0:	4619      	mov	r1, r3
 80021f2:	4835      	ldr	r0, [pc, #212]	; (80022c8 <main+0x36c>)
 80021f4:	f006 fad0 	bl	8008798 <HAL_RTC_GetDate>
		sprintf(USBTXArray, "%6.3f, %02d:%02d:%02d.%d\r\n",
 80021f8:	f000 fd96 	bl	8002d28 <CurrentTime>
 80021fc:	ec56 5b10 	vmov	r5, r6, d0
				CurrentTime(), ReadTime.Hours, ReadTime.Minutes, ReadTime.Seconds, (9999-ReadTime.SubSeconds)*1000/9999);
 8002200:	f241 0314 	movw	r3, #4116	; 0x1014
 8002204:	443b      	add	r3, r7
 8002206:	781b      	ldrb	r3, [r3, #0]
		sprintf(USBTXArray, "%6.3f, %02d:%02d:%02d.%d\r\n",
 8002208:	4619      	mov	r1, r3
				CurrentTime(), ReadTime.Hours, ReadTime.Minutes, ReadTime.Seconds, (9999-ReadTime.SubSeconds)*1000/9999);
 800220a:	f241 0315 	movw	r3, #4117	; 0x1015
 800220e:	443b      	add	r3, r7
 8002210:	781b      	ldrb	r3, [r3, #0]
		sprintf(USBTXArray, "%6.3f, %02d:%02d:%02d.%d\r\n",
 8002212:	4618      	mov	r0, r3
				CurrentTime(), ReadTime.Hours, ReadTime.Minutes, ReadTime.Seconds, (9999-ReadTime.SubSeconds)*1000/9999);
 8002214:	f241 0316 	movw	r3, #4118	; 0x1016
 8002218:	443b      	add	r3, r7
 800221a:	781b      	ldrb	r3, [r3, #0]
		sprintf(USBTXArray, "%6.3f, %02d:%02d:%02d.%d\r\n",
 800221c:	461c      	mov	r4, r3
				CurrentTime(), ReadTime.Hours, ReadTime.Minutes, ReadTime.Seconds, (9999-ReadTime.SubSeconds)*1000/9999);
 800221e:	f241 0318 	movw	r3, #4120	; 0x1018
 8002222:	443b      	add	r3, r7
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a29      	ldr	r2, [pc, #164]	; (80022cc <main+0x370>)
 8002228:	fb02 f203 	mul.w	r2, r2, r3
 800222c:	4b28      	ldr	r3, [pc, #160]	; (80022d0 <main+0x374>)
 800222e:	4413      	add	r3, r2
		sprintf(USBTXArray, "%6.3f, %02d:%02d:%02d.%d\r\n",
 8002230:	4a28      	ldr	r2, [pc, #160]	; (80022d4 <main+0x378>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	0a1b      	lsrs	r3, r3, #8
 8002238:	9303      	str	r3, [sp, #12]
 800223a:	9402      	str	r4, [sp, #8]
 800223c:	9001      	str	r0, [sp, #4]
 800223e:	9100      	str	r1, [sp, #0]
 8002240:	462a      	mov	r2, r5
 8002242:	4633      	mov	r3, r6
 8002244:	4924      	ldr	r1, [pc, #144]	; (80022d8 <main+0x37c>)
 8002246:	4819      	ldr	r0, [pc, #100]	; (80022ac <main+0x350>)
 8002248:	f00d fdc8 	bl	800fddc <siprintf>
		SendToScreen();
 800224c:	f7ff fe4c 	bl	8001ee8 <SendToScreen>
	{
 8002250:	e788      	b.n	8002164 <main+0x208>
 8002252:	bf00      	nop
 8002254:	20004518 	.word	0x20004518
 8002258:	20004288 	.word	0x20004288
 800225c:	20004438 	.word	0x20004438
 8002260:	40021000 	.word	0x40021000
 8002264:	40020000 	.word	0x40020000
 8002268:	20000f26 	.word	0x20000f26
 800226c:	20000f24 	.word	0x20000f24
 8002270:	20000f22 	.word	0x20000f22
 8002274:	2000469c 	.word	0x2000469c
 8002278:	20000f29 	.word	0x20000f29
 800227c:	20000f28 	.word	0x20000f28
 8002280:	08012b48 	.word	0x08012b48
 8002284:	200031f4 	.word	0x200031f4
 8002288:	20004558 	.word	0x20004558
 800228c:	ffffefb8 	.word	0xffffefb8
 8002290:	08012b4c 	.word	0x08012b4c
 8002294:	20001190 	.word	0x20001190
 8002298:	ffffefb4 	.word	0xffffefb4
 800229c:	20000b14 	.word	0x20000b14
 80022a0:	20000f18 	.word	0x20000f18
 80022a4:	20000294 	.word	0x20000294
 80022a8:	20004600 	.word	0x20004600
 80022ac:	20000714 	.word	0x20000714
 80022b0:	20004698 	.word	0x20004698
 80022b4:	20000694 	.word	0x20000694
 80022b8:	200043b0 	.word	0x200043b0
 80022bc:	20000f20 	.word	0x20000f20
 80022c0:	20004398 	.word	0x20004398
 80022c4:	08012b58 	.word	0x08012b58
 80022c8:	200044e0 	.word	0x200044e0
 80022cc:	fffffc18 	.word	0xfffffc18
 80022d0:	00989298 	.word	0x00989298
 80022d4:	068de3af 	.word	0x068de3af
 80022d8:	08012b88 	.word	0x08012b88

080022dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b0b8      	sub	sp, #224	; 0xe0
 80022e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80022e6:	2234      	movs	r2, #52	; 0x34
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f00c ff56 	bl	800f19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002300:	f107 0308 	add.w	r3, r7, #8
 8002304:	2290      	movs	r2, #144	; 0x90
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f00c ff47 	bl	800f19c <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800230e:	f004 f849 	bl	80063a4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002312:	4b41      	ldr	r3, [pc, #260]	; (8002418 <SystemClock_Config+0x13c>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	4a40      	ldr	r2, [pc, #256]	; (8002418 <SystemClock_Config+0x13c>)
 8002318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231c:	6413      	str	r3, [r2, #64]	; 0x40
 800231e:	4b3e      	ldr	r3, [pc, #248]	; (8002418 <SystemClock_Config+0x13c>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002326:	607b      	str	r3, [r7, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800232a:	4b3c      	ldr	r3, [pc, #240]	; (800241c <SystemClock_Config+0x140>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a3b      	ldr	r2, [pc, #236]	; (800241c <SystemClock_Config+0x140>)
 8002330:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b39      	ldr	r3, [pc, #228]	; (800241c <SystemClock_Config+0x140>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002342:	2301      	movs	r3, #1
 8002344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002348:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800234c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002350:	2302      	movs	r3, #2
 8002352:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002356:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800235a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 800235e:	2319      	movs	r3, #25
 8002360:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002364:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002368:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800236c:	2302      	movs	r3, #2
 800236e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002372:	2309      	movs	r3, #9
 8002374:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002378:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800237c:	4618      	mov	r0, r3
 800237e:	f004 fef9 	bl	8007174 <HAL_RCC_OscConfig>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002388:	f000 fd0c 	bl	8002da4 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800238c:	f004 f81a 	bl	80063c4 <HAL_PWREx_EnableOverDrive>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8002396:	f000 fd05 	bl	8002da4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800239a:	230f      	movs	r3, #15
 800239c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023a0:	2302      	movs	r3, #2
 80023a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80023bc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80023c0:	2107      	movs	r1, #7
 80023c2:	4618      	mov	r0, r3
 80023c4:	f005 f984 	bl	80076d0 <HAL_RCC_ClockConfig>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80023ce:	f000 fce9 	bl	8002da4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM|RCC_PERIPHCLK_RTC
 80023d2:	4b13      	ldr	r3, [pc, #76]	; (8002420 <SystemClock_Config+0x144>)
 80023d4:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART5
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 80023d6:	4b13      	ldr	r3, [pc, #76]	; (8002424 <SystemClock_Config+0x148>)
 80023d8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023da:	2300      	movs	r3, #0
 80023dc:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80023de:	2300      	movs	r3, #0
 80023e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80023e2:	2300      	movs	r3, #0
 80023e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80023ec:	2300      	movs	r3, #0
 80023ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80023f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023f6:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023f8:	f107 0308 	add.w	r3, r7, #8
 80023fc:	4618      	mov	r0, r3
 80023fe:	f005 fb65 	bl	8007acc <HAL_RCCEx_PeriphCLKConfig>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <SystemClock_Config+0x130>
  {
    Error_Handler();
 8002408:	f000 fccc 	bl	8002da4 <Error_Handler>
  }
  /** Enables the Clock Security System 
  */
  HAL_RCC_EnableCSS();
 800240c:	f005 fa4c 	bl	80078a8 <HAL_RCC_EnableCSS>
}
 8002410:	bf00      	nop
 8002412:	37e0      	adds	r7, #224	; 0xe0
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40023800 	.word	0x40023800
 800241c:	40007000 	.word	0x40007000
 8002420:	00a044b0 	.word	0x00a044b0
 8002424:	00190300 	.word	0x00190300

08002428 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800242e:	463b      	mov	r3, r7
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800243a:	4b21      	ldr	r3, [pc, #132]	; (80024c0 <MX_ADC1_Init+0x98>)
 800243c:	4a21      	ldr	r2, [pc, #132]	; (80024c4 <MX_ADC1_Init+0x9c>)
 800243e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002440:	4b1f      	ldr	r3, [pc, #124]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002442:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002446:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <MX_ADC1_Init+0x98>)
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800244e:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002450:	2201      	movs	r2, #1
 8002452:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002454:	4b1a      	ldr	r3, [pc, #104]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002456:	2201      	movs	r2, #1
 8002458:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800245a:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <MX_ADC1_Init+0x98>)
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002462:	4b17      	ldr	r3, [pc, #92]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002464:	2200      	movs	r2, #0
 8002466:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002468:	4b15      	ldr	r3, [pc, #84]	; (80024c0 <MX_ADC1_Init+0x98>)
 800246a:	4a17      	ldr	r2, [pc, #92]	; (80024c8 <MX_ADC1_Init+0xa0>)
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800246e:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002470:	2200      	movs	r2, #0
 8002472:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002474:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002476:	2201      	movs	r2, #1
 8002478:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800247a:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <MX_ADC1_Init+0x98>)
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002482:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002484:	2201      	movs	r2, #1
 8002486:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002488:	480d      	ldr	r0, [pc, #52]	; (80024c0 <MX_ADC1_Init+0x98>)
 800248a:	f001 fac1 	bl	8003a10 <HAL_ADC_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002494:	f000 fc86 	bl	8002da4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002498:	230d      	movs	r3, #13
 800249a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800249c:	2301      	movs	r3, #1
 800249e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024a4:	463b      	mov	r3, r7
 80024a6:	4619      	mov	r1, r3
 80024a8:	4805      	ldr	r0, [pc, #20]	; (80024c0 <MX_ADC1_Init+0x98>)
 80024aa:	f001 fd21 	bl	8003ef0 <HAL_ADC_ConfigChannel>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80024b4:	f000 fc76 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024b8:	bf00      	nop
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20004438 	.word	0x20004438
 80024c4:	40012000 	.word	0x40012000
 80024c8:	0f000001 	.word	0x0f000001

080024cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024d0:	4b1b      	ldr	r3, [pc, #108]	; (8002540 <MX_I2C1_Init+0x74>)
 80024d2:	4a1c      	ldr	r2, [pc, #112]	; (8002544 <MX_I2C1_Init+0x78>)
 80024d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 80024d6:	4b1a      	ldr	r3, [pc, #104]	; (8002540 <MX_I2C1_Init+0x74>)
 80024d8:	4a1b      	ldr	r2, [pc, #108]	; (8002548 <MX_I2C1_Init+0x7c>)
 80024da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 82;
 80024dc:	4b18      	ldr	r3, [pc, #96]	; (8002540 <MX_I2C1_Init+0x74>)
 80024de:	2252      	movs	r2, #82	; 0x52
 80024e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024e2:	4b17      	ldr	r3, [pc, #92]	; (8002540 <MX_I2C1_Init+0x74>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024e8:	4b15      	ldr	r3, [pc, #84]	; (8002540 <MX_I2C1_Init+0x74>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024ee:	4b14      	ldr	r3, [pc, #80]	; (8002540 <MX_I2C1_Init+0x74>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024f4:	4b12      	ldr	r3, [pc, #72]	; (8002540 <MX_I2C1_Init+0x74>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <MX_I2C1_Init+0x74>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002500:	4b0f      	ldr	r3, [pc, #60]	; (8002540 <MX_I2C1_Init+0x74>)
 8002502:	2200      	movs	r2, #0
 8002504:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002506:	480e      	ldr	r0, [pc, #56]	; (8002540 <MX_I2C1_Init+0x74>)
 8002508:	f002 ff24 	bl	8005354 <HAL_I2C_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002512:	f000 fc47 	bl	8002da4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002516:	2100      	movs	r1, #0
 8002518:	4809      	ldr	r0, [pc, #36]	; (8002540 <MX_I2C1_Init+0x74>)
 800251a:	f003 fb8f 	bl	8005c3c <HAL_I2CEx_ConfigAnalogFilter>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002524:	f000 fc3e 	bl	8002da4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002528:	2100      	movs	r1, #0
 800252a:	4805      	ldr	r0, [pc, #20]	; (8002540 <MX_I2C1_Init+0x74>)
 800252c:	f003 fbd1 	bl	8005cd2 <HAL_I2CEx_ConfigDigitalFilter>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002536:	f000 fc35 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200042c8 	.word	0x200042c8
 8002544:	40005400 	.word	0x40005400
 8002548:	6000030d 	.word	0x6000030d

0800254c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002552:	4a13      	ldr	r2, [pc, #76]	; (80025a0 <MX_QUADSPI_Init+0x54>)
 8002554:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8002556:	4b11      	ldr	r3, [pc, #68]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002558:	22ff      	movs	r2, #255	; 0xff
 800255a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 32;
 800255c:	4b0f      	ldr	r3, [pc, #60]	; (800259c <MX_QUADSPI_Init+0x50>)
 800255e:	2220      	movs	r2, #32
 8002560:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002562:	4b0e      	ldr	r3, [pc, #56]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002564:	2210      	movs	r2, #16
 8002566:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <MX_QUADSPI_Init+0x50>)
 800256a:	2217      	movs	r2, #23
 800256c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800256e:	4b0b      	ldr	r3, [pc, #44]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002570:	2200      	movs	r2, #0
 8002572:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002574:	4b09      	ldr	r3, [pc, #36]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002576:	2200      	movs	r2, #0
 8002578:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_2;
 800257a:	4b08      	ldr	r3, [pc, #32]	; (800259c <MX_QUADSPI_Init+0x50>)
 800257c:	2280      	movs	r2, #128	; 0x80
 800257e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002580:	4b06      	ldr	r3, [pc, #24]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002582:	2200      	movs	r2, #0
 8002584:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002586:	4805      	ldr	r0, [pc, #20]	; (800259c <MX_QUADSPI_Init+0x50>)
 8002588:	f003 ff6c 	bl	8006464 <HAL_QSPI_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8002592:	f000 fc07 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	2000469c 	.word	0x2000469c
 80025a0:	a0001000 	.word	0xa0001000

080025a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025aa:	f107 0308 	add.w	r3, r7, #8
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
 80025b4:	609a      	str	r2, [r3, #8]
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	611a      	str	r2, [r3, #16]
 80025ba:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 80025bc:	2300      	movs	r3, #0
 80025be:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80025c0:	4b25      	ldr	r3, [pc, #148]	; (8002658 <MX_RTC_Init+0xb4>)
 80025c2:	4a26      	ldr	r2, [pc, #152]	; (800265c <MX_RTC_Init+0xb8>)
 80025c4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025c6:	4b24      	ldr	r3, [pc, #144]	; (8002658 <MX_RTC_Init+0xb4>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 99;
 80025cc:	4b22      	ldr	r3, [pc, #136]	; (8002658 <MX_RTC_Init+0xb4>)
 80025ce:	2263      	movs	r2, #99	; 0x63
 80025d0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 9999;
 80025d2:	4b21      	ldr	r3, [pc, #132]	; (8002658 <MX_RTC_Init+0xb4>)
 80025d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80025d8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80025da:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <MX_RTC_Init+0xb4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <MX_RTC_Init+0xb4>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80025e6:	4b1c      	ldr	r3, [pc, #112]	; (8002658 <MX_RTC_Init+0xb4>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80025ec:	481a      	ldr	r0, [pc, #104]	; (8002658 <MX_RTC_Init+0xb4>)
 80025ee:	f005 fe93 	bl	8008318 <HAL_RTC_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80025f8:	f000 fbd4 	bl	8002da4 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002608:	2300      	movs	r3, #0
 800260a:	61bb      	str	r3, [r7, #24]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002610:	f107 0308 	add.w	r3, r7, #8
 8002614:	2200      	movs	r2, #0
 8002616:	4619      	mov	r1, r3
 8002618:	480f      	ldr	r0, [pc, #60]	; (8002658 <MX_RTC_Init+0xb4>)
 800261a:	f005 fef9 	bl	8008410 <HAL_RTC_SetTime>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8002624:	f000 fbbe 	bl	8002da4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002628:	2301      	movs	r3, #1
 800262a:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 800262c:	2301      	movs	r3, #1
 800262e:	717b      	strb	r3, [r7, #5]
  sDate.Date = 1;
 8002630:	2301      	movs	r3, #1
 8002632:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 20;
 8002634:	2314      	movs	r3, #20
 8002636:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002638:	1d3b      	adds	r3, r7, #4
 800263a:	2200      	movs	r2, #0
 800263c:	4619      	mov	r1, r3
 800263e:	4806      	ldr	r0, [pc, #24]	; (8002658 <MX_RTC_Init+0xb4>)
 8002640:	f006 f802 	bl	8008648 <HAL_RTC_SetDate>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 800264a:	f000 fbab 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	3720      	adds	r7, #32
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200044e0 	.word	0x200044e0
 800265c:	40002800 	.word	0x40002800

08002660 <MX_SDMMC1_MMC_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_MMC_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 8002664:	4b0f      	ldr	r3, [pc, #60]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 8002666:	4a10      	ldr	r2, [pc, #64]	; (80026a8 <MX_SDMMC1_MMC_Init+0x48>)
 8002668:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800266a:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 800266c:	2200      	movs	r2, #0
 800266e:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 8002672:	2200      	movs	r2, #0
 8002674:	609a      	str	r2, [r3, #8]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002676:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 8002678:	2200      	movs	r2, #0
 800267a:	60da      	str	r2, [r3, #12]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800267c:	4b09      	ldr	r3, [pc, #36]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002682:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 8002684:	2200      	movs	r2, #0
 8002686:	615a      	str	r2, [r3, #20]
  hmmc1.Init.ClockDiv = 0;
 8002688:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 800268a:	2200      	movs	r2, #0
 800268c:	619a      	str	r2, [r3, #24]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 800268e:	4805      	ldr	r0, [pc, #20]	; (80026a4 <MX_SDMMC1_MMC_Init+0x44>)
 8002690:	f003 fb6b 	bl	8005d6a <HAL_MMC_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_SDMMC1_MMC_Init+0x3e>
  {
    Error_Handler();
 800269a:	f000 fb83 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20004314 	.word	0x20004314
 80026a8:	40012c00 	.word	0x40012c00

080026ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <MX_SPI1_Init+0x74>)
 80026b2:	4a1c      	ldr	r2, [pc, #112]	; (8002724 <MX_SPI1_Init+0x78>)
 80026b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <MX_SPI1_Init+0x74>)
 80026b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026be:	4b18      	ldr	r3, [pc, #96]	; (8002720 <MX_SPI1_Init+0x74>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026c4:	4b16      	ldr	r3, [pc, #88]	; (8002720 <MX_SPI1_Init+0x74>)
 80026c6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80026ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <MX_SPI1_Init+0x74>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026d2:	4b13      	ldr	r3, [pc, #76]	; (8002720 <MX_SPI1_Init+0x74>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026d8:	4b11      	ldr	r3, [pc, #68]	; (8002720 <MX_SPI1_Init+0x74>)
 80026da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <MX_SPI1_Init+0x74>)
 80026e2:	2220      	movs	r2, #32
 80026e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026e6:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <MX_SPI1_Init+0x74>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <MX_SPI1_Init+0x74>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <MX_SPI1_Init+0x74>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <MX_SPI1_Init+0x74>)
 80026fa:	2207      	movs	r2, #7
 80026fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026fe:	4b08      	ldr	r3, [pc, #32]	; (8002720 <MX_SPI1_Init+0x74>)
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <MX_SPI1_Init+0x74>)
 8002706:	2208      	movs	r2, #8
 8002708:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800270a:	4805      	ldr	r0, [pc, #20]	; (8002720 <MX_SPI1_Init+0x74>)
 800270c:	f006 f924 	bl	8008958 <HAL_SPI_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002716:	f000 fb45 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000455c 	.word	0x2000455c
 8002724:	40013000 	.word	0x40013000

08002728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b09a      	sub	sp, #104	; 0x68
 800272c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800272e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	605a      	str	r2, [r3, #4]
 8002738:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800273a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800273e:	2200      	movs	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	605a      	str	r2, [r3, #4]
 8002744:	609a      	str	r2, [r3, #8]
 8002746:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002748:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	611a      	str	r2, [r3, #16]
 8002758:	615a      	str	r2, [r3, #20]
 800275a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	222c      	movs	r2, #44	; 0x2c
 8002760:	2100      	movs	r1, #0
 8002762:	4618      	mov	r0, r3
 8002764:	f00c fd1a 	bl	800f19c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002768:	4b4d      	ldr	r3, [pc, #308]	; (80028a0 <MX_TIM1_Init+0x178>)
 800276a:	4a4e      	ldr	r2, [pc, #312]	; (80028a4 <MX_TIM1_Init+0x17c>)
 800276c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 539;
 800276e:	4b4c      	ldr	r3, [pc, #304]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002770:	f240 221b 	movw	r2, #539	; 0x21b
 8002774:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002776:	4b4a      	ldr	r3, [pc, #296]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002778:	2200      	movs	r2, #0
 800277a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8000;
 800277c:	4b48      	ldr	r3, [pc, #288]	; (80028a0 <MX_TIM1_Init+0x178>)
 800277e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002782:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002784:	4b46      	ldr	r3, [pc, #280]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002786:	2200      	movs	r2, #0
 8002788:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800278a:	4b45      	ldr	r3, [pc, #276]	; (80028a0 <MX_TIM1_Init+0x178>)
 800278c:	2200      	movs	r2, #0
 800278e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002790:	4b43      	ldr	r3, [pc, #268]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002792:	2280      	movs	r2, #128	; 0x80
 8002794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002796:	4842      	ldr	r0, [pc, #264]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002798:	f007 f804 	bl	80097a4 <HAL_TIM_IC_Init>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80027a2:	f000 faff 	bl	8002da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80027a6:	483e      	ldr	r0, [pc, #248]	; (80028a0 <MX_TIM1_Init+0x178>)
 80027a8:	f006 ff8c 	bl	80096c4 <HAL_TIM_PWM_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80027b2:	f000 faf7 	bl	8002da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80027b6:	2320      	movs	r3, #32
 80027b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80027ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80027be:	663b      	str	r3, [r7, #96]	; 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80027c8:	4619      	mov	r1, r3
 80027ca:	4835      	ldr	r0, [pc, #212]	; (80028a0 <MX_TIM1_Init+0x178>)
 80027cc:	f007 fe18 	bl	800a400 <HAL_TIMEx_MasterConfigSynchronization>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 80027d6:	f000 fae5 	bl	8002da4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027da:	2300      	movs	r3, #0
 80027dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027de:	2301      	movs	r3, #1
 80027e0:	653b      	str	r3, [r7, #80]	; 0x50
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027e2:	2300      	movs	r3, #0
 80027e4:	657b      	str	r3, [r7, #84]	; 0x54
  sConfigIC.ICFilter = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027ea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80027ee:	2200      	movs	r2, #0
 80027f0:	4619      	mov	r1, r3
 80027f2:	482b      	ldr	r0, [pc, #172]	; (80028a0 <MX_TIM1_Init+0x178>)
 80027f4:	f007 f801 	bl	80097fa <HAL_TIM_IC_ConfigChannel>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 80027fe:	f000 fad1 	bl	8002da4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002802:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002806:	2208      	movs	r2, #8
 8002808:	4619      	mov	r1, r3
 800280a:	4825      	ldr	r0, [pc, #148]	; (80028a0 <MX_TIM1_Init+0x178>)
 800280c:	f006 fff5 	bl	80097fa <HAL_TIM_IC_ConfigChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8002816:	f000 fac5 	bl	8002da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800281a:	2360      	movs	r3, #96	; 0x60
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 600;
 800281e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002822:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002824:	2300      	movs	r3, #0
 8002826:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002828:	2300      	movs	r3, #0
 800282a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800282c:	2300      	movs	r3, #0
 800282e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002830:	2300      	movs	r3, #0
 8002832:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002834:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002838:	220c      	movs	r2, #12
 800283a:	4619      	mov	r1, r3
 800283c:	4818      	ldr	r0, [pc, #96]	; (80028a0 <MX_TIM1_Init+0x178>)
 800283e:	f007 f879 	bl	8009934 <HAL_TIM_PWM_ConfigChannel>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8002848:	f000 faac 	bl	8002da4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800284c:	2300      	movs	r3, #0
 800284e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002850:	2300      	movs	r3, #0
 8002852:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002858:	2300      	movs	r3, #0
 800285a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002860:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002864:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002866:	2300      	movs	r3, #0
 8002868:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800286e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002878:	2300      	movs	r3, #0
 800287a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	4619      	mov	r1, r3
 8002880:	4807      	ldr	r0, [pc, #28]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002882:	f007 fe4b 	bl	800a51c <HAL_TIMEx_ConfigBreakDeadTime>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 800288c:	f000 fa8a 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002890:	4803      	ldr	r0, [pc, #12]	; (80028a0 <MX_TIM1_Init+0x178>)
 8002892:	f000 fd0d 	bl	80032b0 <HAL_TIM_MspPostInit>

}
 8002896:	bf00      	nop
 8002898:	3768      	adds	r7, #104	; 0x68
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	20004518 	.word	0x20004518
 80028a4:	40010000 	.word	0x40010000

080028a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	; 0x28
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ae:	f107 031c 	add.w	r3, r7, #28
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028ba:	463b      	mov	r3, r7
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	60da      	str	r2, [r3, #12]
 80028c6:	611a      	str	r2, [r3, #16]
 80028c8:	615a      	str	r2, [r3, #20]
 80028ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028cc:	4b23      	ldr	r3, [pc, #140]	; (800295c <MX_TIM2_Init+0xb4>)
 80028ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 539;
 80028d4:	4b21      	ldr	r3, [pc, #132]	; (800295c <MX_TIM2_Init+0xb4>)
 80028d6:	f240 221b 	movw	r2, #539	; 0x21b
 80028da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028dc:	4b1f      	ldr	r3, [pc, #124]	; (800295c <MX_TIM2_Init+0xb4>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8000;
 80028e2:	4b1e      	ldr	r3, [pc, #120]	; (800295c <MX_TIM2_Init+0xb4>)
 80028e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80028e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ea:	4b1c      	ldr	r3, [pc, #112]	; (800295c <MX_TIM2_Init+0xb4>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028f0:	4b1a      	ldr	r3, [pc, #104]	; (800295c <MX_TIM2_Init+0xb4>)
 80028f2:	2280      	movs	r2, #128	; 0x80
 80028f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028f6:	4819      	ldr	r0, [pc, #100]	; (800295c <MX_TIM2_Init+0xb4>)
 80028f8:	f006 fee4 	bl	80096c4 <HAL_TIM_PWM_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8002902:	f000 fa4f 	bl	8002da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002906:	2300      	movs	r3, #0
 8002908:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800290a:	2300      	movs	r3, #0
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800290e:	f107 031c 	add.w	r3, r7, #28
 8002912:	4619      	mov	r1, r3
 8002914:	4811      	ldr	r0, [pc, #68]	; (800295c <MX_TIM2_Init+0xb4>)
 8002916:	f007 fd73 	bl	800a400 <HAL_TIMEx_MasterConfigSynchronization>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8002920:	f000 fa40 	bl	8002da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002924:	2360      	movs	r3, #96	; 0x60
 8002926:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 600;
 8002928:	f44f 7316 	mov.w	r3, #600	; 0x258
 800292c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002936:	463b      	mov	r3, r7
 8002938:	2200      	movs	r2, #0
 800293a:	4619      	mov	r1, r3
 800293c:	4807      	ldr	r0, [pc, #28]	; (800295c <MX_TIM2_Init+0xb4>)
 800293e:	f006 fff9 	bl	8009934 <HAL_TIM_PWM_ConfigChannel>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8002948:	f000 fa2c 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800294c:	4803      	ldr	r0, [pc, #12]	; (800295c <MX_TIM2_Init+0xb4>)
 800294e:	f000 fcaf 	bl	80032b0 <HAL_TIM_MspPostInit>

}
 8002952:	bf00      	nop
 8002954:	3728      	adds	r7, #40	; 0x28
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	200045c0 	.word	0x200045c0

08002960 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002966:	f107 031c 	add.w	r3, r7, #28
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002972:	463b      	mov	r3, r7
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
 800297e:	611a      	str	r2, [r3, #16]
 8002980:	615a      	str	r2, [r3, #20]
 8002982:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002984:	4b2d      	ldr	r3, [pc, #180]	; (8002a3c <MX_TIM4_Init+0xdc>)
 8002986:	4a2e      	ldr	r2, [pc, #184]	; (8002a40 <MX_TIM4_Init+0xe0>)
 8002988:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 539;
 800298a:	4b2c      	ldr	r3, [pc, #176]	; (8002a3c <MX_TIM4_Init+0xdc>)
 800298c:	f240 221b 	movw	r2, #539	; 0x21b
 8002990:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002992:	4b2a      	ldr	r3, [pc, #168]	; (8002a3c <MX_TIM4_Init+0xdc>)
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8000;
 8002998:	4b28      	ldr	r3, [pc, #160]	; (8002a3c <MX_TIM4_Init+0xdc>)
 800299a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800299e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a0:	4b26      	ldr	r3, [pc, #152]	; (8002a3c <MX_TIM4_Init+0xdc>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029a6:	4b25      	ldr	r3, [pc, #148]	; (8002a3c <MX_TIM4_Init+0xdc>)
 80029a8:	2280      	movs	r2, #128	; 0x80
 80029aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029ac:	4823      	ldr	r0, [pc, #140]	; (8002a3c <MX_TIM4_Init+0xdc>)
 80029ae:	f006 fe89 	bl	80096c4 <HAL_TIM_PWM_Init>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 80029b8:	f000 f9f4 	bl	8002da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c0:	2300      	movs	r3, #0
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	4619      	mov	r1, r3
 80029ca:	481c      	ldr	r0, [pc, #112]	; (8002a3c <MX_TIM4_Init+0xdc>)
 80029cc:	f007 fd18 	bl	800a400 <HAL_TIMEx_MasterConfigSynchronization>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 80029d6:	f000 f9e5 	bl	8002da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029da:	2360      	movs	r3, #96	; 0x60
 80029dc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029ea:	463b      	mov	r3, r7
 80029ec:	2200      	movs	r2, #0
 80029ee:	4619      	mov	r1, r3
 80029f0:	4812      	ldr	r0, [pc, #72]	; (8002a3c <MX_TIM4_Init+0xdc>)
 80029f2:	f006 ff9f 	bl	8009934 <HAL_TIM_PWM_ConfigChannel>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 80029fc:	f000 f9d2 	bl	8002da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a00:	463b      	mov	r3, r7
 8002a02:	2204      	movs	r2, #4
 8002a04:	4619      	mov	r1, r3
 8002a06:	480d      	ldr	r0, [pc, #52]	; (8002a3c <MX_TIM4_Init+0xdc>)
 8002a08:	f006 ff94 	bl	8009934 <HAL_TIM_PWM_ConfigChannel>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 8002a12:	f000 f9c7 	bl	8002da4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a16:	463b      	mov	r3, r7
 8002a18:	220c      	movs	r2, #12
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4807      	ldr	r0, [pc, #28]	; (8002a3c <MX_TIM4_Init+0xdc>)
 8002a1e:	f006 ff89 	bl	8009934 <HAL_TIM_PWM_ConfigChannel>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <MX_TIM4_Init+0xcc>
  {
    Error_Handler();
 8002a28:	f000 f9bc 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002a2c:	4803      	ldr	r0, [pc, #12]	; (8002a3c <MX_TIM4_Init+0xdc>)
 8002a2e:	f000 fc3f 	bl	80032b0 <HAL_TIM_MspPostInit>

}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	; 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20004288 	.word	0x20004288
 8002a40:	40000800 	.word	0x40000800

08002a44 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002a48:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a4a:	4a15      	ldr	r2, [pc, #84]	; (8002aa0 <MX_UART5_Init+0x5c>)
 8002a4c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002a4e:	4b13      	ldr	r3, [pc, #76]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a54:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002a56:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002a5c:	4b0f      	ldr	r3, [pc, #60]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002a68:	4b0c      	ldr	r3, [pc, #48]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002a86:	4805      	ldr	r0, [pc, #20]	; (8002a9c <MX_UART5_Init+0x58>)
 8002a88:	f007 fdc6 	bl	800a618 <HAL_UART_Init>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8002a92:	f000 f987 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200043b0 	.word	0x200043b0
 8002aa0:	40005000 	.word	0x40005000

08002aa4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002aa8:	4b14      	ldr	r3, [pc, #80]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002aaa:	4a15      	ldr	r2, [pc, #84]	; (8002b00 <MX_USART2_UART_Init+0x5c>)
 8002aac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8002aae:	4b13      	ldr	r3, [pc, #76]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ab0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8002ab4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ab6:	4b11      	ldr	r3, [pc, #68]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002abc:	4b0f      	ldr	r3, [pc, #60]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002aca:	220c      	movs	r2, #12
 8002acc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ace:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	4b09      	ldr	r3, [pc, #36]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ae6:	4805      	ldr	r0, [pc, #20]	; (8002afc <MX_USART2_UART_Init+0x58>)
 8002ae8:	f007 fd96 	bl	800a618 <HAL_UART_Init>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002af2:	f000 f957 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20004600 	.word	0x20004600
 8002b00:	40004400 	.word	0x40004400

08002b04 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <MX_DMA_Init+0x48>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a0f      	ldr	r2, [pc, #60]	; (8002b4c <MX_DMA_Init+0x48>)
 8002b10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <MX_DMA_Init+0x48>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b1e:	607b      	str	r3, [r7, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b22:	2200      	movs	r2, #0
 8002b24:	2100      	movs	r1, #0
 8002b26:	2010      	movs	r0, #16
 8002b28:	f001 fd0b 	bl	8004542 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b2c:	2010      	movs	r0, #16
 8002b2e:	f001 fd24 	bl	800457a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002b32:	2200      	movs	r2, #0
 8002b34:	2100      	movs	r1, #0
 8002b36:	2011      	movs	r0, #17
 8002b38:	f001 fd03 	bl	8004542 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002b3c:	2011      	movs	r0, #17
 8002b3e:	f001 fd1c 	bl	800457a <HAL_NVIC_EnableIRQ>

}
 8002b42:	bf00      	nop
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800

08002b50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08c      	sub	sp, #48	; 0x30
 8002b54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b56:	f107 031c 	add.w	r3, r7, #28
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	609a      	str	r2, [r3, #8]
 8002b62:	60da      	str	r2, [r3, #12]
 8002b64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b66:	4b69      	ldr	r3, [pc, #420]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	4a68      	ldr	r2, [pc, #416]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b6c:	f043 0310 	orr.w	r3, r3, #16
 8002b70:	6313      	str	r3, [r2, #48]	; 0x30
 8002b72:	4b66      	ldr	r3, [pc, #408]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	61bb      	str	r3, [r7, #24]
 8002b7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7e:	4b63      	ldr	r3, [pc, #396]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	4a62      	ldr	r2, [pc, #392]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b84:	f043 0304 	orr.w	r3, r3, #4
 8002b88:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8a:	4b60      	ldr	r3, [pc, #384]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b96:	4b5d      	ldr	r3, [pc, #372]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a5c      	ldr	r2, [pc, #368]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b5a      	ldr	r3, [pc, #360]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002baa:	613b      	str	r3, [r7, #16]
 8002bac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bae:	4b57      	ldr	r3, [pc, #348]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	4a56      	ldr	r2, [pc, #344]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bb4:	f043 0301 	orr.w	r3, r3, #1
 8002bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bba:	4b54      	ldr	r3, [pc, #336]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc6:	4b51      	ldr	r3, [pc, #324]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	4a50      	ldr	r2, [pc, #320]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bcc:	f043 0302 	orr.w	r3, r3, #2
 8002bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bd2:	4b4e      	ldr	r3, [pc, #312]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bde:	4b4b      	ldr	r3, [pc, #300]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	4a4a      	ldr	r2, [pc, #296]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002be4:	f043 0308 	orr.w	r3, r3, #8
 8002be8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bea:	4b48      	ldr	r3, [pc, #288]	; (8002d0c <MX_GPIO_Init+0x1bc>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	607b      	str	r3, [r7, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Flash_WP_GPIO_Port, Flash_WP_Pin, GPIO_PIN_SET);
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	2104      	movs	r1, #4
 8002bfa:	4845      	ldr	r0, [pc, #276]	; (8002d10 <MX_GPIO_Init+0x1c0>)
 8002bfc:	f002 fb90 	bl	8005320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Flash_Reset_GPIO_Port, Flash_Reset_Pin, GPIO_PIN_SET);
 8002c00:	2201      	movs	r2, #1
 8002c02:	2102      	movs	r1, #2
 8002c04:	4843      	ldr	r0, [pc, #268]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002c06:	f002 fb8b 	bl	8005320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MS5611_CS_GPIO_Port, MS5611_CS_Pin, GPIO_PIN_RESET);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2110      	movs	r1, #16
 8002c0e:	4841      	ldr	r0, [pc, #260]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002c10:	f002 fb86 	bl	8005320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Flash_WP_Pin */
  GPIO_InitStruct.Pin = Flash_WP_Pin;
 8002c14:	2304      	movs	r3, #4
 8002c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c20:	2300      	movs	r3, #0
 8002c22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Flash_WP_GPIO_Port, &GPIO_InitStruct);
 8002c24:	f107 031c 	add.w	r3, r7, #28
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4839      	ldr	r0, [pc, #228]	; (8002d10 <MX_GPIO_Init+0x1c0>)
 8002c2c:	f002 f9b6 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE4 PE5 PE6 
                           PE9 PE10 PE11 PE12 
                           PE13 PE14 PE15 PE0 
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8002c30:	f64f 637b 	movw	r3, #65147	; 0xfe7b
 8002c34:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c36:	2303      	movs	r3, #3
 8002c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c3e:	f107 031c 	add.w	r3, r7, #28
 8002c42:	4619      	mov	r1, r3
 8002c44:	4832      	ldr	r0, [pc, #200]	; (8002d10 <MX_GPIO_Init+0x1c0>)
 8002c46:	f002 f9a9 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC4 PC5 PC6 PC7 
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002c4a:	f242 63f7 	movw	r3, #9975	; 0x26f7
 8002c4e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c50:	2303      	movs	r3, #3
 8002c52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c58:	f107 031c 	add.w	r3, r7, #28
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	482e      	ldr	r0, [pc, #184]	; (8002d18 <MX_GPIO_Init+0x1c8>)
 8002c60:	f002 f99c 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c64:	2301      	movs	r3, #1
 8002c66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c70:	f107 031c 	add.w	r3, r7, #28
 8002c74:	4619      	mov	r1, r3
 8002c76:	4827      	ldr	r0, [pc, #156]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002c78:	f002 f990 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : Flash_Reset_Pin */
  GPIO_InitStruct.Pin = Flash_Reset_Pin;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c80:	2301      	movs	r3, #1
 8002c82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c84:	2301      	movs	r3, #1
 8002c86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Flash_Reset_GPIO_Port, &GPIO_InitStruct);
 8002c8c:	f107 031c 	add.w	r3, r7, #28
 8002c90:	4619      	mov	r1, r3
 8002c92:	4820      	ldr	r0, [pc, #128]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002c94:	f002 f982 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : MS5611_CS_Pin */
  GPIO_InitStruct.Pin = MS5611_CS_Pin;
 8002c98:	2310      	movs	r3, #16
 8002c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(MS5611_CS_GPIO_Port, &GPIO_InitStruct);
 8002ca8:	f107 031c 	add.w	r3, r7, #28
 8002cac:	4619      	mov	r1, r3
 8002cae:	4819      	ldr	r0, [pc, #100]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002cb0:	f002 f974 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA9 PA12 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_12 
 8002cb4:	f249 23c0 	movw	r3, #37568	; 0x92c0
 8002cb8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc2:	f107 031c 	add.w	r3, r7, #28
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4812      	ldr	r0, [pc, #72]	; (8002d14 <MX_GPIO_Init+0x1c4>)
 8002cca:	f002 f967 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11 
                           PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11 
 8002cce:	f64f 4303 	movw	r3, #64515	; 0xfc03
 8002cd2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cdc:	f107 031c 	add.w	r3, r7, #28
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	480e      	ldr	r0, [pc, #56]	; (8002d1c <MX_GPIO_Init+0x1cc>)
 8002ce4:	f002 f95a 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11 
                           PD14 PD0 PD1 PD3 
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8002ce8:	f644 73fb 	movw	r3, #20475	; 0x4ffb
 8002cec:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cf6:	f107 031c 	add.w	r3, r7, #28
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4808      	ldr	r0, [pc, #32]	; (8002d20 <MX_GPIO_Init+0x1d0>)
 8002cfe:	f002 f94d 	bl	8004f9c <HAL_GPIO_Init>

}
 8002d02:	bf00      	nop
 8002d04:	3730      	adds	r7, #48	; 0x30
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40020000 	.word	0x40020000
 8002d18:	40020800 	.word	0x40020800
 8002d1c:	40020400 	.word	0x40020400
 8002d20:	40020c00 	.word	0x40020c00
 8002d24:	00000000 	.word	0x00000000

08002d28 <CurrentTime>:

/* USER CODE BEGIN 4 */
double CurrentTime(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
	return HAL_GetTick() / 1000.0;
 8002d2c:	f000 fe42 	bl	80039b4 <HAL_GetTick>
 8002d30:	ee07 0a90 	vmov	s15, r0
 8002d34:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002d38:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8002d50 <CurrentTime+0x28>
 8002d3c:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002d40:	eeb0 7b45 	vmov.f64	d7, d5
}
 8002d44:	eeb0 0b47 	vmov.f64	d0, d7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	f3af 8000 	nop.w
 8002d50:	00000000 	.word	0x00000000
 8002d54:	408f4000 	.word	0x408f4000

08002d58 <measureBattery>:

double measureBattery()
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
	uint32_t D = HAL_ADC_GetValue(&hadc1);
 8002d5e:	4810      	ldr	r0, [pc, #64]	; (8002da0 <measureBattery+0x48>)
 8002d60:	f001 f89b 	bl	8003e9a <HAL_ADC_GetValue>
 8002d64:	6078      	str	r0, [r7, #4]
	return 2 * 3.3 * D / 4096.0;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	ee07 3a90 	vmov	s15, r3
 8002d6c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002d70:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8002d90 <measureBattery+0x38>
 8002d74:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002d78:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8002d98 <measureBattery+0x40>
 8002d7c:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002d80:	eeb0 7b45 	vmov.f64	d7, d5
}
 8002d84:	eeb0 0b47 	vmov.f64	d0, d7
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	66666666 	.word	0x66666666
 8002d94:	401a6666 	.word	0x401a6666
 8002d98:	00000000 	.word	0x00000000
 8002d9c:	40b00000 	.word	0x40b00000
 8002da0:	20004438 	.word	0x20004438

08002da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002da8:	bf00      	nop
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <HAL_MspInit+0x50>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	4a11      	ldr	r2, [pc, #68]	; (8002e04 <HAL_MspInit+0x50>)
 8002dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc6:	4b0f      	ldr	r3, [pc, #60]	; (8002e04 <HAL_MspInit+0x50>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <HAL_MspInit+0x50>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	4a0b      	ldr	r2, [pc, #44]	; (8002e04 <HAL_MspInit+0x50>)
 8002dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dde:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <HAL_MspInit+0x50>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2100      	movs	r1, #0
 8002dee:	2004      	movs	r0, #4
 8002df0:	f001 fba7 	bl	8004542 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002df4:	2004      	movs	r0, #4
 8002df6:	f001 fbc0 	bl	800457a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800

08002e08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	; 0x28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e10:	f107 0314 	add.w	r3, r7, #20
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
 8002e1c:	60da      	str	r2, [r3, #12]
 8002e1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a19      	ldr	r2, [pc, #100]	; (8002e8c <HAL_ADC_MspInit+0x84>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d12b      	bne.n	8002e82 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e2a:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2e:	4a18      	ldr	r2, [pc, #96]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e34:	6453      	str	r3, [r2, #68]	; 0x44
 8002e36:	4b16      	ldr	r3, [pc, #88]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e42:	4b13      	ldr	r3, [pc, #76]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	4a12      	ldr	r2, [pc, #72]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e48:	f043 0304 	orr.w	r3, r3, #4
 8002e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e4e:	4b10      	ldr	r3, [pc, #64]	; (8002e90 <HAL_ADC_MspInit+0x88>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PC3     ------> ADC1_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e5a:	2308      	movs	r3, #8
 8002e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e66:	f107 0314 	add.w	r3, r7, #20
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4809      	ldr	r0, [pc, #36]	; (8002e94 <HAL_ADC_MspInit+0x8c>)
 8002e6e:	f002 f895 	bl	8004f9c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002e72:	2200      	movs	r2, #0
 8002e74:	2100      	movs	r1, #0
 8002e76:	2012      	movs	r0, #18
 8002e78:	f001 fb63 	bl	8004542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002e7c:	2012      	movs	r0, #18
 8002e7e:	f001 fb7c 	bl	800457a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e82:	bf00      	nop
 8002e84:	3728      	adds	r7, #40	; 0x28
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40012000 	.word	0x40012000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40020800 	.word	0x40020800

08002e98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	; 0x28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <HAL_I2C_MspInit+0x8c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d12f      	bne.n	8002f1a <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eba:	4b1b      	ldr	r3, [pc, #108]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a1a      	ldr	r2, [pc, #104]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002ec0:	f043 0302 	orr.w	r3, r3, #2
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b18      	ldr	r3, [pc, #96]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ed2:	23c0      	movs	r3, #192	; 0xc0
 8002ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ed6:	2312      	movs	r3, #18
 8002ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eda:	2301      	movs	r3, #1
 8002edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ee2:	2304      	movs	r3, #4
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee6:	f107 0314 	add.w	r3, r7, #20
 8002eea:	4619      	mov	r1, r3
 8002eec:	480f      	ldr	r0, [pc, #60]	; (8002f2c <HAL_I2C_MspInit+0x94>)
 8002eee:	f002 f855 	bl	8004f9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ef2:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	4a0c      	ldr	r2, [pc, #48]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002ef8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002efc:	6413      	str	r3, [r2, #64]	; 0x40
 8002efe:	4b0a      	ldr	r3, [pc, #40]	; (8002f28 <HAL_I2C_MspInit+0x90>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	201f      	movs	r0, #31
 8002f10:	f001 fb17 	bl	8004542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002f14:	201f      	movs	r0, #31
 8002f16:	f001 fb30 	bl	800457a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f1a:	bf00      	nop
 8002f1c:	3728      	adds	r7, #40	; 0x28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40005400 	.word	0x40005400
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	40020400 	.word	0x40020400

08002f30 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08c      	sub	sp, #48	; 0x30
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f38:	f107 031c 	add.w	r3, r7, #28
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a38      	ldr	r2, [pc, #224]	; (8003030 <HAL_QSPI_MspInit+0x100>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d169      	bne.n	8003026 <HAL_QSPI_MspInit+0xf6>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002f52:	4b38      	ldr	r3, [pc, #224]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f56:	4a37      	ldr	r2, [pc, #220]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f58:	f043 0302 	orr.w	r3, r3, #2
 8002f5c:	6393      	str	r3, [r2, #56]	; 0x38
 8002f5e:	4b35      	ldr	r3, [pc, #212]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	61bb      	str	r3, [r7, #24]
 8002f68:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6a:	4b32      	ldr	r3, [pc, #200]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	4a31      	ldr	r2, [pc, #196]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	6313      	str	r3, [r2, #48]	; 0x30
 8002f76:	4b2f      	ldr	r3, [pc, #188]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f82:	4b2c      	ldr	r3, [pc, #176]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	4a2b      	ldr	r2, [pc, #172]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f88:	f043 0310 	orr.w	r3, r3, #16
 8002f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8e:	4b29      	ldr	r3, [pc, #164]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	f003 0310 	and.w	r3, r3, #16
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f9a:	4b26      	ldr	r3, [pc, #152]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	4a25      	ldr	r2, [pc, #148]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002fa0:	f043 0304 	orr.w	r3, r3, #4
 8002fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa6:	4b23      	ldr	r3, [pc, #140]	; (8003034 <HAL_QSPI_MspInit+0x104>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	f003 0304 	and.w	r3, r3, #4
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PE7     ------> QUADSPI_BK2_IO0
    PE8     ------> QUADSPI_BK2_IO1
    PC11     ------> QUADSPI_BK2_NCS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002fc2:	2309      	movs	r3, #9
 8002fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc6:	f107 031c 	add.w	r3, r7, #28
 8002fca:	4619      	mov	r1, r3
 8002fcc:	481a      	ldr	r0, [pc, #104]	; (8003038 <HAL_QSPI_MspInit+0x108>)
 8002fce:	f001 ffe5 	bl	8004f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002fd2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002fe4:	230a      	movs	r3, #10
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fe8:	f107 031c 	add.w	r3, r7, #28
 8002fec:	4619      	mov	r1, r3
 8002fee:	4813      	ldr	r0, [pc, #76]	; (800303c <HAL_QSPI_MspInit+0x10c>)
 8002ff0:	f001 ffd4 	bl	8004f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ff4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003002:	2303      	movs	r3, #3
 8003004:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003006:	2309      	movs	r3, #9
 8003008:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800300a:	f107 031c 	add.w	r3, r7, #28
 800300e:	4619      	mov	r1, r3
 8003010:	480b      	ldr	r0, [pc, #44]	; (8003040 <HAL_QSPI_MspInit+0x110>)
 8003012:	f001 ffc3 	bl	8004f9c <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	2100      	movs	r1, #0
 800301a:	205c      	movs	r0, #92	; 0x5c
 800301c:	f001 fa91 	bl	8004542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8003020:	205c      	movs	r0, #92	; 0x5c
 8003022:	f001 faaa 	bl	800457a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003026:	bf00      	nop
 8003028:	3730      	adds	r7, #48	; 0x30
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	a0001000 	.word	0xa0001000
 8003034:	40023800 	.word	0x40023800
 8003038:	40020400 	.word	0x40020400
 800303c:	40021000 	.word	0x40021000
 8003040:	40020800 	.word	0x40020800

08003044 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a07      	ldr	r2, [pc, #28]	; (8003070 <HAL_RTC_MspInit+0x2c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d105      	bne.n	8003062 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003056:	4b07      	ldr	r3, [pc, #28]	; (8003074 <HAL_RTC_MspInit+0x30>)
 8003058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800305a:	4a06      	ldr	r2, [pc, #24]	; (8003074 <HAL_RTC_MspInit+0x30>)
 800305c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003060:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40002800 	.word	0x40002800
 8003074:	40023800 	.word	0x40023800

08003078 <HAL_MMC_MspInit>:
* This function configures the hardware resources used in this example
* @param hmmc: MMC handle pointer
* @retval None
*/
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	; 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003080:	f107 0314 	add.w	r3, r7, #20
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	605a      	str	r2, [r3, #4]
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	611a      	str	r2, [r3, #16]
  if(hmmc->Instance==SDMMC1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a25      	ldr	r2, [pc, #148]	; (800312c <HAL_MMC_MspInit+0xb4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d144      	bne.n	8003124 <HAL_MMC_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800309a:	4b25      	ldr	r3, [pc, #148]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 800309c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309e:	4a24      	ldr	r2, [pc, #144]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030a4:	6453      	str	r3, [r2, #68]	; 0x44
 80030a6:	4b22      	ldr	r3, [pc, #136]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ae:	613b      	str	r3, [r7, #16]
 80030b0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030b2:	4b1f      	ldr	r3, [pc, #124]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a1e      	ldr	r2, [pc, #120]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b1c      	ldr	r3, [pc, #112]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030ca:	4b19      	ldr	r3, [pc, #100]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4a18      	ldr	r2, [pc, #96]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030d0:	f043 0308 	orr.w	r3, r3, #8
 80030d4:	6313      	str	r3, [r2, #48]	; 0x30
 80030d6:	4b16      	ldr	r3, [pc, #88]	; (8003130 <HAL_MMC_MspInit+0xb8>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	f003 0308 	and.w	r3, r3, #8
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	68bb      	ldr	r3, [r7, #8]
    /**SDMMC1 GPIO Configuration    
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80030e2:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80030e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e8:	2302      	movs	r3, #2
 80030ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f0:	2303      	movs	r3, #3
 80030f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80030f4:	230c      	movs	r3, #12
 80030f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f8:	f107 0314 	add.w	r3, r7, #20
 80030fc:	4619      	mov	r1, r3
 80030fe:	480d      	ldr	r0, [pc, #52]	; (8003134 <HAL_MMC_MspInit+0xbc>)
 8003100:	f001 ff4c 	bl	8004f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003104:	2304      	movs	r3, #4
 8003106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003108:	2302      	movs	r3, #2
 800310a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310c:	2300      	movs	r3, #0
 800310e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003110:	2303      	movs	r3, #3
 8003112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003114:	230c      	movs	r3, #12
 8003116:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003118:	f107 0314 	add.w	r3, r7, #20
 800311c:	4619      	mov	r1, r3
 800311e:	4806      	ldr	r0, [pc, #24]	; (8003138 <HAL_MMC_MspInit+0xc0>)
 8003120:	f001 ff3c 	bl	8004f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8003124:	bf00      	nop
 8003126:	3728      	adds	r7, #40	; 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40012c00 	.word	0x40012c00
 8003130:	40023800 	.word	0x40023800
 8003134:	40020800 	.word	0x40020800
 8003138:	40020c00 	.word	0x40020c00

0800313c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	; 0x28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a17      	ldr	r2, [pc, #92]	; (80031b8 <HAL_SPI_MspInit+0x7c>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d127      	bne.n	80031ae <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800315e:	4b17      	ldr	r3, [pc, #92]	; (80031bc <HAL_SPI_MspInit+0x80>)
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	4a16      	ldr	r2, [pc, #88]	; (80031bc <HAL_SPI_MspInit+0x80>)
 8003164:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003168:	6453      	str	r3, [r2, #68]	; 0x44
 800316a:	4b14      	ldr	r3, [pc, #80]	; (80031bc <HAL_SPI_MspInit+0x80>)
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003172:	613b      	str	r3, [r7, #16]
 8003174:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003176:	4b11      	ldr	r3, [pc, #68]	; (80031bc <HAL_SPI_MspInit+0x80>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	4a10      	ldr	r2, [pc, #64]	; (80031bc <HAL_SPI_MspInit+0x80>)
 800317c:	f043 0302 	orr.w	r3, r3, #2
 8003180:	6313      	str	r3, [r2, #48]	; 0x30
 8003182:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_SPI_MspInit+0x80>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800318e:	2338      	movs	r3, #56	; 0x38
 8003190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800319a:	2303      	movs	r3, #3
 800319c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800319e:	2305      	movs	r3, #5
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	4805      	ldr	r0, [pc, #20]	; (80031c0 <HAL_SPI_MspInit+0x84>)
 80031aa:	f001 fef7 	bl	8004f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80031ae:	bf00      	nop
 80031b0:	3728      	adds	r7, #40	; 0x28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40013000 	.word	0x40013000
 80031bc:	40023800 	.word	0x40023800
 80031c0:	40020400 	.word	0x40020400

080031c4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08a      	sub	sp, #40	; 0x28
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031cc:	f107 0314 	add.w	r3, r7, #20
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	60da      	str	r2, [r3, #12]
 80031da:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a17      	ldr	r2, [pc, #92]	; (8003240 <HAL_TIM_IC_MspInit+0x7c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d128      	bne.n	8003238 <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031e6:	4b17      	ldr	r3, [pc, #92]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 80031e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ea:	4a16      	ldr	r2, [pc, #88]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6453      	str	r3, [r2, #68]	; 0x44
 80031f2:	4b14      	ldr	r3, [pc, #80]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fe:	4b11      	ldr	r3, [pc, #68]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	4a10      	ldr	r2, [pc, #64]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 8003204:	f043 0301 	orr.w	r3, r3, #1
 8003208:	6313      	str	r3, [r2, #48]	; 0x30
 800320a:	4b0e      	ldr	r3, [pc, #56]	; (8003244 <HAL_TIM_IC_MspInit+0x80>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	60fb      	str	r3, [r7, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = PWM3_J5_P1_Pin|PWM4_J5_P4_Pin;
 8003216:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800321a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321c:	2302      	movs	r3, #2
 800321e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003220:	2300      	movs	r3, #0
 8003222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003224:	2300      	movs	r3, #0
 8003226:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003228:	2301      	movs	r3, #1
 800322a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800322c:	f107 0314 	add.w	r3, r7, #20
 8003230:	4619      	mov	r1, r3
 8003232:	4805      	ldr	r0, [pc, #20]	; (8003248 <HAL_TIM_IC_MspInit+0x84>)
 8003234:	f001 feb2 	bl	8004f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003238:	bf00      	nop
 800323a:	3728      	adds	r7, #40	; 0x28
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40010000 	.word	0x40010000
 8003244:	40023800 	.word	0x40023800
 8003248:	40020000 	.word	0x40020000

0800324c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800325c:	d10c      	bne.n	8003278 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800325e:	4b12      	ldr	r3, [pc, #72]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 8003260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003262:	4a11      	ldr	r2, [pc, #68]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6413      	str	r3, [r2, #64]	; 0x40
 800326a:	4b0f      	ldr	r3, [pc, #60]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003276:	e010      	b.n	800329a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a0b      	ldr	r2, [pc, #44]	; (80032ac <HAL_TIM_PWM_MspInit+0x60>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d10b      	bne.n	800329a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003282:	4b09      	ldr	r3, [pc, #36]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	4a08      	ldr	r2, [pc, #32]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 8003288:	f043 0304 	orr.w	r3, r3, #4
 800328c:	6413      	str	r3, [r2, #64]	; 0x40
 800328e:	4b06      	ldr	r3, [pc, #24]	; (80032a8 <HAL_TIM_PWM_MspInit+0x5c>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	68bb      	ldr	r3, [r7, #8]
}
 800329a:	bf00      	nop
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40000800 	.word	0x40000800

080032b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08a      	sub	sp, #40	; 0x28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b8:	f107 0314 	add.w	r3, r7, #20
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	605a      	str	r2, [r3, #4]
 80032c2:	609a      	str	r2, [r3, #8]
 80032c4:	60da      	str	r2, [r3, #12]
 80032c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a34      	ldr	r2, [pc, #208]	; (80033a0 <HAL_TIM_MspPostInit+0xf0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d11d      	bne.n	800330e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d2:	4b34      	ldr	r3, [pc, #208]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	4a33      	ldr	r2, [pc, #204]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	6313      	str	r3, [r2, #48]	; 0x30
 80032de:	4b31      	ldr	r3, [pc, #196]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	613b      	str	r3, [r7, #16]
 80032e8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = PWM2_J1_P4_Pin;
 80032ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f0:	2302      	movs	r3, #2
 80032f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f8:	2300      	movs	r3, #0
 80032fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80032fc:	2301      	movs	r3, #1
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM2_J1_P4_GPIO_Port, &GPIO_InitStruct);
 8003300:	f107 0314 	add.w	r3, r7, #20
 8003304:	4619      	mov	r1, r3
 8003306:	4828      	ldr	r0, [pc, #160]	; (80033a8 <HAL_TIM_MspPostInit+0xf8>)
 8003308:	f001 fe48 	bl	8004f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800330c:	e043      	b.n	8003396 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003316:	d11c      	bne.n	8003352 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003318:	4b22      	ldr	r3, [pc, #136]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	4a21      	ldr	r2, [pc, #132]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6313      	str	r3, [r2, #48]	; 0x30
 8003324:	4b1f      	ldr	r3, [pc, #124]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM1_J1_P1_Pin;
 8003330:	2320      	movs	r3, #32
 8003332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003334:	2302      	movs	r3, #2
 8003336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	2300      	movs	r3, #0
 800333e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003340:	2301      	movs	r3, #1
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM1_J1_P1_GPIO_Port, &GPIO_InitStruct);
 8003344:	f107 0314 	add.w	r3, r7, #20
 8003348:	4619      	mov	r1, r3
 800334a:	4817      	ldr	r0, [pc, #92]	; (80033a8 <HAL_TIM_MspPostInit+0xf8>)
 800334c:	f001 fe26 	bl	8004f9c <HAL_GPIO_Init>
}
 8003350:	e021      	b.n	8003396 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a15      	ldr	r2, [pc, #84]	; (80033ac <HAL_TIM_MspPostInit+0xfc>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d11c      	bne.n	8003396 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	4a10      	ldr	r2, [pc, #64]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 8003362:	f043 0308 	orr.w	r3, r3, #8
 8003366:	6313      	str	r3, [r2, #48]	; 0x30
 8003368:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <HAL_TIM_MspPostInit+0xf4>)
 800336a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	60bb      	str	r3, [r7, #8]
 8003372:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Green_LED_Pin|Red_LED_Pin|Blue_LED_Pin;
 8003374:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337a:	2302      	movs	r3, #2
 800337c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	2300      	movs	r3, #0
 8003380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003382:	2300      	movs	r3, #0
 8003384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003386:	2302      	movs	r3, #2
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800338a:	f107 0314 	add.w	r3, r7, #20
 800338e:	4619      	mov	r1, r3
 8003390:	4807      	ldr	r0, [pc, #28]	; (80033b0 <HAL_TIM_MspPostInit+0x100>)
 8003392:	f001 fe03 	bl	8004f9c <HAL_GPIO_Init>
}
 8003396:	bf00      	nop
 8003398:	3728      	adds	r7, #40	; 0x28
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40010000 	.word	0x40010000
 80033a4:	40023800 	.word	0x40023800
 80033a8:	40020000 	.word	0x40020000
 80033ac:	40000800 	.word	0x40000800
 80033b0:	40020c00 	.word	0x40020c00

080033b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08c      	sub	sp, #48	; 0x30
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 031c 	add.w	r3, r7, #28
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a69      	ldr	r2, [pc, #420]	; (8003578 <HAL_UART_MspInit+0x1c4>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d131      	bne.n	800343a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80033d6:	4b69      	ldr	r3, [pc, #420]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	4a68      	ldr	r2, [pc, #416]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033e0:	6413      	str	r3, [r2, #64]	; 0x40
 80033e2:	4b66      	ldr	r3, [pc, #408]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ea:	61bb      	str	r3, [r7, #24]
 80033ec:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ee:	4b63      	ldr	r3, [pc, #396]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	4a62      	ldr	r2, [pc, #392]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033f4:	f043 0302 	orr.w	r3, r3, #2
 80033f8:	6313      	str	r3, [r2, #48]	; 0x30
 80033fa:	4b60      	ldr	r3, [pc, #384]	; (800357c <HAL_UART_MspInit+0x1c8>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration    
    PB8     ------> UART5_RX
    PB9     ------> UART5_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003406:	f44f 7340 	mov.w	r3, #768	; 0x300
 800340a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800340c:	2302      	movs	r3, #2
 800340e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003410:	2300      	movs	r3, #0
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003414:	2303      	movs	r3, #3
 8003416:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8003418:	2307      	movs	r3, #7
 800341a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800341c:	f107 031c 	add.w	r3, r7, #28
 8003420:	4619      	mov	r1, r3
 8003422:	4857      	ldr	r0, [pc, #348]	; (8003580 <HAL_UART_MspInit+0x1cc>)
 8003424:	f001 fdba 	bl	8004f9c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003428:	2200      	movs	r2, #0
 800342a:	2100      	movs	r1, #0
 800342c:	2035      	movs	r0, #53	; 0x35
 800342e:	f001 f888 	bl	8004542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003432:	2035      	movs	r0, #53	; 0x35
 8003434:	f001 f8a1 	bl	800457a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003438:	e09a      	b.n	8003570 <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART2)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a51      	ldr	r2, [pc, #324]	; (8003584 <HAL_UART_MspInit+0x1d0>)
 8003440:	4293      	cmp	r3, r2
 8003442:	f040 8095 	bne.w	8003570 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003446:	4b4d      	ldr	r3, [pc, #308]	; (800357c <HAL_UART_MspInit+0x1c8>)
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	4a4c      	ldr	r2, [pc, #304]	; (800357c <HAL_UART_MspInit+0x1c8>)
 800344c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003450:	6413      	str	r3, [r2, #64]	; 0x40
 8003452:	4b4a      	ldr	r3, [pc, #296]	; (800357c <HAL_UART_MspInit+0x1c8>)
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800345a:	613b      	str	r3, [r7, #16]
 800345c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345e:	4b47      	ldr	r3, [pc, #284]	; (800357c <HAL_UART_MspInit+0x1c8>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	4a46      	ldr	r2, [pc, #280]	; (800357c <HAL_UART_MspInit+0x1c8>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6313      	str	r3, [r2, #48]	; 0x30
 800346a:	4b44      	ldr	r3, [pc, #272]	; (800357c <HAL_UART_MspInit+0x1c8>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USB_TX_Pin|USB_RX_Pin;
 8003476:	230c      	movs	r3, #12
 8003478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347a:	2302      	movs	r3, #2
 800347c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347e:	2300      	movs	r3, #0
 8003480:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003482:	2303      	movs	r3, #3
 8003484:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003486:	2307      	movs	r3, #7
 8003488:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800348a:	f107 031c 	add.w	r3, r7, #28
 800348e:	4619      	mov	r1, r3
 8003490:	483d      	ldr	r0, [pc, #244]	; (8003588 <HAL_UART_MspInit+0x1d4>)
 8003492:	f001 fd83 	bl	8004f9c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003496:	4b3d      	ldr	r3, [pc, #244]	; (800358c <HAL_UART_MspInit+0x1d8>)
 8003498:	4a3d      	ldr	r2, [pc, #244]	; (8003590 <HAL_UART_MspInit+0x1dc>)
 800349a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800349c:	4b3b      	ldr	r3, [pc, #236]	; (800358c <HAL_UART_MspInit+0x1d8>)
 800349e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034a2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034a4:	4b39      	ldr	r3, [pc, #228]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034aa:	4b38      	ldr	r3, [pc, #224]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034b0:	4b36      	ldr	r3, [pc, #216]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034b8:	4b34      	ldr	r3, [pc, #208]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034be:	4b33      	ldr	r3, [pc, #204]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80034c4:	4b31      	ldr	r3, [pc, #196]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034ca:	4b30      	ldr	r3, [pc, #192]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034d0:	4b2e      	ldr	r3, [pc, #184]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80034d6:	482d      	ldr	r0, [pc, #180]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034d8:	f001 f86a 	bl	80045b0 <HAL_DMA_Init>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_UART_MspInit+0x132>
      Error_Handler();
 80034e2:	f7ff fc5f 	bl	8002da4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a28      	ldr	r2, [pc, #160]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034ea:	66da      	str	r2, [r3, #108]	; 0x6c
 80034ec:	4a27      	ldr	r2, [pc, #156]	; (800358c <HAL_UART_MspInit+0x1d8>)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80034f2:	4b28      	ldr	r3, [pc, #160]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 80034f4:	4a28      	ldr	r2, [pc, #160]	; (8003598 <HAL_UART_MspInit+0x1e4>)
 80034f6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80034f8:	4b26      	ldr	r3, [pc, #152]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 80034fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034fe:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003500:	4b24      	ldr	r3, [pc, #144]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003502:	2240      	movs	r2, #64	; 0x40
 8003504:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003506:	4b23      	ldr	r3, [pc, #140]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003508:	2200      	movs	r2, #0
 800350a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800350c:	4b21      	ldr	r3, [pc, #132]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 800350e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003512:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003514:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003516:	2200      	movs	r2, #0
 8003518:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800351a:	4b1e      	ldr	r3, [pc, #120]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 800351c:	2200      	movs	r2, #0
 800351e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003520:	4b1c      	ldr	r3, [pc, #112]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003522:	2200      	movs	r2, #0
 8003524:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003526:	4b1b      	ldr	r3, [pc, #108]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003528:	2200      	movs	r2, #0
 800352a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800352c:	4b19      	ldr	r3, [pc, #100]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 800352e:	2204      	movs	r2, #4
 8003530:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003532:	4b18      	ldr	r3, [pc, #96]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003534:	2203      	movs	r2, #3
 8003536:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003538:	4b16      	ldr	r3, [pc, #88]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 800353a:	2200      	movs	r2, #0
 800353c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800353e:	4b15      	ldr	r3, [pc, #84]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003540:	2200      	movs	r2, #0
 8003542:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003544:	4813      	ldr	r0, [pc, #76]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003546:	f001 f833 	bl	80045b0 <HAL_DMA_Init>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8003550:	f7ff fc28 	bl	8002da4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a0f      	ldr	r2, [pc, #60]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 8003558:	669a      	str	r2, [r3, #104]	; 0x68
 800355a:	4a0e      	ldr	r2, [pc, #56]	; (8003594 <HAL_UART_MspInit+0x1e0>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003560:	2200      	movs	r2, #0
 8003562:	2100      	movs	r1, #0
 8003564:	2026      	movs	r0, #38	; 0x26
 8003566:	f000 ffec 	bl	8004542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800356a:	2026      	movs	r0, #38	; 0x26
 800356c:	f001 f805 	bl	800457a <HAL_NVIC_EnableIRQ>
}
 8003570:	bf00      	nop
 8003572:	3730      	adds	r7, #48	; 0x30
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40005000 	.word	0x40005000
 800357c:	40023800 	.word	0x40023800
 8003580:	40020400 	.word	0x40020400
 8003584:	40004400 	.word	0x40004400
 8003588:	40020000 	.word	0x40020000
 800358c:	20004228 	.word	0x20004228
 8003590:	40026088 	.word	0x40026088
 8003594:	20004480 	.word	0x20004480
 8003598:	400260a0 	.word	0x400260a0

0800359c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80035a0:	f004 fa78 	bl	8007a94 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80035a4:	bf00      	nop
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ac:	e7fe      	b.n	80035ac <HardFault_Handler+0x4>

080035ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035ae:	b480      	push	{r7}
 80035b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035b2:	e7fe      	b.n	80035b2 <MemManage_Handler+0x4>

080035b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035b8:	e7fe      	b.n	80035b8 <BusFault_Handler+0x4>

080035ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035ba:	b480      	push	{r7}
 80035bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035be:	e7fe      	b.n	80035be <UsageFault_Handler+0x4>

080035c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035c4:	bf00      	nop
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035ce:	b480      	push	{r7}
 80035d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035e0:	bf00      	nop
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035ee:	f000 f9cd 	bl	800398c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035f2:	bf00      	nop
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80035fa:	f001 fb71 	bl	8004ce0 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003608:	4802      	ldr	r0, [pc, #8]	; (8003614 <DMA1_Stream5_IRQHandler+0x10>)
 800360a:	f001 f901 	bl	8004810 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800360e:	bf00      	nop
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	20004228 	.word	0x20004228

08003618 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <DMA1_Stream6_IRQHandler+0x10>)
 800361e:	f001 f8f7 	bl	8004810 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20004480 	.word	0x20004480

0800362c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003630:	4802      	ldr	r0, [pc, #8]	; (800363c <ADC_IRQHandler+0x10>)
 8003632:	f000 faf1 	bl	8003c18 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	20004438 	.word	0x20004438

08003640 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003644:	4802      	ldr	r0, [pc, #8]	; (8003650 <I2C1_EV_IRQHandler+0x10>)
 8003646:	f002 f8ff 	bl	8005848 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200042c8 	.word	0x200042c8

08003654 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003658:	4802      	ldr	r0, [pc, #8]	; (8003664 <USART2_IRQHandler+0x10>)
 800365a:	f007 f9bd 	bl	800a9d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20004600 	.word	0x20004600

08003668 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800366c:	4802      	ldr	r0, [pc, #8]	; (8003678 <UART5_IRQHandler+0x10>)
 800366e:	f007 f9b3 	bl	800a9d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	200043b0 	.word	0x200043b0

0800367c <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003680:	4802      	ldr	r0, [pc, #8]	; (800368c <QUADSPI_IRQHandler+0x10>)
 8003682:	f002 ff6b 	bl	800655c <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	2000469c 	.word	0x2000469c

08003690 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <_sbrk+0x50>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d102      	bne.n	80036a6 <_sbrk+0x16>
		heap_end = &end;
 80036a0:	4b0f      	ldr	r3, [pc, #60]	; (80036e0 <_sbrk+0x50>)
 80036a2:	4a10      	ldr	r2, [pc, #64]	; (80036e4 <_sbrk+0x54>)
 80036a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80036a6:	4b0e      	ldr	r3, [pc, #56]	; (80036e0 <_sbrk+0x50>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80036ac:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <_sbrk+0x50>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4413      	add	r3, r2
 80036b4:	466a      	mov	r2, sp
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d907      	bls.n	80036ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80036ba:	f00b fd45 	bl	800f148 <__errno>
 80036be:	4602      	mov	r2, r0
 80036c0:	230c      	movs	r3, #12
 80036c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80036c4:	f04f 33ff 	mov.w	r3, #4294967295
 80036c8:	e006      	b.n	80036d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80036ca:	4b05      	ldr	r3, [pc, #20]	; (80036e0 <_sbrk+0x50>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4413      	add	r3, r2
 80036d2:	4a03      	ldr	r2, [pc, #12]	; (80036e0 <_sbrk+0x50>)
 80036d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80036d6:	68fb      	ldr	r3, [r7, #12]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	20000f2c 	.word	0x20000f2c
 80036e4:	20004718 	.word	0x20004718

080036e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036ec:	4b08      	ldr	r3, [pc, #32]	; (8003710 <SystemInit+0x28>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f2:	4a07      	ldr	r2, [pc, #28]	; (8003710 <SystemInit+0x28>)
 80036f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <SystemInit+0x28>)
 80036fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003702:	609a      	str	r2, [r3, #8]
#endif
}
 8003704:	bf00      	nop
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = 0; //STA_NOINIT;
 800371e:	4b06      	ldr	r3, [pc, #24]	; (8003738 <USER_initialize+0x24>)
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
//	{       Stat &= ~STA_NOINIT;
//	}
//	else
//	{      // printf("DISK IO INIT ERROR \n");
//	}
    return Stat;
 8003724:	4b04      	ldr	r3, [pc, #16]	; (8003738 <USER_initialize+0x24>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800372a:	4618      	mov	r0, r3
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20000008 	.word	0x20000008

0800373c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
//      {
//        return HAL_ERROR;
//      }
//  }

  Stat = STA_NOINIT;
 8003746:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <USER_status+0x34>)
 8003748:	2201      	movs	r2, #1
 800374a:	701a      	strb	r2, [r3, #0]
  Stat &= ~STA_NOINIT;
 800374c:	4b08      	ldr	r3, [pc, #32]	; (8003770 <USER_status+0x34>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	b2da      	uxtb	r2, r3
 8003758:	4b05      	ldr	r3, [pc, #20]	; (8003770 <USER_status+0x34>)
 800375a:	701a      	strb	r2, [r3, #0]
  	return Stat;
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <USER_status+0x34>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8003762:	4618      	mov	r0, r3
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000008 	.word	0x20000008

08003774 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60b9      	str	r1, [r7, #8]
 800377c:	607a      	str	r2, [r7, #4]
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	4603      	mov	r3, r0
 8003782:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    	uint32_t SecAdd = sector * SECTOR_SIZE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	031b      	lsls	r3, r3, #12
 8003788:	617b      	str	r3, [r7, #20]
	uint32_t Size = count * SECTOR_SIZE;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	031b      	lsls	r3, r3, #12
 800378e:	613b      	str	r3, [r7, #16]
//uint8_t QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)        
	if(QSPI_Read((uint8_t*)buff, (uint32_t)SecAdd, (uint32_t) Size ) ==  HAL_OK)
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	6979      	ldr	r1, [r7, #20]
 8003794:	68b8      	ldr	r0, [r7, #8]
 8003796:	f7fd f95d 	bl	8000a54 <QSPI_Read>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <USER_read+0x30>
	{       return RES_OK;
 80037a0:	2300      	movs	r3, #0
 80037a2:	e000      	b.n	80037a6 <USER_read+0x32>
	}
	else
	{       //printf("DISK Read Error \n");
		return RES_ERROR;
 80037a4:	2301      	movs	r3, #1
	}
  /* USER CODE END READ */
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3718      	adds	r7, #24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
	...

080037b0 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	607a      	str	r2, [r7, #4]
 80037ba:	603b      	str	r3, [r7, #0]
 80037bc:	4603      	mov	r3, r0
 80037be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	DSector = sector;
 80037c0:	4a1a      	ldr	r2, [pc, #104]	; (800382c <USER_write+0x7c>)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6013      	str	r3, [r2, #0]
	SecAdd = sector * SECTOR_SIZE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	031b      	lsls	r3, r3, #12
 80037ca:	4a19      	ldr	r2, [pc, #100]	; (8003830 <USER_write+0x80>)
 80037cc:	6013      	str	r3, [r2, #0]
	Size = count * SECTOR_SIZE;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	031b      	lsls	r3, r3, #12
 80037d2:	4a18      	ldr	r2, [pc, #96]	; (8003834 <USER_write+0x84>)
 80037d4:	6013      	str	r3, [r2, #0]
	for(uint16_t i = 0; i< count; i++)
 80037d6:	2300      	movs	r3, #0
 80037d8:	82fb      	strh	r3, [r7, #22]
 80037da:	e010      	b.n	80037fe <USER_write+0x4e>
	{       if(QSPI_Erase_Sector4K(SecAdd + (i * SECTOR_SIZE)) != HAL_OK)
 80037dc:	8afb      	ldrh	r3, [r7, #22]
 80037de:	031b      	lsls	r3, r3, #12
 80037e0:	461a      	mov	r2, r3
 80037e2:	4b13      	ldr	r3, [pc, #76]	; (8003830 <USER_write+0x80>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4413      	add	r3, r2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7fd f861 	bl	80008b0 <QSPI_Erase_Sector4K>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <USER_write+0x48>
		{	// printf("DISK IO ERASE FAIL \n");
			return RES_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e014      	b.n	8003822 <USER_write+0x72>
	for(uint16_t i = 0; i< count; i++)
 80037f8:	8afb      	ldrh	r3, [r7, #22]
 80037fa:	3301      	adds	r3, #1
 80037fc:	82fb      	strh	r3, [r7, #22]
 80037fe:	8afb      	ldrh	r3, [r7, #22]
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d8ea      	bhi.n	80037dc <USER_write+0x2c>
		}
	}
     
	if(QSPI_Write((uint8_t *)buff, SecAdd, Size) != HAL_OK)
 8003806:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <USER_write+0x80>)
 8003808:	6819      	ldr	r1, [r3, #0]
 800380a:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <USER_write+0x84>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	461a      	mov	r2, r3
 8003810:	68b8      	ldr	r0, [r7, #8]
 8003812:	f7fd f88f 	bl	8000934 <QSPI_Write>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <USER_write+0x70>
	{       // printf("DISK IO WRITE FAIL \n");
		return RES_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <USER_write+0x72>
	}
  /* USER CODE HERE */
    return RES_OK;
 8003820:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8003822:	4618      	mov	r0, r3
 8003824:	3718      	adds	r7, #24
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	200046f0 	.word	0x200046f0
 8003830:	200046e8 	.word	0x200046e8
 8003834:	200046ec 	.word	0x200046ec

08003838 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	603a      	str	r2, [r7, #0]
 8003842:	71fb      	strb	r3, [r7, #7]
 8003844:	460b      	mov	r3, r1
 8003846:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	73fb      	strb	r3, [r7, #15]
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800384c:	4b1b      	ldr	r3, [pc, #108]	; (80038bc <USER_ioctl+0x84>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <USER_ioctl+0x26>
 800385a:	2303      	movs	r3, #3
 800385c:	e027      	b.n	80038ae <USER_ioctl+0x76>
  
  switch (cmd)
 800385e:	79bb      	ldrb	r3, [r7, #6]
 8003860:	2b03      	cmp	r3, #3
 8003862:	d821      	bhi.n	80038a8 <USER_ioctl+0x70>
 8003864:	a201      	add	r2, pc, #4	; (adr r2, 800386c <USER_ioctl+0x34>)
 8003866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386a:	bf00      	nop
 800386c:	0800387d 	.word	0x0800387d
 8003870:	08003883 	.word	0x08003883
 8003874:	08003891 	.word	0x08003891
 8003878:	0800389f 	.word	0x0800389f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
    break;
 8003880:	e014      	b.n	80038ac <USER_ioctl+0x74>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    *(DWORD*)buff = 4096; //SDRAM_DEVICE_SIZE / BLOCK_SIZE;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003888:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
    break;
 800388e:	e00d      	b.n	80038ac <USER_ioctl+0x74>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    *(WORD*)buff = SECTOR_SIZE;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003896:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	73fb      	strb	r3, [r7, #15]
    break;
 800389c:	e006      	b.n	80038ac <USER_ioctl+0x74>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = SECTOR_SIZE;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80038a4:	601a      	str	r2, [r3, #0]
    break;
 80038a6:	e001      	b.n	80038ac <USER_ioctl+0x74>
  
  default:
    res = RES_PARERR;
 80038a8:	2304      	movs	r3, #4
 80038aa:	73fb      	strb	r3, [r7, #15]
  }
	return res;
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000008 	.word	0x20000008

080038c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80038c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80038c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80038c6:	e003      	b.n	80038d0 <LoopCopyDataInit>

080038c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80038c8:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80038ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80038cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80038ce:	3104      	adds	r1, #4

080038d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80038d0:	480b      	ldr	r0, [pc, #44]	; (8003900 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80038d2:	4b0c      	ldr	r3, [pc, #48]	; (8003904 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80038d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80038d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80038d8:	d3f6      	bcc.n	80038c8 <CopyDataInit>
  ldr  r2, =_sbss
 80038da:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80038dc:	e002      	b.n	80038e4 <LoopFillZerobss>

080038de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80038de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80038e0:	f842 3b04 	str.w	r3, [r2], #4

080038e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80038e4:	4b09      	ldr	r3, [pc, #36]	; (800390c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80038e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80038e8:	d3f9      	bcc.n	80038de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80038ea:	f7ff fefd 	bl	80036e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038ee:	f00b fc31 	bl	800f154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038f2:	f7fe fb33 	bl	8001f5c <main>
  bx  lr    
 80038f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038f8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80038fc:	08013330 	.word	0x08013330
  ldr  r0, =_sdata
 8003900:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003904:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8003908:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800390c:	20004718 	.word	0x20004718

08003910 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003910:	e7fe      	b.n	8003910 <CAN1_RX0_IRQHandler>

08003912 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003916:	2003      	movs	r0, #3
 8003918:	f000 fe08 	bl	800452c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800391c:	2000      	movs	r0, #0
 800391e:	f000 f805 	bl	800392c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003922:	f7ff fa47 	bl	8002db4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003934:	4b12      	ldr	r3, [pc, #72]	; (8003980 <HAL_InitTick+0x54>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b12      	ldr	r3, [pc, #72]	; (8003984 <HAL_InitTick+0x58>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	4619      	mov	r1, r3
 800393e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003942:	fbb3 f3f1 	udiv	r3, r3, r1
 8003946:	fbb2 f3f3 	udiv	r3, r2, r3
 800394a:	4618      	mov	r0, r3
 800394c:	f000 fe23 	bl	8004596 <HAL_SYSTICK_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e00e      	b.n	8003978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b0f      	cmp	r3, #15
 800395e:	d80a      	bhi.n	8003976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003960:	2200      	movs	r2, #0
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	f04f 30ff 	mov.w	r0, #4294967295
 8003968:	f000 fdeb 	bl	8004542 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800396c:	4a06      	ldr	r2, [pc, #24]	; (8003988 <HAL_InitTick+0x5c>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	e000      	b.n	8003978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	20000004 	.word	0x20000004
 8003984:	20000024 	.word	0x20000024
 8003988:	20000020 	.word	0x20000020

0800398c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003990:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_IncTick+0x20>)
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <HAL_IncTick+0x24>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4413      	add	r3, r2
 800399c:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <HAL_IncTick+0x24>)
 800399e:	6013      	str	r3, [r2, #0]
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000024 	.word	0x20000024
 80039b0:	200046f4 	.word	0x200046f4

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_GetTick+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	200046f4 	.word	0x200046f4

080039cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d4:	f7ff ffee 	bl	80039b4 <HAL_GetTick>
 80039d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e4:	d005      	beq.n	80039f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039e6:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <HAL_Delay+0x40>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039f2:	bf00      	nop
 80039f4:	f7ff ffde 	bl	80039b4 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d8f7      	bhi.n	80039f4 <HAL_Delay+0x28>
  {
  }
}
 8003a04:	bf00      	nop
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20000024 	.word	0x20000024

08003a10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e031      	b.n	8003a8a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d109      	bne.n	8003a42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7ff f9ea 	bl	8002e08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d116      	bne.n	8003a7c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a52:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <HAL_ADC_Init+0x84>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	f043 0202 	orr.w	r2, r3, #2
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 fb90 	bl	8004184 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	f023 0303 	bic.w	r3, r3, #3
 8003a72:	f043 0201 	orr.w	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	641a      	str	r2, [r3, #64]	; 0x40
 8003a7a:	e001      	b.n	8003a80 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	ffffeefd 	.word	0xffffeefd

08003a98 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_ADC_Start+0x1a>
 8003aae:	2302      	movs	r3, #2
 8003ab0:	e0a0      	b.n	8003bf4 <HAL_ADC_Start+0x15c>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d018      	beq.n	8003afa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003ad8:	4b49      	ldr	r3, [pc, #292]	; (8003c00 <HAL_ADC_Start+0x168>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a49      	ldr	r2, [pc, #292]	; (8003c04 <HAL_ADC_Start+0x16c>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	0c9a      	lsrs	r2, r3, #18
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	4413      	add	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003aec:	e002      	b.n	8003af4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f9      	bne.n	8003aee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d174      	bne.n	8003bf2 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b0c:	4b3e      	ldr	r3, [pc, #248]	; (8003c08 <HAL_ADC_Start+0x170>)
 8003b0e:	4013      	ands	r3, r2
 8003b10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d007      	beq.n	8003b36 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b2e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b42:	d106      	bne.n	8003b52 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b48:	f023 0206 	bic.w	r2, r3, #6
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	645a      	str	r2, [r3, #68]	; 0x44
 8003b50:	e002      	b.n	8003b58 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003b68:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003b6a:	4b28      	ldr	r3, [pc, #160]	; (8003c0c <HAL_ADC_Start+0x174>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 031f 	and.w	r3, r3, #31
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10f      	bne.n	8003b96 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d136      	bne.n	8003bf2 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689a      	ldr	r2, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b92:	609a      	str	r2, [r3, #8]
 8003b94:	e02d      	b.n	8003bf2 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a1d      	ldr	r2, [pc, #116]	; (8003c10 <HAL_ADC_Start+0x178>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d10e      	bne.n	8003bbe <HAL_ADC_Start+0x126>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d107      	bne.n	8003bbe <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003bbc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003bbe:	4b13      	ldr	r3, [pc, #76]	; (8003c0c <HAL_ADC_Start+0x174>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d113      	bne.n	8003bf2 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a11      	ldr	r2, [pc, #68]	; (8003c14 <HAL_ADC_Start+0x17c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d10e      	bne.n	8003bf2 <HAL_ADC_Start+0x15a>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d107      	bne.n	8003bf2 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003bf0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	20000004 	.word	0x20000004
 8003c04:	431bde83 	.word	0x431bde83
 8003c08:	fffff8fe 	.word	0xfffff8fe
 8003c0c:	40012300 	.word	0x40012300
 8003c10:	40012000 	.word	0x40012000
 8003c14:	40012200 	.word	0x40012200

08003c18 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	2300      	movs	r3, #0
 8003c26:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	bf0c      	ite	eq
 8003c36:	2301      	moveq	r3, #1
 8003c38:	2300      	movne	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 0320 	and.w	r3, r3, #32
 8003c48:	2b20      	cmp	r3, #32
 8003c4a:	bf0c      	ite	eq
 8003c4c:	2301      	moveq	r3, #1
 8003c4e:	2300      	movne	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d049      	beq.n	8003cee <HAL_ADC_IRQHandler+0xd6>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d046      	beq.n	8003cee <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d12b      	bne.n	8003cde <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d127      	bne.n	8003cde <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c94:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d006      	beq.n	8003caa <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d119      	bne.n	8003cde <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0220 	bic.w	r2, r2, #32
 8003cb8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d105      	bne.n	8003cde <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	f043 0201 	orr.w	r2, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f8e8 	bl	8003eb4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f06f 0212 	mvn.w	r2, #18
 8003cec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	bf0c      	ite	eq
 8003cfc:	2301      	moveq	r3, #1
 8003cfe:	2300      	movne	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d0e:	2b80      	cmp	r3, #128	; 0x80
 8003d10:	bf0c      	ite	eq
 8003d12:	2301      	moveq	r3, #1
 8003d14:	2300      	movne	r3, #0
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d057      	beq.n	8003dd0 <HAL_ADC_IRQHandler+0x1b8>
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d054      	beq.n	8003dd0 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f003 0310 	and.w	r3, r3, #16
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d105      	bne.n	8003d3e <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d139      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d52:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d006      	beq.n	8003d68 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d12b      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d124      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d11d      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d119      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d9a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d105      	bne.n	8003dc0 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	f043 0201 	orr.w	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 fad9 	bl	8004378 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f06f 020c 	mvn.w	r2, #12
 8003dce:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	bf0c      	ite	eq
 8003dde:	2301      	moveq	r3, #1
 8003de0:	2300      	movne	r3, #0
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	bf0c      	ite	eq
 8003df4:	2301      	moveq	r3, #1
 8003df6:	2300      	movne	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d017      	beq.n	8003e32 <HAL_ADC_IRQHandler+0x21a>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d014      	beq.n	8003e32 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d10d      	bne.n	8003e32 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f850 	bl	8003ec8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0201 	mvn.w	r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	bf0c      	ite	eq
 8003e40:	2301      	moveq	r3, #1
 8003e42:	2300      	movne	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e56:	bf0c      	ite	eq
 8003e58:	2301      	moveq	r3, #1
 8003e5a:	2300      	movne	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d015      	beq.n	8003e92 <HAL_ADC_IRQHandler+0x27a>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d012      	beq.n	8003e92 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e70:	f043 0202 	orr.w	r2, r3, #2
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f06f 0220 	mvn.w	r2, #32
 8003e80:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f82a 	bl	8003edc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f06f 0220 	mvn.w	r2, #32
 8003e90:	601a      	str	r2, [r3, #0]
  }
}
 8003e92:	bf00      	nop
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x1c>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e12a      	b.n	8004162 <HAL_ADC_ConfigChannel+0x272>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b09      	cmp	r3, #9
 8003f1a:	d93a      	bls.n	8003f92 <HAL_ADC_ConfigChannel+0xa2>
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f24:	d035      	beq.n	8003f92 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68d9      	ldr	r1, [r3, #12]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	461a      	mov	r2, r3
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	3b1e      	subs	r3, #30
 8003f3c:	2207      	movs	r2, #7
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	43da      	mvns	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	400a      	ands	r2, r1
 8003f4a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a87      	ldr	r2, [pc, #540]	; (8004170 <HAL_ADC_ConfigChannel+0x280>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d10a      	bne.n	8003f6c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68d9      	ldr	r1, [r3, #12]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	061a      	lsls	r2, r3, #24
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f6a:	e035      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68d9      	ldr	r1, [r3, #12]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	4603      	mov	r3, r0
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	4403      	add	r3, r0
 8003f84:	3b1e      	subs	r3, #30
 8003f86:	409a      	lsls	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f90:	e022      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6919      	ldr	r1, [r3, #16]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	4413      	add	r3, r2
 8003fa6:	2207      	movs	r2, #7
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	43da      	mvns	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	400a      	ands	r2, r1
 8003fb4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6919      	ldr	r1, [r3, #16]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	4603      	mov	r3, r0
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4403      	add	r3, r0
 8003fce:	409a      	lsls	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b06      	cmp	r3, #6
 8003fde:	d824      	bhi.n	800402a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	4613      	mov	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	3b05      	subs	r3, #5
 8003ff2:	221f      	movs	r2, #31
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43da      	mvns	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	400a      	ands	r2, r1
 8004000:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	b29b      	uxth	r3, r3
 800400e:	4618      	mov	r0, r3
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	3b05      	subs	r3, #5
 800401c:	fa00 f203 	lsl.w	r2, r0, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	430a      	orrs	r2, r1
 8004026:	635a      	str	r2, [r3, #52]	; 0x34
 8004028:	e04c      	b.n	80040c4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b0c      	cmp	r3, #12
 8004030:	d824      	bhi.n	800407c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	3b23      	subs	r3, #35	; 0x23
 8004044:	221f      	movs	r2, #31
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	43da      	mvns	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	400a      	ands	r2, r1
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	b29b      	uxth	r3, r3
 8004060:	4618      	mov	r0, r3
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	4613      	mov	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	3b23      	subs	r3, #35	; 0x23
 800406e:	fa00 f203 	lsl.w	r2, r0, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
 800407a:	e023      	b.n	80040c4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	3b41      	subs	r3, #65	; 0x41
 800408e:	221f      	movs	r2, #31
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	43da      	mvns	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	400a      	ands	r2, r1
 800409c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	4618      	mov	r0, r3
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	3b41      	subs	r3, #65	; 0x41
 80040b8:	fa00 f203 	lsl.w	r2, r0, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a2a      	ldr	r2, [pc, #168]	; (8004174 <HAL_ADC_ConfigChannel+0x284>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d10a      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x1f4>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040d6:	d105      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80040d8:	4b27      	ldr	r3, [pc, #156]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	4a26      	ldr	r2, [pc, #152]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 80040de:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80040e2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a22      	ldr	r2, [pc, #136]	; (8004174 <HAL_ADC_ConfigChannel+0x284>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d109      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x212>
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b12      	cmp	r3, #18
 80040f4:	d105      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80040f6:	4b20      	ldr	r3, [pc, #128]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	4a1f      	ldr	r2, [pc, #124]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 80040fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004100:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a1b      	ldr	r2, [pc, #108]	; (8004174 <HAL_ADC_ConfigChannel+0x284>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d125      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x268>
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a17      	ldr	r2, [pc, #92]	; (8004170 <HAL_ADC_ConfigChannel+0x280>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d003      	beq.n	800411e <HAL_ADC_ConfigChannel+0x22e>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2b11      	cmp	r3, #17
 800411c:	d11c      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800411e:	4b16      	ldr	r3, [pc, #88]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	4a15      	ldr	r2, [pc, #84]	; (8004178 <HAL_ADC_ConfigChannel+0x288>)
 8004124:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004128:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a10      	ldr	r2, [pc, #64]	; (8004170 <HAL_ADC_ConfigChannel+0x280>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d111      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004134:	4b11      	ldr	r3, [pc, #68]	; (800417c <HAL_ADC_ConfigChannel+0x28c>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a11      	ldr	r2, [pc, #68]	; (8004180 <HAL_ADC_ConfigChannel+0x290>)
 800413a:	fba2 2303 	umull	r2, r3, r2, r3
 800413e:	0c9a      	lsrs	r2, r3, #18
 8004140:	4613      	mov	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4413      	add	r3, r2
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800414a:	e002      	b.n	8004152 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3b01      	subs	r3, #1
 8004150:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f9      	bne.n	800414c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	10000012 	.word	0x10000012
 8004174:	40012000 	.word	0x40012000
 8004178:	40012300 	.word	0x40012300
 800417c:	20000004 	.word	0x20000004
 8004180:	431bde83 	.word	0x431bde83

08004184 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800418c:	4b78      	ldr	r3, [pc, #480]	; (8004370 <ADC_Init+0x1ec>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a77      	ldr	r2, [pc, #476]	; (8004370 <ADC_Init+0x1ec>)
 8004192:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004196:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004198:	4b75      	ldr	r3, [pc, #468]	; (8004370 <ADC_Init+0x1ec>)
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4973      	ldr	r1, [pc, #460]	; (8004370 <ADC_Init+0x1ec>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	021a      	lsls	r2, r3, #8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80041d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6859      	ldr	r1, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004212:	4a58      	ldr	r2, [pc, #352]	; (8004374 <ADC_Init+0x1f0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d022      	beq.n	800425e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004226:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6899      	ldr	r1, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004248:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	6899      	ldr	r1, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	609a      	str	r2, [r3, #8]
 800425c:	e00f      	b.n	800427e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689a      	ldr	r2, [r3, #8]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800426c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800427c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0202 	bic.w	r2, r2, #2
 800428c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6899      	ldr	r1, [r3, #8]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	005a      	lsls	r2, r3, #1
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01b      	beq.n	80042e4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80042ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6859      	ldr	r1, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d6:	3b01      	subs	r3, #1
 80042d8:	035a      	lsls	r2, r3, #13
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	e007      	b.n	80042f4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042f2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004302:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	3b01      	subs	r3, #1
 8004310:	051a      	lsls	r2, r3, #20
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	430a      	orrs	r2, r1
 8004318:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004328:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6899      	ldr	r1, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004336:	025a      	lsls	r2, r3, #9
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689a      	ldr	r2, [r3, #8]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800434e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	6899      	ldr	r1, [r3, #8]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	029a      	lsls	r2, r3, #10
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	609a      	str	r2, [r3, #8]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	40012300 	.word	0x40012300
 8004374:	0f000001 	.word	0x0f000001

08004378 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f003 0307 	and.w	r3, r3, #7
 800439a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800439c:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <__NVIC_SetPriorityGrouping+0x40>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043a8:	4013      	ands	r3, r2
 80043aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80043b4:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <__NVIC_SetPriorityGrouping+0x44>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043ba:	4a04      	ldr	r2, [pc, #16]	; (80043cc <__NVIC_SetPriorityGrouping+0x40>)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	60d3      	str	r3, [r2, #12]
}
 80043c0:	bf00      	nop
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	e000ed00 	.word	0xe000ed00
 80043d0:	05fa0000 	.word	0x05fa0000

080043d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043d8:	4b04      	ldr	r3, [pc, #16]	; (80043ec <__NVIC_GetPriorityGrouping+0x18>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	0a1b      	lsrs	r3, r3, #8
 80043de:	f003 0307 	and.w	r3, r3, #7
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	e000ed00 	.word	0xe000ed00

080043f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	4603      	mov	r3, r0
 80043f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	db0b      	blt.n	800441a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	f003 021f 	and.w	r2, r3, #31
 8004408:	4907      	ldr	r1, [pc, #28]	; (8004428 <__NVIC_EnableIRQ+0x38>)
 800440a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800440e:	095b      	lsrs	r3, r3, #5
 8004410:	2001      	movs	r0, #1
 8004412:	fa00 f202 	lsl.w	r2, r0, r2
 8004416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	e000e100 	.word	0xe000e100

0800442c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	4603      	mov	r3, r0
 8004434:	6039      	str	r1, [r7, #0]
 8004436:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443c:	2b00      	cmp	r3, #0
 800443e:	db0a      	blt.n	8004456 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	b2da      	uxtb	r2, r3
 8004444:	490c      	ldr	r1, [pc, #48]	; (8004478 <__NVIC_SetPriority+0x4c>)
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	0112      	lsls	r2, r2, #4
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	440b      	add	r3, r1
 8004450:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004454:	e00a      	b.n	800446c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	b2da      	uxtb	r2, r3
 800445a:	4908      	ldr	r1, [pc, #32]	; (800447c <__NVIC_SetPriority+0x50>)
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	3b04      	subs	r3, #4
 8004464:	0112      	lsls	r2, r2, #4
 8004466:	b2d2      	uxtb	r2, r2
 8004468:	440b      	add	r3, r1
 800446a:	761a      	strb	r2, [r3, #24]
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	e000e100 	.word	0xe000e100
 800447c:	e000ed00 	.word	0xe000ed00

08004480 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004480:	b480      	push	{r7}
 8004482:	b089      	sub	sp, #36	; 0x24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f1c3 0307 	rsb	r3, r3, #7
 800449a:	2b04      	cmp	r3, #4
 800449c:	bf28      	it	cs
 800449e:	2304      	movcs	r3, #4
 80044a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	3304      	adds	r3, #4
 80044a6:	2b06      	cmp	r3, #6
 80044a8:	d902      	bls.n	80044b0 <NVIC_EncodePriority+0x30>
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	3b03      	subs	r3, #3
 80044ae:	e000      	b.n	80044b2 <NVIC_EncodePriority+0x32>
 80044b0:	2300      	movs	r3, #0
 80044b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044b4:	f04f 32ff 	mov.w	r2, #4294967295
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	43da      	mvns	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	401a      	ands	r2, r3
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044c8:	f04f 31ff 	mov.w	r1, #4294967295
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	fa01 f303 	lsl.w	r3, r1, r3
 80044d2:	43d9      	mvns	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044d8:	4313      	orrs	r3, r2
         );
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3724      	adds	r7, #36	; 0x24
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
	...

080044e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3b01      	subs	r3, #1
 80044f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044f8:	d301      	bcc.n	80044fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044fa:	2301      	movs	r3, #1
 80044fc:	e00f      	b.n	800451e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044fe:	4a0a      	ldr	r2, [pc, #40]	; (8004528 <SysTick_Config+0x40>)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3b01      	subs	r3, #1
 8004504:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004506:	210f      	movs	r1, #15
 8004508:	f04f 30ff 	mov.w	r0, #4294967295
 800450c:	f7ff ff8e 	bl	800442c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004510:	4b05      	ldr	r3, [pc, #20]	; (8004528 <SysTick_Config+0x40>)
 8004512:	2200      	movs	r2, #0
 8004514:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004516:	4b04      	ldr	r3, [pc, #16]	; (8004528 <SysTick_Config+0x40>)
 8004518:	2207      	movs	r2, #7
 800451a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	e000e010 	.word	0xe000e010

0800452c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7ff ff29 	bl	800438c <__NVIC_SetPriorityGrouping>
}
 800453a:	bf00      	nop
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004542:	b580      	push	{r7, lr}
 8004544:	b086      	sub	sp, #24
 8004546:	af00      	add	r7, sp, #0
 8004548:	4603      	mov	r3, r0
 800454a:	60b9      	str	r1, [r7, #8]
 800454c:	607a      	str	r2, [r7, #4]
 800454e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004550:	2300      	movs	r3, #0
 8004552:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004554:	f7ff ff3e 	bl	80043d4 <__NVIC_GetPriorityGrouping>
 8004558:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	68b9      	ldr	r1, [r7, #8]
 800455e:	6978      	ldr	r0, [r7, #20]
 8004560:	f7ff ff8e 	bl	8004480 <NVIC_EncodePriority>
 8004564:	4602      	mov	r2, r0
 8004566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800456a:	4611      	mov	r1, r2
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff ff5d 	bl	800442c <__NVIC_SetPriority>
}
 8004572:	bf00      	nop
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	4603      	mov	r3, r0
 8004582:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff ff31 	bl	80043f0 <__NVIC_EnableIRQ>
}
 800458e:	bf00      	nop
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b082      	sub	sp, #8
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff ffa2 	bl	80044e8 <SysTick_Config>
 80045a4:	4603      	mov	r3, r0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045bc:	f7ff f9fa 	bl	80039b4 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e099      	b.n	8004700 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 0201 	bic.w	r2, r2, #1
 80045ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045ec:	e00f      	b.n	800460e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045ee:	f7ff f9e1 	bl	80039b4 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b05      	cmp	r3, #5
 80045fa:	d908      	bls.n	800460e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2220      	movs	r2, #32
 8004600:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2203      	movs	r2, #3
 8004606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e078      	b.n	8004700 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1e8      	bne.n	80045ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	4b38      	ldr	r3, [pc, #224]	; (8004708 <HAL_DMA_Init+0x158>)
 8004628:	4013      	ands	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800463a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004646:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004652:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004664:	2b04      	cmp	r3, #4
 8004666:	d107      	bne.n	8004678 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004670:	4313      	orrs	r3, r2
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	4313      	orrs	r3, r2
 8004676:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f023 0307 	bic.w	r3, r3, #7
 800468e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	4313      	orrs	r3, r2
 8004698:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d117      	bne.n	80046d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00e      	beq.n	80046d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 fa99 	bl	8004bec <DMA_CheckFifoParam>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d008      	beq.n	80046d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2240      	movs	r2, #64	; 0x40
 80046c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046ce:	2301      	movs	r3, #1
 80046d0:	e016      	b.n	8004700 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 fa50 	bl	8004b80 <DMA_CalcBaseAndBitshift>
 80046e0:	4603      	mov	r3, r0
 80046e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e8:	223f      	movs	r2, #63	; 0x3f
 80046ea:	409a      	lsls	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3718      	adds	r7, #24
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	e010803f 	.word	0xe010803f

0800470c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800471a:	2300      	movs	r3, #0
 800471c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004722:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_DMA_Start_IT+0x26>
 800472e:	2302      	movs	r3, #2
 8004730:	e048      	b.n	80047c4 <HAL_DMA_Start_IT+0xb8>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b01      	cmp	r3, #1
 8004744:	d137      	bne.n	80047b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2202      	movs	r2, #2
 800474a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	68b9      	ldr	r1, [r7, #8]
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f9e2 	bl	8004b24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004764:	223f      	movs	r2, #63	; 0x3f
 8004766:	409a      	lsls	r2, r3
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0216 	orr.w	r2, r2, #22
 800477a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	695a      	ldr	r2, [r3, #20]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800478a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0208 	orr.w	r2, r2, #8
 80047a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	e005      	b.n	80047c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80047be:	2302      	movs	r3, #2
 80047c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3718      	adds	r7, #24
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d004      	beq.n	80047ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2280      	movs	r2, #128	; 0x80
 80047e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e00c      	b.n	8004804 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2205      	movs	r2, #5
 80047ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0201 	bic.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800481c:	4b92      	ldr	r3, [pc, #584]	; (8004a68 <HAL_DMA_IRQHandler+0x258>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a92      	ldr	r2, [pc, #584]	; (8004a6c <HAL_DMA_IRQHandler+0x25c>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	0a9b      	lsrs	r3, r3, #10
 8004828:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800483a:	2208      	movs	r2, #8
 800483c:	409a      	lsls	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4013      	ands	r3, r2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d01a      	beq.n	800487c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d013      	beq.n	800487c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0204 	bic.w	r2, r2, #4
 8004862:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004868:	2208      	movs	r2, #8
 800486a:	409a      	lsls	r2, r3
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004874:	f043 0201 	orr.w	r2, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004880:	2201      	movs	r2, #1
 8004882:	409a      	lsls	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4013      	ands	r3, r2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d012      	beq.n	80048b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00b      	beq.n	80048b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800489e:	2201      	movs	r2, #1
 80048a0:	409a      	lsls	r2, r3
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048aa:	f043 0202 	orr.w	r2, r3, #2
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b6:	2204      	movs	r2, #4
 80048b8:	409a      	lsls	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4013      	ands	r3, r2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d012      	beq.n	80048e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00b      	beq.n	80048e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d4:	2204      	movs	r2, #4
 80048d6:	409a      	lsls	r2, r3
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e0:	f043 0204 	orr.w	r2, r3, #4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ec:	2210      	movs	r2, #16
 80048ee:	409a      	lsls	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d043      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b00      	cmp	r3, #0
 8004904:	d03c      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800490a:	2210      	movs	r2, #16
 800490c:	409a      	lsls	r2, r3
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d018      	beq.n	8004952 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d108      	bne.n	8004940 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004932:	2b00      	cmp	r3, #0
 8004934:	d024      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	4798      	blx	r3
 800493e:	e01f      	b.n	8004980 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01b      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	4798      	blx	r3
 8004950:	e016      	b.n	8004980 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0208 	bic.w	r2, r2, #8
 800496e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004984:	2220      	movs	r2, #32
 8004986:	409a      	lsls	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 808e 	beq.w	8004aae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8086 	beq.w	8004aae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a6:	2220      	movs	r2, #32
 80049a8:	409a      	lsls	r2, r3
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b05      	cmp	r3, #5
 80049b8:	d136      	bne.n	8004a28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0216 	bic.w	r2, r2, #22
 80049c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695a      	ldr	r2, [r3, #20]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <HAL_DMA_IRQHandler+0x1da>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d007      	beq.n	80049fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 0208 	bic.w	r2, r2, #8
 80049f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049fe:	223f      	movs	r2, #63	; 0x3f
 8004a00:	409a      	lsls	r2, r3
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d07d      	beq.n	8004b1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	4798      	blx	r3
        }
        return;
 8004a26:	e078      	b.n	8004b1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d01c      	beq.n	8004a70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d108      	bne.n	8004a56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d030      	beq.n	8004aae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	4798      	blx	r3
 8004a54:	e02b      	b.n	8004aae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d027      	beq.n	8004aae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	4798      	blx	r3
 8004a66:	e022      	b.n	8004aae <HAL_DMA_IRQHandler+0x29e>
 8004a68:	20000004 	.word	0x20000004
 8004a6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10f      	bne.n	8004a9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0210 	bic.w	r2, r2, #16
 8004a8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d032      	beq.n	8004b1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d022      	beq.n	8004b08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2205      	movs	r2, #5
 8004ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0201 	bic.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	3301      	adds	r3, #1
 8004ade:	60bb      	str	r3, [r7, #8]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d307      	bcc.n	8004af6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1f2      	bne.n	8004ada <HAL_DMA_IRQHandler+0x2ca>
 8004af4:	e000      	b.n	8004af8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004af6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	4798      	blx	r3
 8004b18:	e000      	b.n	8004b1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8004b1a:	bf00      	nop
    }
  }
}
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop

08004b24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	2b40      	cmp	r3, #64	; 0x40
 8004b50:	d108      	bne.n	8004b64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b62:	e007      	b.n	8004b74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	60da      	str	r2, [r3, #12]
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	3b10      	subs	r3, #16
 8004b90:	4a13      	ldr	r2, [pc, #76]	; (8004be0 <DMA_CalcBaseAndBitshift+0x60>)
 8004b92:	fba2 2303 	umull	r2, r3, r2, r3
 8004b96:	091b      	lsrs	r3, r3, #4
 8004b98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b9a:	4a12      	ldr	r2, [pc, #72]	; (8004be4 <DMA_CalcBaseAndBitshift+0x64>)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d908      	bls.n	8004bc0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	4b0c      	ldr	r3, [pc, #48]	; (8004be8 <DMA_CalcBaseAndBitshift+0x68>)
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	1d1a      	adds	r2, r3, #4
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	659a      	str	r2, [r3, #88]	; 0x58
 8004bbe:	e006      	b.n	8004bce <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	4b08      	ldr	r3, [pc, #32]	; (8004be8 <DMA_CalcBaseAndBitshift+0x68>)
 8004bc8:	4013      	ands	r3, r2
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	aaaaaaab 	.word	0xaaaaaaab
 8004be4:	08012c04 	.word	0x08012c04
 8004be8:	fffffc00 	.word	0xfffffc00

08004bec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d11f      	bne.n	8004c46 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d855      	bhi.n	8004cb8 <DMA_CheckFifoParam+0xcc>
 8004c0c:	a201      	add	r2, pc, #4	; (adr r2, 8004c14 <DMA_CheckFifoParam+0x28>)
 8004c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c12:	bf00      	nop
 8004c14:	08004c25 	.word	0x08004c25
 8004c18:	08004c37 	.word	0x08004c37
 8004c1c:	08004c25 	.word	0x08004c25
 8004c20:	08004cb9 	.word	0x08004cb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d045      	beq.n	8004cbc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c34:	e042      	b.n	8004cbc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c3e:	d13f      	bne.n	8004cc0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c44:	e03c      	b.n	8004cc0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c4e:	d121      	bne.n	8004c94 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b03      	cmp	r3, #3
 8004c54:	d836      	bhi.n	8004cc4 <DMA_CheckFifoParam+0xd8>
 8004c56:	a201      	add	r2, pc, #4	; (adr r2, 8004c5c <DMA_CheckFifoParam+0x70>)
 8004c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5c:	08004c6d 	.word	0x08004c6d
 8004c60:	08004c73 	.word	0x08004c73
 8004c64:	08004c6d 	.word	0x08004c6d
 8004c68:	08004c85 	.word	0x08004c85
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c70:	e02f      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d024      	beq.n	8004cc8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c82:	e021      	b.n	8004cc8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c8c:	d11e      	bne.n	8004ccc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c92:	e01b      	b.n	8004ccc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d902      	bls.n	8004ca0 <DMA_CheckFifoParam+0xb4>
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	d003      	beq.n	8004ca6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c9e:	e018      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ca4:	e015      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004caa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00e      	beq.n	8004cd0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	73fb      	strb	r3, [r7, #15]
      break;
 8004cb6:	e00b      	b.n	8004cd0 <DMA_CheckFifoParam+0xe4>
      break;
 8004cb8:	bf00      	nop
 8004cba:	e00a      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cbc:	bf00      	nop
 8004cbe:	e008      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cc0:	bf00      	nop
 8004cc2:	e006      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cc4:	bf00      	nop
 8004cc6:	e004      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cc8:	bf00      	nop
 8004cca:	e002      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;   
 8004ccc:	bf00      	nop
 8004cce:	e000      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cd0:	bf00      	nop
    }
  } 
  
  return status; 
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
  uint32_t temp = 0;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	607b      	str	r3, [r7, #4]
  
  /* If the program operation is completed, disable the PG Bit */
  FLASH->CR &= (~FLASH_CR_PG);
 8004cea:	4b52      	ldr	r3, [pc, #328]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	4a51      	ldr	r2, [pc, #324]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004cf0:	f023 0301 	bic.w	r3, r3, #1
 8004cf4:	6113      	str	r3, [r2, #16]

  /* If the erase operation is completed, disable the SER Bit */
  FLASH->CR &= (~FLASH_CR_SER);
 8004cf6:	4b4f      	ldr	r3, [pc, #316]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	4a4e      	ldr	r2, [pc, #312]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004cfc:	f023 0302 	bic.w	r3, r3, #2
 8004d00:	6113      	str	r3, [r2, #16]
  FLASH->CR &= SECTOR_MASK; 
 8004d02:	4b4c      	ldr	r3, [pc, #304]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	4a4b      	ldr	r2, [pc, #300]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d08:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004d0c:	6113      	str	r3, [r2, #16]

  /* if the erase operation is completed, disable the MER Bit */
  FLASH->CR &= (~FLASH_MER_BIT);
 8004d0e:	4b49      	ldr	r3, [pc, #292]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d10:	691a      	ldr	r2, [r3, #16]
 8004d12:	4948      	ldr	r1, [pc, #288]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d14:	4b48      	ldr	r3, [pc, #288]	; (8004e38 <HAL_FLASH_IRQHandler+0x158>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	610b      	str	r3, [r1, #16]

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004d1a:	4b46      	ldr	r3, [pc, #280]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d046      	beq.n	8004db4 <HAL_FLASH_IRQHandler+0xd4>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d26:	4b43      	ldr	r3, [pc, #268]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	60da      	str	r2, [r3, #12]
    
    switch (pFlash.ProcedureOnGoing)
 8004d2c:	4b43      	ldr	r3, [pc, #268]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d02e      	beq.n	8004d94 <HAL_FLASH_IRQHandler+0xb4>
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d033      	beq.n	8004da2 <HAL_FLASH_IRQHandler+0xc2>
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d000      	beq.n	8004d40 <HAL_FLASH_IRQHandler+0x60>
        /* Programming procedure is completed */
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
        break;
      }
      default :
        break;
 8004d3e:	e03a      	b.n	8004db6 <HAL_FLASH_IRQHandler+0xd6>
        pFlash.NbSectorsToErase--;
 8004d40:	4b3e      	ldr	r3, [pc, #248]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	4a3d      	ldr	r2, [pc, #244]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d48:	6053      	str	r3, [r2, #4]
        if(pFlash.NbSectorsToErase != 0)
 8004d4a:	4b3c      	ldr	r3, [pc, #240]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d013      	beq.n	8004d7a <HAL_FLASH_IRQHandler+0x9a>
          temp = pFlash.Sector;
 8004d52:	4b3a      	ldr	r3, [pc, #232]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	607b      	str	r3, [r7, #4]
          HAL_FLASH_EndOfOperationCallback(temp);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f871 	bl	8004e40 <HAL_FLASH_EndOfOperationCallback>
          temp = ++pFlash.Sector;
 8004d5e:	4b37      	ldr	r3, [pc, #220]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	3301      	adds	r3, #1
 8004d64:	4a35      	ldr	r2, [pc, #212]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d66:	60d3      	str	r3, [r2, #12]
 8004d68:	607b      	str	r3, [r7, #4]
          FLASH_Erase_Sector(temp, pFlash.VoltageForErase);
 8004d6a:	4b34      	ldr	r3, [pc, #208]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d6c:	7a1b      	ldrb	r3, [r3, #8]
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	4619      	mov	r1, r3
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8c2 	bl	8004efc <FLASH_Erase_Sector>
        break;
 8004d78:	e01d      	b.n	8004db6 <HAL_FLASH_IRQHandler+0xd6>
          pFlash.Sector = temp = 0xFFFFFFFFU;
 8004d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7e:	607b      	str	r3, [r7, #4]
 8004d80:	4a2e      	ldr	r2, [pc, #184]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	60d3      	str	r3, [r2, #12]
          HAL_FLASH_EndOfOperationCallback(temp);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f85a 	bl	8004e40 <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004d8c:	4b2b      	ldr	r3, [pc, #172]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]
        break;
 8004d92:	e010      	b.n	8004db6 <HAL_FLASH_IRQHandler+0xd6>
        HAL_FLASH_EndOfOperationCallback(0);
 8004d94:	2000      	movs	r0, #0
 8004d96:	f000 f853 	bl	8004e40 <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004d9a:	4b28      	ldr	r3, [pc, #160]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	701a      	strb	r2, [r3, #0]
        break;
 8004da0:	e009      	b.n	8004db6 <HAL_FLASH_IRQHandler+0xd6>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004da2:	4b26      	ldr	r3, [pc, #152]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 f84a 	bl	8004e40 <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004dac:	4b23      	ldr	r3, [pc, #140]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	701a      	strb	r2, [r3, #0]
        break;
 8004db2:	e000      	b.n	8004db6 <HAL_FLASH_IRQHandler+0xd6>
    }
  }
 8004db4:	bf00      	nop
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8004db6:	4b1f      	ldr	r3, [pc, #124]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d020      	beq.n	8004e04 <HAL_FLASH_IRQHandler+0x124>
  {
    switch (pFlash.ProcedureOnGoing)
 8004dc2:	4b1e      	ldr	r3, [pc, #120]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d00c      	beq.n	8004de6 <HAL_FLASH_IRQHandler+0x106>
 8004dcc:	2b03      	cmp	r3, #3
 8004dce:	d00d      	beq.n	8004dec <HAL_FLASH_IRQHandler+0x10c>
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d000      	beq.n	8004dd6 <HAL_FLASH_IRQHandler+0xf6>
        /*return the faulty address*/
        temp = pFlash.Address;
        break;
      }
    default :
      break;
 8004dd4:	e00e      	b.n	8004df4 <HAL_FLASH_IRQHandler+0x114>
        temp = pFlash.Sector;
 8004dd6:	4b19      	ldr	r3, [pc, #100]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	607b      	str	r3, [r7, #4]
        pFlash.Sector = 0xFFFFFFFFU;
 8004ddc:	4b17      	ldr	r3, [pc, #92]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004dde:	f04f 32ff 	mov.w	r2, #4294967295
 8004de2:	60da      	str	r2, [r3, #12]
        break;
 8004de4:	e006      	b.n	8004df4 <HAL_FLASH_IRQHandler+0x114>
        temp = 0;
 8004de6:	2300      	movs	r3, #0
 8004de8:	607b      	str	r3, [r7, #4]
        break;
 8004dea:	e003      	b.n	8004df4 <HAL_FLASH_IRQHandler+0x114>
        temp = pFlash.Address;
 8004dec:	4b13      	ldr	r3, [pc, #76]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	607b      	str	r3, [r7, #4]
        break;
 8004df2:	bf00      	nop
    }
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004df4:	f000 f838 	bl	8004e68 <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(temp);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f82b 	bl	8004e54 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004dfe:	4b0f      	ldr	r3, [pc, #60]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	701a      	strb	r2, [r3, #0]
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004e04:	4b0d      	ldr	r3, [pc, #52]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10e      	bne.n	8004e2c <HAL_FLASH_IRQHandler+0x14c>
  {
    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004e0e:	4b09      	ldr	r3, [pc, #36]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	4a08      	ldr	r2, [pc, #32]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004e14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e18:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8004e1a:	4b06      	ldr	r3, [pc, #24]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	4a05      	ldr	r2, [pc, #20]	; (8004e34 <HAL_FLASH_IRQHandler+0x154>)
 8004e20:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004e24:	6113      	str	r3, [r2, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004e26:	4b05      	ldr	r3, [pc, #20]	; (8004e3c <HAL_FLASH_IRQHandler+0x15c>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	751a      	strb	r2, [r3, #20]
  }
  
}
 8004e2c:	bf00      	nop
 8004e2e:	3708      	adds	r7, #8
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40023c00 	.word	0x40023c00
 8004e38:	ffff7ffb 	.word	0xffff7ffb
 8004e3c:	200046f8 	.word	0x200046f8

08004e40 <HAL_FLASH_EndOfOperationCallback>:
  *                 - Program      : Address which was selected for data program
  *                 - Mass Erase   : No return value expected
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
  */ 
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_FLASH_OperationErrorCallback>:
  *                 - Program      : Address which was selected for data program
  *                 - Mass Erase   : No return value expected
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004e6c:	4b21      	ldr	r3, [pc, #132]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d005      	beq.n	8004e84 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004e78:	4b1f      	ldr	r3, [pc, #124]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	f043 0320 	orr.w	r3, r3, #32
 8004e80:	4a1d      	ldr	r2, [pc, #116]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004e82:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004e84:	4b1b      	ldr	r3, [pc, #108]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	f003 0310 	and.w	r3, r3, #16
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d005      	beq.n	8004e9c <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004e90:	4b19      	ldr	r3, [pc, #100]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	f043 0310 	orr.w	r3, r3, #16
 8004e98:	4a17      	ldr	r2, [pc, #92]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004e9a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004e9c:	4b15      	ldr	r3, [pc, #84]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004ea8:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	f043 0308 	orr.w	r3, r3, #8
 8004eb0:	4a11      	ldr	r2, [pc, #68]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004eb2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004eb4:	4b0f      	ldr	r3, [pc, #60]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d005      	beq.n	8004ecc <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004ec0:	4b0d      	ldr	r3, [pc, #52]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	f043 0304 	orr.w	r3, r3, #4
 8004ec8:	4a0b      	ldr	r2, [pc, #44]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004eca:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8004ecc:	4b09      	ldr	r3, [pc, #36]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d005      	beq.n	8004ee4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8004ed8:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	f043 0302 	orr.w	r3, r3, #2
 8004ee0:	4a05      	ldr	r2, [pc, #20]	; (8004ef8 <FLASH_SetErrorCode+0x90>)
 8004ee2:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8004ee4:	4b03      	ldr	r3, [pc, #12]	; (8004ef4 <FLASH_SetErrorCode+0x8c>)
 8004ee6:	22f2      	movs	r2, #242	; 0xf2
 8004ee8:	60da      	str	r2, [r3, #12]
}
 8004eea:	bf00      	nop
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr
 8004ef4:	40023c00 	.word	0x40023c00
 8004ef8:	200046f8 	.word	0x200046f8

08004efc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004f0c:	78fb      	ldrb	r3, [r7, #3]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d102      	bne.n	8004f18 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004f12:	2300      	movs	r3, #0
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	e010      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d103      	bne.n	8004f26 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004f1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e009      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004f26:	78fb      	ldrb	r3, [r7, #3]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d103      	bne.n	8004f34 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	e002      	b.n	8004f3a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004f34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f38:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b0b      	cmp	r3, #11
 8004f3e:	d902      	bls.n	8004f46 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	3304      	adds	r3, #4
 8004f44:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8004f46:	4b14      	ldr	r3, [pc, #80]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	4a13      	ldr	r2, [pc, #76]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004f52:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f54:	691a      	ldr	r2, [r3, #16]
 8004f56:	4910      	ldr	r1, [pc, #64]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004f5e:	4b0e      	ldr	r3, [pc, #56]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	4a0d      	ldr	r2, [pc, #52]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f64:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004f68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004f6a:	4b0b      	ldr	r3, [pc, #44]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f6c:	691a      	ldr	r2, [r3, #16]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	4313      	orrs	r3, r2
 8004f74:	4a08      	ldr	r2, [pc, #32]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f76:	f043 0302 	orr.w	r3, r3, #2
 8004f7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004f7c:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	4a05      	ldr	r2, [pc, #20]	; (8004f98 <FLASH_Erase_Sector+0x9c>)
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f86:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8004f88:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8004f8c:	bf00      	nop
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	40023c00 	.word	0x40023c00

08004f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b089      	sub	sp, #36	; 0x24
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004faa:	2300      	movs	r3, #0
 8004fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
 8004fba:	e175      	b.n	80052a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	f040 8164 	bne.w	80052a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d00b      	beq.n	8004ffa <HAL_GPIO_Init+0x5e>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d007      	beq.n	8004ffa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fee:	2b11      	cmp	r3, #17
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	2b12      	cmp	r3, #18
 8004ff8:	d130      	bne.n	800505c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	2203      	movs	r2, #3
 8005006:	fa02 f303 	lsl.w	r3, r2, r3
 800500a:	43db      	mvns	r3, r3
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	4013      	ands	r3, r2
 8005010:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68da      	ldr	r2, [r3, #12]
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	69ba      	ldr	r2, [r7, #24]
 8005020:	4313      	orrs	r3, r2
 8005022:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005030:	2201      	movs	r2, #1
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	43db      	mvns	r3, r3
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4013      	ands	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	091b      	lsrs	r3, r3, #4
 8005046:	f003 0201 	and.w	r2, r3, #1
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	4313      	orrs	r3, r2
 8005054:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	2203      	movs	r2, #3
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	43db      	mvns	r3, r3
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4013      	ands	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	4313      	orrs	r3, r2
 8005084:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b02      	cmp	r3, #2
 8005092:	d003      	beq.n	800509c <HAL_GPIO_Init+0x100>
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	2b12      	cmp	r3, #18
 800509a:	d123      	bne.n	80050e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	08da      	lsrs	r2, r3, #3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3208      	adds	r2, #8
 80050a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	220f      	movs	r2, #15
 80050b4:	fa02 f303 	lsl.w	r3, r2, r3
 80050b8:	43db      	mvns	r3, r3
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	4013      	ands	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	691a      	ldr	r2, [r3, #16]
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	08da      	lsrs	r2, r3, #3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3208      	adds	r2, #8
 80050de:	69b9      	ldr	r1, [r7, #24]
 80050e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	2203      	movs	r2, #3
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	43db      	mvns	r3, r3
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4013      	ands	r3, r2
 80050fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f003 0203 	and.w	r2, r3, #3
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	005b      	lsls	r3, r3, #1
 8005108:	fa02 f303 	lsl.w	r3, r2, r3
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	4313      	orrs	r3, r2
 8005110:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 80be 	beq.w	80052a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005126:	4b65      	ldr	r3, [pc, #404]	; (80052bc <HAL_GPIO_Init+0x320>)
 8005128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512a:	4a64      	ldr	r2, [pc, #400]	; (80052bc <HAL_GPIO_Init+0x320>)
 800512c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005130:	6453      	str	r3, [r2, #68]	; 0x44
 8005132:	4b62      	ldr	r3, [pc, #392]	; (80052bc <HAL_GPIO_Init+0x320>)
 8005134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800513a:	60fb      	str	r3, [r7, #12]
 800513c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800513e:	4a60      	ldr	r2, [pc, #384]	; (80052c0 <HAL_GPIO_Init+0x324>)
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	089b      	lsrs	r3, r3, #2
 8005144:	3302      	adds	r3, #2
 8005146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800514a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	220f      	movs	r2, #15
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	43db      	mvns	r3, r3
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	4013      	ands	r3, r2
 8005160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a57      	ldr	r2, [pc, #348]	; (80052c4 <HAL_GPIO_Init+0x328>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d037      	beq.n	80051da <HAL_GPIO_Init+0x23e>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a56      	ldr	r2, [pc, #344]	; (80052c8 <HAL_GPIO_Init+0x32c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d031      	beq.n	80051d6 <HAL_GPIO_Init+0x23a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a55      	ldr	r2, [pc, #340]	; (80052cc <HAL_GPIO_Init+0x330>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d02b      	beq.n	80051d2 <HAL_GPIO_Init+0x236>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a54      	ldr	r2, [pc, #336]	; (80052d0 <HAL_GPIO_Init+0x334>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d025      	beq.n	80051ce <HAL_GPIO_Init+0x232>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a53      	ldr	r2, [pc, #332]	; (80052d4 <HAL_GPIO_Init+0x338>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d01f      	beq.n	80051ca <HAL_GPIO_Init+0x22e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a52      	ldr	r2, [pc, #328]	; (80052d8 <HAL_GPIO_Init+0x33c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d019      	beq.n	80051c6 <HAL_GPIO_Init+0x22a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a51      	ldr	r2, [pc, #324]	; (80052dc <HAL_GPIO_Init+0x340>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d013      	beq.n	80051c2 <HAL_GPIO_Init+0x226>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a50      	ldr	r2, [pc, #320]	; (80052e0 <HAL_GPIO_Init+0x344>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d00d      	beq.n	80051be <HAL_GPIO_Init+0x222>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a4f      	ldr	r2, [pc, #316]	; (80052e4 <HAL_GPIO_Init+0x348>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d007      	beq.n	80051ba <HAL_GPIO_Init+0x21e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a4e      	ldr	r2, [pc, #312]	; (80052e8 <HAL_GPIO_Init+0x34c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d101      	bne.n	80051b6 <HAL_GPIO_Init+0x21a>
 80051b2:	2309      	movs	r3, #9
 80051b4:	e012      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051b6:	230a      	movs	r3, #10
 80051b8:	e010      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051ba:	2308      	movs	r3, #8
 80051bc:	e00e      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051be:	2307      	movs	r3, #7
 80051c0:	e00c      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051c2:	2306      	movs	r3, #6
 80051c4:	e00a      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051c6:	2305      	movs	r3, #5
 80051c8:	e008      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051ca:	2304      	movs	r3, #4
 80051cc:	e006      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051ce:	2303      	movs	r3, #3
 80051d0:	e004      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051d2:	2302      	movs	r3, #2
 80051d4:	e002      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051d6:	2301      	movs	r3, #1
 80051d8:	e000      	b.n	80051dc <HAL_GPIO_Init+0x240>
 80051da:	2300      	movs	r3, #0
 80051dc:	69fa      	ldr	r2, [r7, #28]
 80051de:	f002 0203 	and.w	r2, r2, #3
 80051e2:	0092      	lsls	r2, r2, #2
 80051e4:	4093      	lsls	r3, r2
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80051ec:	4934      	ldr	r1, [pc, #208]	; (80052c0 <HAL_GPIO_Init+0x324>)
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	089b      	lsrs	r3, r3, #2
 80051f2:	3302      	adds	r3, #2
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051fa:	4b3c      	ldr	r3, [pc, #240]	; (80052ec <HAL_GPIO_Init+0x350>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	43db      	mvns	r3, r3
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	4013      	ands	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	4313      	orrs	r3, r2
 800521c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800521e:	4a33      	ldr	r2, [pc, #204]	; (80052ec <HAL_GPIO_Init+0x350>)
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005224:	4b31      	ldr	r3, [pc, #196]	; (80052ec <HAL_GPIO_Init+0x350>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	43db      	mvns	r3, r3
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4013      	ands	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	4313      	orrs	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005248:	4a28      	ldr	r2, [pc, #160]	; (80052ec <HAL_GPIO_Init+0x350>)
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800524e:	4b27      	ldr	r3, [pc, #156]	; (80052ec <HAL_GPIO_Init+0x350>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	43db      	mvns	r3, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4013      	ands	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005272:	4a1e      	ldr	r2, [pc, #120]	; (80052ec <HAL_GPIO_Init+0x350>)
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005278:	4b1c      	ldr	r3, [pc, #112]	; (80052ec <HAL_GPIO_Init+0x350>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	43db      	mvns	r3, r3
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	4013      	ands	r3, r2
 8005286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800529c:	4a13      	ldr	r2, [pc, #76]	; (80052ec <HAL_GPIO_Init+0x350>)
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	3301      	adds	r3, #1
 80052a6:	61fb      	str	r3, [r7, #28]
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	2b0f      	cmp	r3, #15
 80052ac:	f67f ae86 	bls.w	8004fbc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80052b0:	bf00      	nop
 80052b2:	3724      	adds	r7, #36	; 0x24
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr
 80052bc:	40023800 	.word	0x40023800
 80052c0:	40013800 	.word	0x40013800
 80052c4:	40020000 	.word	0x40020000
 80052c8:	40020400 	.word	0x40020400
 80052cc:	40020800 	.word	0x40020800
 80052d0:	40020c00 	.word	0x40020c00
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40021400 	.word	0x40021400
 80052dc:	40021800 	.word	0x40021800
 80052e0:	40021c00 	.word	0x40021c00
 80052e4:	40022000 	.word	0x40022000
 80052e8:	40022400 	.word	0x40022400
 80052ec:	40013c00 	.word	0x40013c00

080052f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	460b      	mov	r3, r1
 80052fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	887b      	ldrh	r3, [r7, #2]
 8005302:	4013      	ands	r3, r2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d002      	beq.n	800530e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005308:	2301      	movs	r3, #1
 800530a:	73fb      	strb	r3, [r7, #15]
 800530c:	e001      	b.n	8005312 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800530e:	2300      	movs	r3, #0
 8005310:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005312:	7bfb      	ldrb	r3, [r7, #15]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	460b      	mov	r3, r1
 800532a:	807b      	strh	r3, [r7, #2]
 800532c:	4613      	mov	r3, r2
 800532e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005330:	787b      	ldrb	r3, [r7, #1]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005336:	887a      	ldrh	r2, [r7, #2]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800533c:	e003      	b.n	8005346 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800533e:	887b      	ldrh	r3, [r7, #2]
 8005340:	041a      	lsls	r2, r3, #16
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	619a      	str	r2, [r3, #24]
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
	...

08005354 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e07f      	b.n	8005466 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fd fd8c 	bl	8002e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2224      	movs	r2, #36	; 0x24
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0201 	bic.w	r2, r2, #1
 8005396:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80053a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d107      	bne.n	80053ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ca:	609a      	str	r2, [r3, #8]
 80053cc:	e006      	b.n	80053dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689a      	ldr	r2, [r3, #8]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80053da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d104      	bne.n	80053ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6859      	ldr	r1, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	4b1d      	ldr	r3, [pc, #116]	; (8005470 <HAL_I2C_Init+0x11c>)
 80053fa:	430b      	orrs	r3, r1
 80053fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800540c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	ea42 0103 	orr.w	r1, r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	021a      	lsls	r2, r3, #8
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69d9      	ldr	r1, [r3, #28]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1a      	ldr	r2, [r3, #32]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0201 	orr.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	02008000 	.word	0x02008000

08005474 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b088      	sub	sp, #32
 8005478:	af02      	add	r7, sp, #8
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	607a      	str	r2, [r7, #4]
 800547e:	461a      	mov	r2, r3
 8005480:	460b      	mov	r3, r1
 8005482:	817b      	strh	r3, [r7, #10]
 8005484:	4613      	mov	r3, r2
 8005486:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b20      	cmp	r3, #32
 8005492:	f040 80da 	bne.w	800564a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_I2C_Master_Transmit+0x30>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e0d3      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054ac:	f7fe fa82 	bl	80039b4 <HAL_GetTick>
 80054b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	2319      	movs	r3, #25
 80054b8:	2201      	movs	r2, #1
 80054ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 fa00 	bl	80058c4 <I2C_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e0be      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2221      	movs	r2, #33	; 0x21
 80054d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2210      	movs	r2, #16
 80054da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	893a      	ldrh	r2, [r7, #8]
 80054ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	2bff      	cmp	r3, #255	; 0xff
 80054fe:	d90e      	bls.n	800551e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	22ff      	movs	r2, #255	; 0xff
 8005504:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550a:	b2da      	uxtb	r2, r3
 800550c:	8979      	ldrh	r1, [r7, #10]
 800550e:	4b51      	ldr	r3, [pc, #324]	; (8005654 <HAL_I2C_Master_Transmit+0x1e0>)
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 fb62 	bl	8005be0 <I2C_TransferConfig>
 800551c:	e06c      	b.n	80055f8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800552c:	b2da      	uxtb	r2, r3
 800552e:	8979      	ldrh	r1, [r7, #10]
 8005530:	4b48      	ldr	r3, [pc, #288]	; (8005654 <HAL_I2C_Master_Transmit+0x1e0>)
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 fb51 	bl	8005be0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800553e:	e05b      	b.n	80055f8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	6a39      	ldr	r1, [r7, #32]
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 f9fd 	bl	8005944 <I2C_WaitOnTXISFlagUntilTimeout>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e07b      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005558:	781a      	ldrb	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	1c5a      	adds	r2, r3, #1
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800556e:	b29b      	uxth	r3, r3
 8005570:	3b01      	subs	r3, #1
 8005572:	b29a      	uxth	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005588:	b29b      	uxth	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d034      	beq.n	80055f8 <HAL_I2C_Master_Transmit+0x184>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005592:	2b00      	cmp	r3, #0
 8005594:	d130      	bne.n	80055f8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	6a3b      	ldr	r3, [r7, #32]
 800559c:	2200      	movs	r2, #0
 800559e:	2180      	movs	r1, #128	; 0x80
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 f98f 	bl	80058c4 <I2C_WaitOnFlagUntilTimeout>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e04d      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	2bff      	cmp	r3, #255	; 0xff
 80055b8:	d90e      	bls.n	80055d8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	22ff      	movs	r2, #255	; 0xff
 80055be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c4:	b2da      	uxtb	r2, r3
 80055c6:	8979      	ldrh	r1, [r7, #10]
 80055c8:	2300      	movs	r3, #0
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 fb05 	bl	8005be0 <I2C_TransferConfig>
 80055d6:	e00f      	b.n	80055f8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055dc:	b29a      	uxth	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	8979      	ldrh	r1, [r7, #10]
 80055ea:	2300      	movs	r3, #0
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 faf4 	bl	8005be0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d19e      	bne.n	8005540 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	6a39      	ldr	r1, [r7, #32]
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f000 f9dc 	bl	80059c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e01a      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2220      	movs	r2, #32
 800561c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6859      	ldr	r1, [r3, #4]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	4b0b      	ldr	r3, [pc, #44]	; (8005658 <HAL_I2C_Master_Transmit+0x1e4>)
 800562a:	400b      	ands	r3, r1
 800562c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2220      	movs	r2, #32
 8005632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005646:	2300      	movs	r3, #0
 8005648:	e000      	b.n	800564c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800564a:	2302      	movs	r3, #2
  }
}
 800564c:	4618      	mov	r0, r3
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	80002000 	.word	0x80002000
 8005658:	fe00e800 	.word	0xfe00e800

0800565c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	461a      	mov	r2, r3
 8005668:	460b      	mov	r3, r1
 800566a:	817b      	strh	r3, [r7, #10]
 800566c:	4613      	mov	r3, r2
 800566e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b20      	cmp	r3, #32
 800567a:	f040 80db 	bne.w	8005834 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_I2C_Master_Receive+0x30>
 8005688:	2302      	movs	r3, #2
 800568a:	e0d4      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005694:	f7fe f98e 	bl	80039b4 <HAL_GetTick>
 8005698:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	2319      	movs	r3, #25
 80056a0:	2201      	movs	r2, #1
 80056a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 f90c 	bl	80058c4 <I2C_WaitOnFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e0bf      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2222      	movs	r2, #34	; 0x22
 80056ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2210      	movs	r2, #16
 80056c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	893a      	ldrh	r2, [r7, #8]
 80056d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2bff      	cmp	r3, #255	; 0xff
 80056e6:	d90e      	bls.n	8005706 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	22ff      	movs	r2, #255	; 0xff
 80056ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	8979      	ldrh	r1, [r7, #10]
 80056f6:	4b52      	ldr	r3, [pc, #328]	; (8005840 <HAL_I2C_Master_Receive+0x1e4>)
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f000 fa6e 	bl	8005be0 <I2C_TransferConfig>
 8005704:	e06d      	b.n	80057e2 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005714:	b2da      	uxtb	r2, r3
 8005716:	8979      	ldrh	r1, [r7, #10]
 8005718:	4b49      	ldr	r3, [pc, #292]	; (8005840 <HAL_I2C_Master_Receive+0x1e4>)
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 fa5d 	bl	8005be0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005726:	e05c      	b.n	80057e2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	6a39      	ldr	r1, [r7, #32]
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f000 f985 	bl	8005a3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d001      	beq.n	800573c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e07c      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005758:	3b01      	subs	r3, #1
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005772:	b29b      	uxth	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	d034      	beq.n	80057e2 <HAL_I2C_Master_Receive+0x186>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800577c:	2b00      	cmp	r3, #0
 800577e:	d130      	bne.n	80057e2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	2200      	movs	r2, #0
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f000 f89a 	bl	80058c4 <I2C_WaitOnFlagUntilTimeout>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e04d      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579e:	b29b      	uxth	r3, r3
 80057a0:	2bff      	cmp	r3, #255	; 0xff
 80057a2:	d90e      	bls.n	80057c2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	22ff      	movs	r2, #255	; 0xff
 80057a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	8979      	ldrh	r1, [r7, #10]
 80057b2:	2300      	movs	r3, #0
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fa10 	bl	8005be0 <I2C_TransferConfig>
 80057c0:	e00f      	b.n	80057e2 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	8979      	ldrh	r1, [r7, #10]
 80057d4:	2300      	movs	r3, #0
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f9ff 	bl	8005be0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d19d      	bne.n	8005728 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	6a39      	ldr	r1, [r7, #32]
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 f8e7 	bl	80059c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d001      	beq.n	8005800 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e01a      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2220      	movs	r2, #32
 8005806:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6859      	ldr	r1, [r3, #4]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4b0c      	ldr	r3, [pc, #48]	; (8005844 <HAL_I2C_Master_Receive+0x1e8>)
 8005814:	400b      	ands	r3, r1
 8005816:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2220      	movs	r2, #32
 800581c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	e000      	b.n	8005836 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005834:	2302      	movs	r3, #2
  }
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	80002400 	.word	0x80002400
 8005844:	fe00e800 	.word	0xfe00e800

08005848 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	68f9      	ldr	r1, [r7, #12]
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	4798      	blx	r3
  }
}
 8005874:	bf00      	nop
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b02      	cmp	r3, #2
 8005890:	d103      	bne.n	800589a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2200      	movs	r2, #0
 8005898:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d007      	beq.n	80058b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0201 	orr.w	r2, r2, #1
 80058b6:	619a      	str	r2, [r3, #24]
  }
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	603b      	str	r3, [r7, #0]
 80058d0:	4613      	mov	r3, r2
 80058d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058d4:	e022      	b.n	800591c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058dc:	d01e      	beq.n	800591c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058de:	f7fe f869 	bl	80039b4 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d302      	bcc.n	80058f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d113      	bne.n	800591c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f8:	f043 0220 	orr.w	r2, r3, #32
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e00f      	b.n	800593c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4013      	ands	r3, r2
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	bf0c      	ite	eq
 800592c:	2301      	moveq	r3, #1
 800592e:	2300      	movne	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	461a      	mov	r2, r3
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	429a      	cmp	r2, r3
 8005938:	d0cd      	beq.n	80058d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005950:	e02c      	b.n	80059ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f000 f8dc 	bl	8005b14 <I2C_IsAcknowledgeFailed>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e02a      	b.n	80059bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596c:	d01e      	beq.n	80059ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800596e:	f7fe f821 	bl	80039b4 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	429a      	cmp	r2, r3
 800597c:	d302      	bcc.n	8005984 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d113      	bne.n	80059ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005988:	f043 0220 	orr.w	r2, r3, #32
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2220      	movs	r2, #32
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e007      	b.n	80059bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d1cb      	bne.n	8005952 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d0:	e028      	b.n	8005a24 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 f89c 	bl	8005b14 <I2C_IsAcknowledgeFailed>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e026      	b.n	8005a34 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e6:	f7fd ffe5 	bl	80039b4 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d302      	bcc.n	80059fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d113      	bne.n	8005a24 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a00:	f043 0220 	orr.w	r2, r3, #32
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e007      	b.n	8005a34 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f003 0320 	and.w	r3, r3, #32
 8005a2e:	2b20      	cmp	r3, #32
 8005a30:	d1cf      	bne.n	80059d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a48:	e055      	b.n	8005af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	68b9      	ldr	r1, [r7, #8]
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 f860 	bl	8005b14 <I2C_IsAcknowledgeFailed>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e053      	b.n	8005b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	f003 0320 	and.w	r3, r3, #32
 8005a68:	2b20      	cmp	r3, #32
 8005a6a:	d129      	bne.n	8005ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	f003 0304 	and.w	r3, r3, #4
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	d105      	bne.n	8005a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	e03f      	b.n	8005b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6859      	ldr	r1, [r3, #4]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	4b1d      	ldr	r3, [pc, #116]	; (8005b10 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8005a9a:	400b      	ands	r3, r1
 8005a9c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e022      	b.n	8005b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac0:	f7fd ff78 	bl	80039b4 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d302      	bcc.n	8005ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10f      	bne.n	8005af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ada:	f043 0220 	orr.w	r2, r3, #32
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e007      	b.n	8005b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	2b04      	cmp	r3, #4
 8005b02:	d1a2      	bne.n	8005a4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3710      	adds	r7, #16
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	fe00e800 	.word	0xfe00e800

08005b14 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	f003 0310 	and.w	r3, r3, #16
 8005b2a:	2b10      	cmp	r3, #16
 8005b2c:	d151      	bne.n	8005bd2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b2e:	e022      	b.n	8005b76 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b36:	d01e      	beq.n	8005b76 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b38:	f7fd ff3c 	bl	80039b4 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d302      	bcc.n	8005b4e <I2C_IsAcknowledgeFailed+0x3a>
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d113      	bne.n	8005b76 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b52:	f043 0220 	orr.w	r2, r3, #32
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e02e      	b.n	8005bd4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	f003 0320 	and.w	r3, r3, #32
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	d1d5      	bne.n	8005b30 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2210      	movs	r2, #16
 8005b8a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2220      	movs	r2, #32
 8005b92:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f7ff fe71 	bl	800587c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6859      	ldr	r1, [r3, #4]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	4b0d      	ldr	r3, [pc, #52]	; (8005bdc <I2C_IsAcknowledgeFailed+0xc8>)
 8005ba6:	400b      	ands	r3, r1
 8005ba8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bae:	f043 0204 	orr.w	r2, r3, #4
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3710      	adds	r7, #16
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	fe00e800 	.word	0xfe00e800

08005be0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	607b      	str	r3, [r7, #4]
 8005bea:	460b      	mov	r3, r1
 8005bec:	817b      	strh	r3, [r7, #10]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685a      	ldr	r2, [r3, #4]
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	0d5b      	lsrs	r3, r3, #21
 8005bfc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005c00:	4b0d      	ldr	r3, [pc, #52]	; (8005c38 <I2C_TransferConfig+0x58>)
 8005c02:	430b      	orrs	r3, r1
 8005c04:	43db      	mvns	r3, r3
 8005c06:	ea02 0103 	and.w	r1, r2, r3
 8005c0a:	897b      	ldrh	r3, [r7, #10]
 8005c0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005c10:	7a7b      	ldrb	r3, [r7, #9]
 8005c12:	041b      	lsls	r3, r3, #16
 8005c14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	431a      	orrs	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005c2a:	bf00      	nop
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	03ff63ff 	.word	0x03ff63ff

08005c3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	d138      	bne.n	8005cc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e032      	b.n	8005cc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2224      	movs	r2, #36	; 0x24
 8005c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6819      	ldr	r1, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	e000      	b.n	8005cc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cc4:	2302      	movs	r3, #2
  }
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b085      	sub	sp, #20
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b20      	cmp	r3, #32
 8005ce6:	d139      	bne.n	8005d5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d101      	bne.n	8005cf6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	e033      	b.n	8005d5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2224      	movs	r2, #36	; 0x24
 8005d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f022 0201 	bic.w	r2, r2, #1
 8005d14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	021b      	lsls	r3, r3, #8
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0201 	orr.w	r2, r2, #1
 8005d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2220      	movs	r2, #32
 8005d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	e000      	b.n	8005d5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d5c:	2302      	movs	r3, #2
  }
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b082      	sub	sp, #8
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if(hmmc == NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e022      	b.n	8005dc2 <HAL_MMC_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if(hmmc->State == HAL_MMC_STATE_RESET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d105      	bne.n	8005d94 <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fd f972 	bl	8003078 <HAL_MMC_MspInit>
#endif
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2203      	movs	r2, #3
 8005d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if(HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 f814 	bl	8005dca <HAL_MMC_InitCard>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d101      	bne.n	8005dac <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e00a      	b.n	8005dc2 <HAL_MMC_Init+0x58>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8005dca:	b5b0      	push	{r4, r5, r7, lr}
 8005dcc:	b08e      	sub	sp, #56	; 0x38
 8005dce:	af04      	add	r7, sp, #16
 8005dd0:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  HAL_StatusTypeDef status;
  
  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005dde:	2300      	movs	r3, #0
 8005de0:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8005de6:	2376      	movs	r3, #118	; 0x76
 8005de8:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hmmc->Instance, Init);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681d      	ldr	r5, [r3, #0]
 8005dee:	466c      	mov	r4, sp
 8005df0:	f107 0314 	add.w	r3, r7, #20
 8005df4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005df8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005dfc:	f107 0308 	add.w	r3, r7, #8
 8005e00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e02:	4628      	mov	r0, r5
 8005e04:	f005 fc8c 	bl	800b720 <SDMMC_Init>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status == HAL_ERROR)
 8005e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d101      	bne.n	8005e1a <HAL_MMC_InitCard+0x50>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e044      	b.n	8005ea4 <HAL_MMC_InitCard+0xda>
  }

  /* Disable SDMMC Clock */
  __HAL_MMC_DISABLE(hmmc); 
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685a      	ldr	r2, [r3, #4]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e28:	605a      	str	r2, [r3, #4]
  
  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hmmc->Instance);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f005 fca2 	bl	800b778 <SDMMC_PowerState_ON>
 8005e34:	4603      	mov	r3, r0
 8005e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status == HAL_ERROR)
 8005e3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d101      	bne.n	8005e46 <HAL_MMC_InitCard+0x7c>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e02e      	b.n	8005ea4 <HAL_MMC_InitCard+0xda>
  }

  /* Enable MMC Clock */
  __HAL_MMC_ENABLE(hmmc);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e54:	605a      	str	r2, [r3, #4]

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 fa54 	bl	8006304 <MMC_PowerON>
 8005e5c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_MMC_ERROR_NONE)
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00b      	beq.n	8005e7c <HAL_MMC_InitCard+0xb2>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hmmc->ErrorCode |= errorstate;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e013      	b.n	8005ea4 <HAL_MMC_InitCard+0xda>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f980 	bl	8006182 <MMC_InitCard>
 8005e82:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_MMC_ERROR_NONE)
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00b      	beq.n	8005ea2 <HAL_MMC_InitCard+0xd8>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hmmc->ErrorCode |= errorstate;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e000      	b.n	8005ea4 <HAL_MMC_InitCard+0xda>
  }

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3728      	adds	r7, #40	; 0x28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bdb0      	pop	{r4, r5, r7, pc}

08005eac <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eba:	0f9b      	lsrs	r3, r3, #30
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ec6:	0e9b      	lsrs	r3, r3, #26
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ed8:	0e1b      	lsrs	r3, r3, #24
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eea:	0c1b      	lsrs	r3, r3, #16
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f0c:	0d1b      	lsrs	r3, r3, #20
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f18:	0c1b      	lsrs	r3, r3, #16
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f003 030f 	and.w	r3, r3, #15
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f2a:	0bdb      	lsrs	r3, r3, #15
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f3c:	0b9b      	lsrs	r3, r3, #14
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f4e:	0b5b      	lsrs	r3, r3, #13
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f60:	0b1b      	lsrs	r3, r3, #12
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2200      	movs	r2, #0
 8005f72:	735a      	strb	r2, [r3, #13]

  pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f78:	009a      	lsls	r2, r3, #2
 8005f7a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f7e:	4013      	ands	r3, r2
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005f84:	0f92      	lsrs	r2, r2, #30
 8005f86:	431a      	orrs	r2, r3
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	611a      	str	r2, [r3, #16]

  pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f90:	0edb      	lsrs	r3, r3, #27
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	f003 0307 	and.w	r3, r3, #7
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	751a      	strb	r2, [r3, #20]

  pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fa2:	0e1b      	lsrs	r3, r3, #24
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	755a      	strb	r2, [r3, #21]

  pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fb4:	0d5b      	lsrs	r3, r3, #21
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	759a      	strb	r2, [r3, #22]

  pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fc6:	0c9b      	lsrs	r3, r3, #18
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	75da      	strb	r2, [r3, #23]

  pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fd8:	0bdb      	lsrs	r3, r3, #15
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	f003 0307 	and.w	r3, r3, #7
 8005fe0:	b2da      	uxtb	r2, r3
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	761a      	strb	r2, [r3, #24]

  hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	1c5a      	adds	r2, r3, #1
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	651a      	str	r2, [r3, #80]	; 0x50
  hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	7e1b      	ldrb	r3, [r3, #24]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	3302      	adds	r3, #2
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006006:	fb02 f203 	mul.w	r2, r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	651a      	str	r2, [r3, #80]	; 0x50
  hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	7a1b      	ldrb	r3, [r3, #8]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f003 030f 	and.w	r3, r3, #15
 8006018:	2201      	movs	r2, #1
 800601a:	409a      	lsls	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	655a      	str	r2, [r3, #84]	; 0x54

  hmmc->MmcCard.LogBlockNbr =  (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / 512U);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006028:	0a52      	lsrs	r2, r2, #9
 800602a:	fb02 f203 	mul.w	r2, r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	659a      	str	r2, [r3, #88]	; 0x58
  hmmc->MmcCard.LogBlockSize = 512U;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006038:	65da      	str	r2, [r3, #92]	; 0x5c
  
  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800603e:	0b9b      	lsrs	r3, r3, #14
 8006040:	b2db      	uxtb	r3, r3
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	b2da      	uxtb	r2, r3
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006050:	09db      	lsrs	r3, r3, #7
 8006052:	b2db      	uxtb	r3, r3
 8006054:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006058:	b2da      	uxtb	r2, r3
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006062:	b2db      	uxtb	r3, r3
 8006064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006068:	b2da      	uxtb	r2, r3
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006072:	0fdb      	lsrs	r3, r3, #31
 8006074:	b2da      	uxtb	r2, r3
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800607e:	0f5b      	lsrs	r3, r3, #29
 8006080:	b2db      	uxtb	r3, r3
 8006082:	f003 0303 	and.w	r3, r3, #3
 8006086:	b2da      	uxtb	r2, r3
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006090:	0e9b      	lsrs	r3, r3, #26
 8006092:	b2db      	uxtb	r3, r3
 8006094:	f003 0307 	and.w	r3, r3, #7
 8006098:	b2da      	uxtb	r2, r3
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060a2:	0d9b      	lsrs	r3, r3, #22
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	f003 030f 	and.w	r3, r3, #15
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060b4:	0d5b      	lsrs	r3, r3, #21
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d0:	0c1b      	lsrs	r3, r3, #16
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060e4:	0bdb      	lsrs	r3, r3, #15
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060f8:	0b9b      	lsrs	r3, r3, #14
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	b2da      	uxtb	r2, r3
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800610c:	0b5b      	lsrs	r3, r3, #13
 800610e:	b2db      	uxtb	r3, r3
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	b2da      	uxtb	r2, r3
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006120:	0b1b      	lsrs	r3, r3, #12
 8006122:	b2db      	uxtb	r3, r3
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	b2da      	uxtb	r2, r3
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006134:	0a9b      	lsrs	r3, r3, #10
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f003 0303 	and.w	r3, r3, #3
 800613c:	b2da      	uxtb	r2, r3
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006148:	0a1b      	lsrs	r3, r3, #8
 800614a:	b2db      	uxtb	r3, r3
 800614c:	f003 0303 	and.w	r3, r3, #3
 8006150:	b2da      	uxtb	r2, r3
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800615c:	085b      	lsrs	r3, r3, #1
 800615e:	b2db      	uxtb	r3, r3
 8006160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006164:	b2da      	uxtb	r2, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8006182:	b5b0      	push	{r4, r5, r7, lr}
 8006184:	b094      	sub	sp, #80	; 0x50
 8006186:	af04      	add	r7, sp, #16
 8006188:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 1U;
 800618a:	2301      	movs	r3, #1
 800618c:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hmmc->Instance) == 0U)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f005 faff 	bl	800b796 <SDMMC_GetPowerState>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d102      	bne.n	80061a4 <MMC_InitCard+0x22>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 800619e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80061a2:	e0aa      	b.n	80062fa <MMC_InitCard+0x178>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f005 fb8e 	bl	800b8ca <SDMMC_CmdSendCID>
 80061ae:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_MMC_ERROR_NONE)
 80061b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d001      	beq.n	80061ba <MMC_InitCard+0x38>
  {
    return errorstate;
 80061b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061b8:	e09f      	b.n	80062fa <MMC_InitCard+0x178>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2100      	movs	r1, #0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f005 fb2e 	bl	800b822 <SDMMC_GetResponse>
 80061c6:	4602      	mov	r2, r0
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	671a      	str	r2, [r3, #112]	; 0x70
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2104      	movs	r1, #4
 80061d2:	4618      	mov	r0, r3
 80061d4:	f005 fb25 	bl	800b822 <SDMMC_GetResponse>
 80061d8:	4602      	mov	r2, r0
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	675a      	str	r2, [r3, #116]	; 0x74
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2108      	movs	r1, #8
 80061e4:	4618      	mov	r0, r3
 80061e6:	f005 fb1c 	bl	800b822 <SDMMC_GetResponse>
 80061ea:	4602      	mov	r2, r0
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	679a      	str	r2, [r3, #120]	; 0x78
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	210c      	movs	r1, #12
 80061f6:	4618      	mov	r0, r3
 80061f8:	f005 fb13 	bl	800b822 <SDMMC_GetResponse>
 80061fc:	4602      	mov	r2, r0
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	67da      	str	r2, [r3, #124]	; 0x7c
  }

  /* Send CMD3 SET_REL_ADDR with argument 0 */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAdd(hmmc->Instance, &mmc_rca);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f107 020e 	add.w	r2, r7, #14
 800620a:	4611      	mov	r1, r2
 800620c:	4618      	mov	r0, r3
 800620e:	f005 fb99 	bl	800b944 <SDMMC_CmdSetRelAdd>
 8006212:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_MMC_ERROR_NONE)
 8006214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <MMC_InitCard+0x9c>
  {
    return errorstate;
 800621a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800621c:	e06d      	b.n	80062fa <MMC_InitCard+0x178>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 800621e:	89fb      	ldrh	r3, [r7, #14]
 8006220:	461a      	mov	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800622e:	041b      	lsls	r3, r3, #16
 8006230:	4619      	mov	r1, r3
 8006232:	4610      	mov	r0, r2
 8006234:	f005 fb67 	bl	800b906 <SDMMC_CmdSendCSD>
 8006238:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_MMC_ERROR_NONE)
 800623a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <MMC_InitCard+0xc2>
  {
    return errorstate;
 8006240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006242:	e05a      	b.n	80062fa <MMC_InitCard+0x178>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f005 fae9 	bl	800b822 <SDMMC_GetResponse>
 8006250:	4602      	mov	r2, r0
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	661a      	str	r2, [r3, #96]	; 0x60
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2104      	movs	r1, #4
 800625c:	4618      	mov	r0, r3
 800625e:	f005 fae0 	bl	800b822 <SDMMC_GetResponse>
 8006262:	4602      	mov	r2, r0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	665a      	str	r2, [r3, #100]	; 0x64
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2108      	movs	r1, #8
 800626e:	4618      	mov	r0, r3
 8006270:	f005 fad7 	bl	800b822 <SDMMC_GetResponse>
 8006274:	4602      	mov	r2, r0
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	669a      	str	r2, [r3, #104]	; 0x68
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	210c      	movs	r1, #12
 8006280:	4618      	mov	r0, r3
 8006282:	f005 face 	bl	800b822 <SDMMC_GetResponse>
 8006286:	4602      	mov	r2, r0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	66da      	str	r2, [r3, #108]	; 0x6c
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2104      	movs	r1, #4
 8006292:	4618      	mov	r0, r3
 8006294:	f005 fac5 	bl	800b822 <SDMMC_GetResponse>
 8006298:	4603      	mov	r3, r0
 800629a:	0d1a      	lsrs	r2, r3, #20
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 80062a0:	f107 0310 	add.w	r3, r7, #16
 80062a4:	4619      	mov	r1, r3
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff fe00 	bl	8005eac <HAL_MMC_GetCardCSD>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d002      	beq.n	80062b8 <MMC_InitCard+0x136>
  {
    return hmmc->ErrorCode;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b6:	e020      	b.n	80062fa <MMC_InitCard+0x178>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6819      	ldr	r1, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062c0:	041b      	lsls	r3, r3, #16
 80062c2:	f04f 0400 	mov.w	r4, #0
 80062c6:	461a      	mov	r2, r3
 80062c8:	4623      	mov	r3, r4
 80062ca:	4608      	mov	r0, r1
 80062cc:	f005 fabc 	bl	800b848 <SDMMC_CmdSelDesel>
 80062d0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_MMC_ERROR_NONE)
 80062d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <MMC_InitCard+0x15a>
  {
    return errorstate;
 80062d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062da:	e00e      	b.n	80062fa <MMC_InitCard+0x178>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hmmc->Instance, hmmc->Init);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681d      	ldr	r5, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	466c      	mov	r4, sp
 80062e4:	f103 0210 	add.w	r2, r3, #16
 80062e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80062ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80062ee:	3304      	adds	r3, #4
 80062f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062f2:	4628      	mov	r0, r5
 80062f4:	f005 fa14 	bl	800b720 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3740      	adds	r7, #64	; 0x40
 80062fe:	46bd      	mov	sp, r7
 8006300:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006304 <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800630c:	2300      	movs	r3, #0
 800630e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]
 8006314:	2300      	movs	r3, #0
 8006316:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4618      	mov	r0, r3
 800631e:	f005 fab6 	bl	800b88e <SDMMC_CmdGoIdleState>
 8006322:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_MMC_ERROR_NONE)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d027      	beq.n	800637a <MMC_PowerON+0x76>
  {
    return errorstate;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	e034      	b.n	8006398 <MMC_PowerON+0x94>
  }

  while(validvoltage == 0U)
  {
    if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	1c5a      	adds	r2, r3, #1
 8006332:	60ba      	str	r2, [r7, #8]
 8006334:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006338:	4293      	cmp	r3, r2
 800633a:	d102      	bne.n	8006342 <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 800633c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006340:	e02a      	b.n	8006398 <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with MMC_HIGH_VOLTAGE_RANGE(0xC0FF8000) as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, eMMC_HIGH_VOLTAGE_RANGE);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4916      	ldr	r1, [pc, #88]	; (80063a0 <MMC_PowerON+0x9c>)
 8006348:	4618      	mov	r0, r3
 800634a:	f005 fb1c 	bl	800b986 <SDMMC_CmdOpCondition>
 800634e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_MMC_ERROR_NONE)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8006356:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800635a:	e01d      	b.n	8006398 <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2100      	movs	r1, #0
 8006362:	4618      	mov	r0, r3
 8006364:	f005 fa5d 	bl	800b822 <SDMMC_GetResponse>
 8006368:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	0fdb      	lsrs	r3, r3, #31
 800636e:	2b01      	cmp	r3, #1
 8006370:	d101      	bne.n	8006376 <MMC_PowerON+0x72>
 8006372:	2301      	movs	r3, #1
 8006374:	e000      	b.n	8006378 <MMC_PowerON+0x74>
 8006376:	2300      	movs	r3, #0
 8006378:	613b      	str	r3, [r7, #16]
  while(validvoltage == 0U)
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0d6      	beq.n	800632e <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24U) == 0xC0U)
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	0e1b      	lsrs	r3, r3, #24
 8006384:	2bc0      	cmp	r3, #192	; 0xc0
 8006386:	d103      	bne.n	8006390 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	645a      	str	r2, [r3, #68]	; 0x44
 800638e:	e002      	b.n	8006396 <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return HAL_MMC_ERROR_NONE;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	c0ff8000 	.word	0xc0ff8000

080063a4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80063a4:	b480      	push	{r7}
 80063a6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063a8:	4b05      	ldr	r3, [pc, #20]	; (80063c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a04      	ldr	r2, [pc, #16]	; (80063c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063b2:	6013      	str	r3, [r2, #0]
}
 80063b4:	bf00      	nop
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	40007000 	.word	0x40007000

080063c4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80063ce:	4b23      	ldr	r3, [pc, #140]	; (800645c <HAL_PWREx_EnableOverDrive+0x98>)
 80063d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d2:	4a22      	ldr	r2, [pc, #136]	; (800645c <HAL_PWREx_EnableOverDrive+0x98>)
 80063d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063d8:	6413      	str	r3, [r2, #64]	; 0x40
 80063da:	4b20      	ldr	r3, [pc, #128]	; (800645c <HAL_PWREx_EnableOverDrive+0x98>)
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80063e6:	4b1e      	ldr	r3, [pc, #120]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a1d      	ldr	r2, [pc, #116]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 80063ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063f2:	f7fd fadf 	bl	80039b4 <HAL_GetTick>
 80063f6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80063f8:	e009      	b.n	800640e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80063fa:	f7fd fadb 	bl	80039b4 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006408:	d901      	bls.n	800640e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e022      	b.n	8006454 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800640e:	4b14      	ldr	r3, [pc, #80]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006416:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800641a:	d1ee      	bne.n	80063fa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800641c:	4b10      	ldr	r3, [pc, #64]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a0f      	ldr	r2, [pc, #60]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006422:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006426:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006428:	f7fd fac4 	bl	80039b4 <HAL_GetTick>
 800642c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800642e:	e009      	b.n	8006444 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006430:	f7fd fac0 	bl	80039b4 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800643e:	d901      	bls.n	8006444 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e007      	b.n	8006454 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006444:	4b06      	ldr	r3, [pc, #24]	; (8006460 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800644c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006450:	d1ee      	bne.n	8006430 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	40023800 	.word	0x40023800
 8006460:	40007000 	.word	0x40007000

08006464 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af02      	add	r7, sp, #8
 800646a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800646c:	f7fd faa2 	bl	80039b4 <HAL_GetTick>
 8006470:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e067      	b.n	800654c <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7fc fd4d 	bl	8002f30 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006496:	f241 3188 	movw	r1, #5000	; 0x1388
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fc6c 	bl	8006d78 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	021a      	lsls	r2, r3, #8
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	430a      	orrs	r2, r1
 80064b8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	2120      	movs	r1, #32
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fc97 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 80064cc:	4603      	mov	r3, r0
 80064ce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80064d0:	7afb      	ldrb	r3, [r7, #11]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d135      	bne.n	8006542 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	4b1d      	ldr	r3, [pc, #116]	; (8006554 <HAL_QSPI_Init+0xf0>)
 80064de:	4013      	ands	r3, r2
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6852      	ldr	r2, [r2, #4]
 80064e4:	0611      	lsls	r1, r2, #24
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	68d2      	ldr	r2, [r2, #12]
 80064ea:	4311      	orrs	r1, r2
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	69d2      	ldr	r2, [r2, #28]
 80064f0:	4311      	orrs	r1, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6a12      	ldr	r2, [r2, #32]
 80064f6:	4311      	orrs	r1, r2
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	6812      	ldr	r2, [r2, #0]
 80064fc:	430b      	orrs	r3, r1
 80064fe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	4b14      	ldr	r3, [pc, #80]	; (8006558 <HAL_QSPI_Init+0xf4>)
 8006508:	4013      	ands	r3, r2
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	6912      	ldr	r2, [r2, #16]
 800650e:	0411      	lsls	r1, r2, #16
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6952      	ldr	r2, [r2, #20]
 8006514:	4311      	orrs	r1, r2
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	6992      	ldr	r2, [r2, #24]
 800651a:	4311      	orrs	r1, r2
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6812      	ldr	r2, [r2, #0]
 8006520:	430b      	orrs	r3, r1
 8006522:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0201 	orr.w	r2, r2, #1
 8006532:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800654a:	7afb      	ldrb	r3, [r7, #11]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	00ffff2f 	.word	0x00ffff2f
 8006558:	ffe0f8fe 	.word	0xffe0f8fe

0800655c <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f003 0304 	and.w	r3, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	d064      	beq.n	8006648 <HAL_QSPI_IRQHandler+0xec>
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d05f      	beq.n	8006648 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3320      	adds	r3, #32
 800658e:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b12      	cmp	r3, #18
 800659a:	d125      	bne.n	80065e8 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800659c:	e01c      	b.n	80065d8 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00f      	beq.n	80065c6 <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	781a      	ldrb	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	1c5a      	adds	r2, r3, #1
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065be:	1e5a      	subs	r2, r3, #1
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80065c4:	e008      	b.n	80065d8 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065d4:	601a      	str	r2, [r3, #0]
          break;
 80065d6:	e033      	b.n	8006640 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1db      	bne.n	800659e <HAL_QSPI_IRQHandler+0x42>
 80065e6:	e02b      	b.n	8006640 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b22      	cmp	r3, #34	; 0x22
 80065f2:	d125      	bne.n	8006640 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80065f4:	e01d      	b.n	8006632 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d010      	beq.n	8006620 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	7812      	ldrb	r2, [r2, #0]
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660e:	1c5a      	adds	r2, r3, #1
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006618:	1e5a      	subs	r2, r3, #1
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	639a      	str	r2, [r3, #56]	; 0x38
 800661e:	e008      	b.n	8006632 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800662e:	601a      	str	r2, [r3, #0]
          break;
 8006630:	e006      	b.n	8006640 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1da      	bne.n	80065f6 <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 fb7b 	bl	8006d3c <HAL_QSPI_FifoThresholdCallback>
 8006646:	e13c      	b.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 80b0 	beq.w	80067b4 <HAL_QSPI_IRQHandler+0x258>
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 80aa 	beq.w	80067b4 <HAL_QSPI_IRQHandler+0x258>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2202      	movs	r2, #2
 8006666:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8006676:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b12      	cmp	r3, #18
 8006682:	d120      	bne.n	80066c6 <HAL_QSPI_IRQHandler+0x16a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0304 	and.w	r3, r3, #4
 800668e:	2b00      	cmp	r3, #0
 8006690:	d011      	beq.n	80066b6 <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f022 0204 	bic.w	r2, r2, #4
 80066a0:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0201 	bic.w	r2, r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 fb32 	bl	8006d28 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80066c4:	e0fa      	b.n	80068bc <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b22      	cmp	r3, #34	; 0x22
 80066d0:	d143      	bne.n	800675a <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0304 	and.w	r3, r3, #4
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d012      	beq.n	8006706 <HAL_QSPI_IRQHandler+0x1aa>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f022 0204 	bic.w	r2, r2, #4
 80066ee:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f022 0201 	bic.w	r2, r2, #1
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	e021      	b.n	800674a <HAL_QSPI_IRQHandler+0x1ee>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3320      	adds	r3, #32
 800670c:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 800670e:	e013      	b.n	8006738 <HAL_QSPI_IRQHandler+0x1dc>
        {
          if (hqspi->RxXferCount > 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	2b00      	cmp	r3, #0
 8006716:	d017      	beq.n	8006748 <HAL_QSPI_IRQHandler+0x1ec>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	7812      	ldrb	r2, [r2, #0]
 8006720:	b2d2      	uxtb	r2, r2
 8006722:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006732:	1e5a      	subs	r2, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1e4      	bne.n	8006710 <HAL_QSPI_IRQHandler+0x1b4>
 8006746:	e000      	b.n	800674a <HAL_QSPI_IRQHandler+0x1ee>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8006748:	bf00      	nop
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fade 	bl	8006d14 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8006758:	e0b0      	b.n	80068bc <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d107      	bne.n	8006776 <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 fac6 	bl	8006d00 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8006774:	e0a2      	b.n	80068bc <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b08      	cmp	r3, #8
 8006780:	f040 809c 	bne.w	80068bc <HAL_QSPI_IRQHandler+0x360>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695a      	ldr	r2, [r3, #20]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006792:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d103      	bne.n	80067ac <HAL_QSPI_IRQHandler+0x250>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 faa1 	bl	8006cec <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80067aa:	e087      	b.n	80068bc <HAL_QSPI_IRQHandler+0x360>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fa93 	bl	8006cd8 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80067b2:	e083      	b.n	80068bc <HAL_QSPI_IRQHandler+0x360>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d01f      	beq.n	80067fe <HAL_QSPI_IRQHandler+0x2a2>
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d01a      	beq.n	80067fe <HAL_QSPI_IRQHandler+0x2a2>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2208      	movs	r2, #8
 80067ce:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00b      	beq.n	80067f6 <HAL_QSPI_IRQHandler+0x29a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80067ec:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 faaa 	bl	8006d50 <HAL_QSPI_StatusMatchCallback>
 80067fc:	e061      	b.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	d047      	beq.n	8006898 <HAL_QSPI_IRQHandler+0x33c>
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d042      	beq.n	8006898 <HAL_QSPI_IRQHandler+0x33c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2201      	movs	r2, #1
 8006818:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8006828:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800682e:	f043 0202 	orr.w	r2, r3, #2
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0304 	and.w	r3, r3, #4
 8006840:	2b00      	cmp	r3, #0
 8006842:	d021      	beq.n	8006888 <HAL_QSPI_IRQHandler+0x32c>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0204 	bic.w	r2, r2, #4
 8006852:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006858:	4a1c      	ldr	r2, [pc, #112]	; (80068cc <HAL_QSPI_IRQHandler+0x370>)
 800685a:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006860:	4618      	mov	r0, r3
 8006862:	f7fd ffb3 	bl	80047cc <HAL_DMA_Abort_IT>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d029      	beq.n	80068c0 <HAL_QSPI_IRQHandler+0x364>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006870:	f043 0204 	orr.w	r2, r3, #4
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fa29 	bl	8006cd8 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006886:	e01b      	b.n	80068c0 <HAL_QSPI_IRQHandler+0x364>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 fa21 	bl	8006cd8 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006896:	e013      	b.n	80068c0 <HAL_QSPI_IRQHandler+0x364>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f003 0310 	and.w	r3, r3, #16
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00f      	beq.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00a      	beq.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2210      	movs	r2, #16
 80068b2:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 fa55 	bl	8006d64 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 80068ba:	e002      	b.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80068bc:	bf00      	nop
 80068be:	e000      	b.n	80068c2 <HAL_QSPI_IRQHandler+0x366>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80068c0:	bf00      	nop
}
 80068c2:	bf00      	nop
 80068c4:	3718      	adds	r7, #24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	08006d95 	.word	0x08006d95

080068d0 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b088      	sub	sp, #32
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80068dc:	f7fd f86a 	bl	80039b4 <HAL_GetTick>
 80068e0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <HAL_QSPI_Command+0x22>
 80068ee:	2302      	movs	r3, #2
 80068f0:	e048      	b.n	8006984 <HAL_QSPI_Command+0xb4>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b01      	cmp	r3, #1
 8006904:	d137      	bne.n	8006976 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2202      	movs	r2, #2
 8006910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	2200      	movs	r2, #0
 800691c:	2120      	movs	r1, #32
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f000 fa6b 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006924:	4603      	mov	r3, r0
 8006926:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8006928:	7dfb      	ldrb	r3, [r7, #23]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d125      	bne.n	800697a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800692e:	2200      	movs	r2, #0
 8006930:	68b9      	ldr	r1, [r7, #8]
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f000 fa98 	bl	8006e68 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693c:	2b00      	cmp	r3, #0
 800693e:	d115      	bne.n	800696c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	2201      	movs	r2, #1
 8006948:	2102      	movs	r1, #2
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f000 fa55 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8006954:	7dfb      	ldrb	r3, [r7, #23]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10f      	bne.n	800697a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2202      	movs	r2, #2
 8006960:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800696a:	e006      	b.n	800697a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006974:	e001      	b.n	800697a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8006976:	2302      	movs	r3, #2
 8006978:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006982:	7dfb      	ldrb	r3, [r7, #23]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3718      	adds	r7, #24
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08a      	sub	sp, #40	; 0x28
 8006990:	af02      	add	r7, sp, #8
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800699c:	f7fd f80a 	bl	80039b4 <HAL_GetTick>
 80069a0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	3320      	adds	r3, #32
 80069a8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d101      	bne.n	80069ba <HAL_QSPI_Transmit+0x2e>
 80069b6:	2302      	movs	r3, #2
 80069b8:	e076      	b.n	8006aa8 <HAL_QSPI_Transmit+0x11c>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d165      	bne.n	8006a9a <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d056      	beq.n	8006a88 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2212      	movs	r2, #18
 80069de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	1c5a      	adds	r2, r3, #1
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	695a      	ldr	r2, [r3, #20]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006a0e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8006a10:	e01b      	b.n	8006a4a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	9300      	str	r3, [sp, #0]
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	2104      	movs	r1, #4
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 f9ec 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8006a26:	7ffb      	ldrb	r3, [r7, #31]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d113      	bne.n	8006a54 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a30:	781a      	ldrb	r2, [r3, #0]
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a44:	1e5a      	subs	r2, r3, #1
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1df      	bne.n	8006a12 <HAL_QSPI_Transmit+0x86>
 8006a52:	e000      	b.n	8006a56 <HAL_QSPI_Transmit+0xca>
          break;
 8006a54:	bf00      	nop
      }

      if (status == HAL_OK)
 8006a56:	7ffb      	ldrb	r3, [r7, #31]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d110      	bne.n	8006a7e <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	2201      	movs	r2, #1
 8006a64:	2102      	movs	r1, #2
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f000 f9c7 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006a70:	7ffb      	ldrb	r3, [r7, #31]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d103      	bne.n	8006a7e <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a86:	e00a      	b.n	8006a9e <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a8c:	f043 0208 	orr.w	r2, r3, #8
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	77fb      	strb	r3, [r7, #31]
 8006a98:	e001      	b.n	8006a9e <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006aa6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3720      	adds	r7, #32
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08a      	sub	sp, #40	; 0x28
 8006ab4:	af02      	add	r7, sp, #8
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006abc:	2300      	movs	r3, #0
 8006abe:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8006ac0:	f7fc ff78 	bl	80039b4 <HAL_GetTick>
 8006ac4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	3320      	adds	r3, #32
 8006ad4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <HAL_QSPI_Receive+0x36>
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	e07d      	b.n	8006be2 <HAL_QSPI_Receive+0x132>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d16c      	bne.n	8006bd4 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d05d      	beq.n	8006bc2 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2222      	movs	r2, #34	; 0x22
 8006b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006b3e:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8006b48:	e01c      	b.n	8006b84 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	2201      	movs	r2, #1
 8006b52:	2106      	movs	r1, #6
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	f000 f950 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8006b5e:	7ffb      	ldrb	r3, [r7, #31]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d114      	bne.n	8006b8e <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	7812      	ldrb	r2, [r2, #0]
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	1e5a      	subs	r2, r3, #1
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1de      	bne.n	8006b4a <HAL_QSPI_Receive+0x9a>
 8006b8c:	e000      	b.n	8006b90 <HAL_QSPI_Receive+0xe0>
          break;
 8006b8e:	bf00      	nop
      }

      if (status == HAL_OK)
 8006b90:	7ffb      	ldrb	r3, [r7, #31]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d110      	bne.n	8006bb8 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	2102      	movs	r1, #2
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f92a 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8006baa:	7ffb      	ldrb	r3, [r7, #31]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006bc0:	e00a      	b.n	8006bd8 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bc6:	f043 0208 	orr.w	r2, r3, #8
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	77fb      	strb	r3, [r7, #31]
 8006bd2:	e001      	b.n	8006bd8 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006bd4:	2302      	movs	r3, #2
 8006bd6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006be0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3720      	adds	r7, #32
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b088      	sub	sp, #32
 8006bee:	af02      	add	r7, sp, #8
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	607a      	str	r2, [r7, #4]
 8006bf6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006bf8:	f7fc fedc 	bl	80039b4 <HAL_GetTick>
 8006bfc:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d101      	bne.n	8006c0e <HAL_QSPI_AutoPolling+0x24>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e060      	b.n	8006cd0 <HAL_QSPI_AutoPolling+0xe6>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2201      	movs	r2, #1
 8006c12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d14f      	bne.n	8006cc2 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2242      	movs	r2, #66	; 0x42
 8006c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	9300      	str	r3, [sp, #0]
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2200      	movs	r2, #0
 8006c38:	2120      	movs	r1, #32
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	f000 f8dd 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006c40:	4603      	mov	r3, r0
 8006c42:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8006c44:	7dfb      	ldrb	r3, [r7, #23]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d13d      	bne.n	8006cc6 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	6812      	ldr	r2, [r2, #0]
 8006c52:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	6852      	ldr	r2, [r2, #4]
 8006c5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6892      	ldr	r2, [r2, #8]
 8006c66:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006c80:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68da      	ldr	r2, [r3, #12]
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006c8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006c8e:	68b9      	ldr	r1, [r7, #8]
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 f8e9 	bl	8006e68 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	2108      	movs	r1, #8
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 f8aa 	bl	8006dfa <QSPI_WaitFlagStateUntilTimeout>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8006caa:	7dfb      	ldrb	r3, [r7, #23]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10a      	bne.n	8006cc6 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2208      	movs	r2, #8
 8006cb6:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cc0:	e001      	b.n	8006cc6 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8006cc2:	2302      	movs	r3, #2
 8006cc4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	683a      	ldr	r2, [r7, #0]
 8006d86:	649a      	str	r2, [r3, #72]	; 0x48
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da0:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	2b08      	cmp	r3, #8
 8006db8:	d114      	bne.n	8006de4 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006dd0:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f042 0202 	orr.w	r2, r2, #2
 8006de0:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 8006de2:	e006      	b.n	8006df2 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f7ff ff73 	bl	8006cd8 <HAL_QSPI_ErrorCallback>
}
 8006df2:	bf00      	nop
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	60f8      	str	r0, [r7, #12]
 8006e02:	60b9      	str	r1, [r7, #8]
 8006e04:	603b      	str	r3, [r7, #0]
 8006e06:	4613      	mov	r3, r2
 8006e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006e0a:	e01a      	b.n	8006e42 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d016      	beq.n	8006e42 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e14:	f7fc fdce 	bl	80039b4 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	69ba      	ldr	r2, [r7, #24]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d302      	bcc.n	8006e2a <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d10b      	bne.n	8006e42 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2204      	movs	r2, #4
 8006e2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e36:	f043 0201 	orr.w	r2, r3, #1
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e00e      	b.n	8006e60 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	689a      	ldr	r2, [r3, #8]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bf14      	ite	ne
 8006e50:	2301      	movne	r3, #1
 8006e52:	2300      	moveq	r3, #0
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	461a      	mov	r2, r3
 8006e58:	79fb      	ldrb	r3, [r7, #7]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d1d6      	bne.n	8006e0c <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d009      	beq.n	8006e90 <QSPI_Config+0x28>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006e82:	d005      	beq.n	8006e90 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3a01      	subs	r2, #1
 8006e8e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 80b9 	beq.w	800700c <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d05f      	beq.n	8006f62 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	6892      	ldr	r2, [r2, #8]
 8006eaa:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	69db      	ldr	r3, [r3, #28]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d031      	beq.n	8006f18 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	049b      	lsls	r3, r3, #18
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	431a      	orrs	r2, r3
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	6a1b      	ldr	r3, [r3, #32]
 8006edc:	431a      	orrs	r2, r3
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	431a      	orrs	r2, r3
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	431a      	orrs	r2, r3
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	ea42 0103 	orr.w	r1, r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	430a      	orrs	r2, r1
 8006f00:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006f08:	f000 812e 	beq.w	8007168 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	6852      	ldr	r2, [r2, #4]
 8006f14:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8006f16:	e127      	b.n	8007168 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f20:	431a      	orrs	r2, r3
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f26:	431a      	orrs	r2, r3
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	049b      	lsls	r3, r3, #18
 8006f34:	431a      	orrs	r2, r3
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	431a      	orrs	r2, r3
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	431a      	orrs	r2, r3
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	431a      	orrs	r2, r3
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	ea42 0103 	orr.w	r1, r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	615a      	str	r2, [r3, #20]
}
 8006f60:	e102      	b.n	8007168 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	69db      	ldr	r3, [r3, #28]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d02e      	beq.n	8006fc8 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f72:	431a      	orrs	r2, r3
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f78:	431a      	orrs	r2, r3
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	049b      	lsls	r3, r3, #18
 8006f86:	431a      	orrs	r2, r3
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	431a      	orrs	r2, r3
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	431a      	orrs	r2, r3
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	ea42 0103 	orr.w	r1, r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006fb8:	f000 80d6 	beq.w	8007168 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	6852      	ldr	r2, [r2, #4]
 8006fc4:	619a      	str	r2, [r3, #24]
}
 8006fc6:	e0cf      	b.n	8007168 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd0:	431a      	orrs	r2, r3
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fdc:	431a      	orrs	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	049b      	lsls	r3, r3, #18
 8006fe4:	431a      	orrs	r2, r3
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	431a      	orrs	r2, r3
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	ea42 0103 	orr.w	r1, r2, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	430a      	orrs	r2, r1
 8007008:	615a      	str	r2, [r3, #20]
}
 800700a:	e0ad      	b.n	8007168 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d058      	beq.n	80070c6 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	6892      	ldr	r2, [r2, #8]
 800701c:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d02d      	beq.n	8007082 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702e:	431a      	orrs	r2, r3
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007034:	431a      	orrs	r2, r3
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703a:	431a      	orrs	r2, r3
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	049b      	lsls	r3, r3, #18
 8007042:	431a      	orrs	r2, r3
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	431a      	orrs	r2, r3
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	431a      	orrs	r2, r3
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	431a      	orrs	r2, r3
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	69db      	ldr	r3, [r3, #28]
 800705a:	431a      	orrs	r2, r3
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	699b      	ldr	r3, [r3, #24]
 8007060:	ea42 0103 	orr.w	r1, r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	430a      	orrs	r2, r1
 800706c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007074:	d078      	beq.n	8007168 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	6852      	ldr	r2, [r2, #4]
 800707e:	619a      	str	r2, [r3, #24]
}
 8007080:	e072      	b.n	8007168 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708a:	431a      	orrs	r2, r3
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007090:	431a      	orrs	r2, r3
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007096:	431a      	orrs	r2, r3
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	695b      	ldr	r3, [r3, #20]
 800709c:	049b      	lsls	r3, r3, #18
 800709e:	431a      	orrs	r2, r3
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	431a      	orrs	r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	431a      	orrs	r2, r3
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	431a      	orrs	r2, r3
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	ea42 0103 	orr.w	r1, r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	615a      	str	r2, [r3, #20]
}
 80070c4:	e050      	b.n	8007168 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d02a      	beq.n	8007124 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d6:	431a      	orrs	r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070dc:	431a      	orrs	r2, r3
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e2:	431a      	orrs	r2, r3
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	695b      	ldr	r3, [r3, #20]
 80070e8:	049b      	lsls	r3, r3, #18
 80070ea:	431a      	orrs	r2, r3
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	431a      	orrs	r2, r3
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	431a      	orrs	r2, r3
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	ea42 0103 	orr.w	r1, r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	430a      	orrs	r2, r1
 800710e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007116:	d027      	beq.n	8007168 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68ba      	ldr	r2, [r7, #8]
 800711e:	6852      	ldr	r2, [r2, #4]
 8007120:	619a      	str	r2, [r3, #24]
}
 8007122:	e021      	b.n	8007168 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	2b00      	cmp	r3, #0
 800712a:	d01d      	beq.n	8007168 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007134:	431a      	orrs	r2, r3
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713a:	431a      	orrs	r2, r3
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	431a      	orrs	r2, r3
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	049b      	lsls	r3, r3, #18
 8007148:	431a      	orrs	r2, r3
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	431a      	orrs	r2, r3
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	69db      	ldr	r3, [r3, #28]
 8007154:	431a      	orrs	r2, r3
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	ea42 0103 	orr.w	r1, r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	430a      	orrs	r2, r1
 8007166:	615a      	str	r2, [r3, #20]
}
 8007168:	bf00      	nop
 800716a:	3714      	adds	r7, #20
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b086      	sub	sp, #24
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800717c:	2300      	movs	r3, #0
 800717e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e29b      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 8087 	beq.w	80072a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007198:	4b96      	ldr	r3, [pc, #600]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f003 030c 	and.w	r3, r3, #12
 80071a0:	2b04      	cmp	r3, #4
 80071a2:	d00c      	beq.n	80071be <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071a4:	4b93      	ldr	r3, [pc, #588]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 030c 	and.w	r3, r3, #12
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d112      	bne.n	80071d6 <HAL_RCC_OscConfig+0x62>
 80071b0:	4b90      	ldr	r3, [pc, #576]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071bc:	d10b      	bne.n	80071d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071be:	4b8d      	ldr	r3, [pc, #564]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d06c      	beq.n	80072a4 <HAL_RCC_OscConfig+0x130>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d168      	bne.n	80072a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e275      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071de:	d106      	bne.n	80071ee <HAL_RCC_OscConfig+0x7a>
 80071e0:	4b84      	ldr	r3, [pc, #528]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a83      	ldr	r2, [pc, #524]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	e02e      	b.n	800724c <HAL_RCC_OscConfig+0xd8>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10c      	bne.n	8007210 <HAL_RCC_OscConfig+0x9c>
 80071f6:	4b7f      	ldr	r3, [pc, #508]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a7e      	ldr	r2, [pc, #504]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80071fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007200:	6013      	str	r3, [r2, #0]
 8007202:	4b7c      	ldr	r3, [pc, #496]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a7b      	ldr	r2, [pc, #492]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007208:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800720c:	6013      	str	r3, [r2, #0]
 800720e:	e01d      	b.n	800724c <HAL_RCC_OscConfig+0xd8>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007218:	d10c      	bne.n	8007234 <HAL_RCC_OscConfig+0xc0>
 800721a:	4b76      	ldr	r3, [pc, #472]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a75      	ldr	r2, [pc, #468]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007220:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007224:	6013      	str	r3, [r2, #0]
 8007226:	4b73      	ldr	r3, [pc, #460]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a72      	ldr	r2, [pc, #456]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800722c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007230:	6013      	str	r3, [r2, #0]
 8007232:	e00b      	b.n	800724c <HAL_RCC_OscConfig+0xd8>
 8007234:	4b6f      	ldr	r3, [pc, #444]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a6e      	ldr	r2, [pc, #440]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800723a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800723e:	6013      	str	r3, [r2, #0]
 8007240:	4b6c      	ldr	r3, [pc, #432]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a6b      	ldr	r2, [pc, #428]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800724a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d013      	beq.n	800727c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007254:	f7fc fbae 	bl	80039b4 <HAL_GetTick>
 8007258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800725a:	e008      	b.n	800726e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800725c:	f7fc fbaa 	bl	80039b4 <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	2b64      	cmp	r3, #100	; 0x64
 8007268:	d901      	bls.n	800726e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e229      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800726e:	4b61      	ldr	r3, [pc, #388]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d0f0      	beq.n	800725c <HAL_RCC_OscConfig+0xe8>
 800727a:	e014      	b.n	80072a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800727c:	f7fc fb9a 	bl	80039b4 <HAL_GetTick>
 8007280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007282:	e008      	b.n	8007296 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007284:	f7fc fb96 	bl	80039b4 <HAL_GetTick>
 8007288:	4602      	mov	r2, r0
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	2b64      	cmp	r3, #100	; 0x64
 8007290:	d901      	bls.n	8007296 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e215      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007296:	4b57      	ldr	r3, [pc, #348]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1f0      	bne.n	8007284 <HAL_RCC_OscConfig+0x110>
 80072a2:	e000      	b.n	80072a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 0302 	and.w	r3, r3, #2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d069      	beq.n	8007386 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80072b2:	4b50      	ldr	r3, [pc, #320]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f003 030c 	and.w	r3, r3, #12
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00b      	beq.n	80072d6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072be:	4b4d      	ldr	r3, [pc, #308]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f003 030c 	and.w	r3, r3, #12
 80072c6:	2b08      	cmp	r3, #8
 80072c8:	d11c      	bne.n	8007304 <HAL_RCC_OscConfig+0x190>
 80072ca:	4b4a      	ldr	r3, [pc, #296]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d116      	bne.n	8007304 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072d6:	4b47      	ldr	r3, [pc, #284]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d005      	beq.n	80072ee <HAL_RCC_OscConfig+0x17a>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d001      	beq.n	80072ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e1e9      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072ee:	4b41      	ldr	r3, [pc, #260]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	00db      	lsls	r3, r3, #3
 80072fc:	493d      	ldr	r1, [pc, #244]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007302:	e040      	b.n	8007386 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d023      	beq.n	8007354 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800730c:	4b39      	ldr	r3, [pc, #228]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a38      	ldr	r2, [pc, #224]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007312:	f043 0301 	orr.w	r3, r3, #1
 8007316:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007318:	f7fc fb4c 	bl	80039b4 <HAL_GetTick>
 800731c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800731e:	e008      	b.n	8007332 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007320:	f7fc fb48 	bl	80039b4 <HAL_GetTick>
 8007324:	4602      	mov	r2, r0
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	2b02      	cmp	r3, #2
 800732c:	d901      	bls.n	8007332 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800732e:	2303      	movs	r3, #3
 8007330:	e1c7      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007332:	4b30      	ldr	r3, [pc, #192]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b00      	cmp	r3, #0
 800733c:	d0f0      	beq.n	8007320 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800733e:	4b2d      	ldr	r3, [pc, #180]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	00db      	lsls	r3, r3, #3
 800734c:	4929      	ldr	r1, [pc, #164]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800734e:	4313      	orrs	r3, r2
 8007350:	600b      	str	r3, [r1, #0]
 8007352:	e018      	b.n	8007386 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007354:	4b27      	ldr	r3, [pc, #156]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a26      	ldr	r2, [pc, #152]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007360:	f7fc fb28 	bl	80039b4 <HAL_GetTick>
 8007364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007366:	e008      	b.n	800737a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007368:	f7fc fb24 	bl	80039b4 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	2b02      	cmp	r3, #2
 8007374:	d901      	bls.n	800737a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e1a3      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800737a:	4b1e      	ldr	r3, [pc, #120]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0302 	and.w	r3, r3, #2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1f0      	bne.n	8007368 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0308 	and.w	r3, r3, #8
 800738e:	2b00      	cmp	r3, #0
 8007390:	d038      	beq.n	8007404 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	695b      	ldr	r3, [r3, #20]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d019      	beq.n	80073ce <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800739a:	4b16      	ldr	r3, [pc, #88]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 800739c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800739e:	4a15      	ldr	r2, [pc, #84]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80073a0:	f043 0301 	orr.w	r3, r3, #1
 80073a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073a6:	f7fc fb05 	bl	80039b4 <HAL_GetTick>
 80073aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ac:	e008      	b.n	80073c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073ae:	f7fc fb01 	bl	80039b4 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d901      	bls.n	80073c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e180      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073c0:	4b0c      	ldr	r3, [pc, #48]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80073c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073c4:	f003 0302 	and.w	r3, r3, #2
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d0f0      	beq.n	80073ae <HAL_RCC_OscConfig+0x23a>
 80073cc:	e01a      	b.n	8007404 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073ce:	4b09      	ldr	r3, [pc, #36]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80073d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073d2:	4a08      	ldr	r2, [pc, #32]	; (80073f4 <HAL_RCC_OscConfig+0x280>)
 80073d4:	f023 0301 	bic.w	r3, r3, #1
 80073d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073da:	f7fc faeb 	bl	80039b4 <HAL_GetTick>
 80073de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073e0:	e00a      	b.n	80073f8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073e2:	f7fc fae7 	bl	80039b4 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d903      	bls.n	80073f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e166      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
 80073f4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073f8:	4b92      	ldr	r3, [pc, #584]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80073fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1ee      	bne.n	80073e2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0304 	and.w	r3, r3, #4
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 80a4 	beq.w	800755a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007412:	4b8c      	ldr	r3, [pc, #560]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10d      	bne.n	800743a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800741e:	4b89      	ldr	r3, [pc, #548]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	4a88      	ldr	r2, [pc, #544]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007428:	6413      	str	r3, [r2, #64]	; 0x40
 800742a:	4b86      	ldr	r3, [pc, #536]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 800742c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007432:	60bb      	str	r3, [r7, #8]
 8007434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007436:	2301      	movs	r3, #1
 8007438:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800743a:	4b83      	ldr	r3, [pc, #524]	; (8007648 <HAL_RCC_OscConfig+0x4d4>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007442:	2b00      	cmp	r3, #0
 8007444:	d118      	bne.n	8007478 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007446:	4b80      	ldr	r3, [pc, #512]	; (8007648 <HAL_RCC_OscConfig+0x4d4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a7f      	ldr	r2, [pc, #508]	; (8007648 <HAL_RCC_OscConfig+0x4d4>)
 800744c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007452:	f7fc faaf 	bl	80039b4 <HAL_GetTick>
 8007456:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007458:	e008      	b.n	800746c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800745a:	f7fc faab 	bl	80039b4 <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b64      	cmp	r3, #100	; 0x64
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e12a      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800746c:	4b76      	ldr	r3, [pc, #472]	; (8007648 <HAL_RCC_OscConfig+0x4d4>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0f0      	beq.n	800745a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d106      	bne.n	800748e <HAL_RCC_OscConfig+0x31a>
 8007480:	4b70      	ldr	r3, [pc, #448]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007484:	4a6f      	ldr	r2, [pc, #444]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007486:	f043 0301 	orr.w	r3, r3, #1
 800748a:	6713      	str	r3, [r2, #112]	; 0x70
 800748c:	e02d      	b.n	80074ea <HAL_RCC_OscConfig+0x376>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10c      	bne.n	80074b0 <HAL_RCC_OscConfig+0x33c>
 8007496:	4b6b      	ldr	r3, [pc, #428]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749a:	4a6a      	ldr	r2, [pc, #424]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 800749c:	f023 0301 	bic.w	r3, r3, #1
 80074a0:	6713      	str	r3, [r2, #112]	; 0x70
 80074a2:	4b68      	ldr	r3, [pc, #416]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074a6:	4a67      	ldr	r2, [pc, #412]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074a8:	f023 0304 	bic.w	r3, r3, #4
 80074ac:	6713      	str	r3, [r2, #112]	; 0x70
 80074ae:	e01c      	b.n	80074ea <HAL_RCC_OscConfig+0x376>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	2b05      	cmp	r3, #5
 80074b6:	d10c      	bne.n	80074d2 <HAL_RCC_OscConfig+0x35e>
 80074b8:	4b62      	ldr	r3, [pc, #392]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074bc:	4a61      	ldr	r2, [pc, #388]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074be:	f043 0304 	orr.w	r3, r3, #4
 80074c2:	6713      	str	r3, [r2, #112]	; 0x70
 80074c4:	4b5f      	ldr	r3, [pc, #380]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c8:	4a5e      	ldr	r2, [pc, #376]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074ca:	f043 0301 	orr.w	r3, r3, #1
 80074ce:	6713      	str	r3, [r2, #112]	; 0x70
 80074d0:	e00b      	b.n	80074ea <HAL_RCC_OscConfig+0x376>
 80074d2:	4b5c      	ldr	r3, [pc, #368]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074d6:	4a5b      	ldr	r2, [pc, #364]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074d8:	f023 0301 	bic.w	r3, r3, #1
 80074dc:	6713      	str	r3, [r2, #112]	; 0x70
 80074de:	4b59      	ldr	r3, [pc, #356]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e2:	4a58      	ldr	r2, [pc, #352]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80074e4:	f023 0304 	bic.w	r3, r3, #4
 80074e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d015      	beq.n	800751e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f2:	f7fc fa5f 	bl	80039b4 <HAL_GetTick>
 80074f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074f8:	e00a      	b.n	8007510 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074fa:	f7fc fa5b 	bl	80039b4 <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	f241 3288 	movw	r2, #5000	; 0x1388
 8007508:	4293      	cmp	r3, r2
 800750a:	d901      	bls.n	8007510 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	e0d8      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007510:	4b4c      	ldr	r3, [pc, #304]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007514:	f003 0302 	and.w	r3, r3, #2
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0ee      	beq.n	80074fa <HAL_RCC_OscConfig+0x386>
 800751c:	e014      	b.n	8007548 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751e:	f7fc fa49 	bl	80039b4 <HAL_GetTick>
 8007522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007524:	e00a      	b.n	800753c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007526:	f7fc fa45 	bl	80039b4 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	f241 3288 	movw	r2, #5000	; 0x1388
 8007534:	4293      	cmp	r3, r2
 8007536:	d901      	bls.n	800753c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e0c2      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800753c:	4b41      	ldr	r3, [pc, #260]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 800753e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007540:	f003 0302 	and.w	r3, r3, #2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1ee      	bne.n	8007526 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007548:	7dfb      	ldrb	r3, [r7, #23]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d105      	bne.n	800755a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800754e:	4b3d      	ldr	r3, [pc, #244]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007552:	4a3c      	ldr	r2, [pc, #240]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007554:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007558:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 80ae 	beq.w	80076c0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007564:	4b37      	ldr	r3, [pc, #220]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f003 030c 	and.w	r3, r3, #12
 800756c:	2b08      	cmp	r3, #8
 800756e:	d06d      	beq.n	800764c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	2b02      	cmp	r3, #2
 8007576:	d14b      	bne.n	8007610 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007578:	4b32      	ldr	r3, [pc, #200]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a31      	ldr	r2, [pc, #196]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 800757e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007582:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007584:	f7fc fa16 	bl	80039b4 <HAL_GetTick>
 8007588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800758a:	e008      	b.n	800759e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800758c:	f7fc fa12 	bl	80039b4 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	2b02      	cmp	r3, #2
 8007598:	d901      	bls.n	800759e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e091      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800759e:	4b29      	ldr	r3, [pc, #164]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1f0      	bne.n	800758c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	69da      	ldr	r2, [r3, #28]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	019b      	lsls	r3, r3, #6
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c0:	085b      	lsrs	r3, r3, #1
 80075c2:	3b01      	subs	r3, #1
 80075c4:	041b      	lsls	r3, r3, #16
 80075c6:	431a      	orrs	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075cc:	061b      	lsls	r3, r3, #24
 80075ce:	431a      	orrs	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d4:	071b      	lsls	r3, r3, #28
 80075d6:	491b      	ldr	r1, [pc, #108]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075dc:	4b19      	ldr	r3, [pc, #100]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a18      	ldr	r2, [pc, #96]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 80075e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075e8:	f7fc f9e4 	bl	80039b4 <HAL_GetTick>
 80075ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075ee:	e008      	b.n	8007602 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075f0:	f7fc f9e0 	bl	80039b4 <HAL_GetTick>
 80075f4:	4602      	mov	r2, r0
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d901      	bls.n	8007602 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e05f      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007602:	4b10      	ldr	r3, [pc, #64]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d0f0      	beq.n	80075f0 <HAL_RCC_OscConfig+0x47c>
 800760e:	e057      	b.n	80076c0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007610:	4b0c      	ldr	r3, [pc, #48]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a0b      	ldr	r2, [pc, #44]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007616:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800761a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761c:	f7fc f9ca 	bl	80039b4 <HAL_GetTick>
 8007620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007624:	f7fc f9c6 	bl	80039b4 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b02      	cmp	r3, #2
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e045      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007636:	4b03      	ldr	r3, [pc, #12]	; (8007644 <HAL_RCC_OscConfig+0x4d0>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1f0      	bne.n	8007624 <HAL_RCC_OscConfig+0x4b0>
 8007642:	e03d      	b.n	80076c0 <HAL_RCC_OscConfig+0x54c>
 8007644:	40023800 	.word	0x40023800
 8007648:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800764c:	4b1f      	ldr	r3, [pc, #124]	; (80076cc <HAL_RCC_OscConfig+0x558>)
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d030      	beq.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007664:	429a      	cmp	r2, r3
 8007666:	d129      	bne.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007672:	429a      	cmp	r2, r3
 8007674:	d122      	bne.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007676:	68fa      	ldr	r2, [r7, #12]
 8007678:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800767c:	4013      	ands	r3, r2
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007682:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007684:	4293      	cmp	r3, r2
 8007686:	d119      	bne.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007692:	085b      	lsrs	r3, r3, #1
 8007694:	3b01      	subs	r3, #1
 8007696:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007698:	429a      	cmp	r2, r3
 800769a:	d10f      	bne.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d107      	bne.n	80076bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076b6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d001      	beq.n	80076c0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e000      	b.n	80076c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3718      	adds	r7, #24
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	40023800 	.word	0x40023800

080076d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0d0      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80076e8:	4b6a      	ldr	r3, [pc, #424]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 030f 	and.w	r3, r3, #15
 80076f0:	683a      	ldr	r2, [r7, #0]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d910      	bls.n	8007718 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076f6:	4b67      	ldr	r3, [pc, #412]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f023 020f 	bic.w	r2, r3, #15
 80076fe:	4965      	ldr	r1, [pc, #404]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	4313      	orrs	r3, r2
 8007704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007706:	4b63      	ldr	r3, [pc, #396]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 030f 	and.w	r3, r3, #15
 800770e:	683a      	ldr	r2, [r7, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d001      	beq.n	8007718 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e0b8      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 0302 	and.w	r3, r3, #2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d020      	beq.n	8007766 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b00      	cmp	r3, #0
 800772e:	d005      	beq.n	800773c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007730:	4b59      	ldr	r3, [pc, #356]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	4a58      	ldr	r2, [pc, #352]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007736:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800773a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f003 0308 	and.w	r3, r3, #8
 8007744:	2b00      	cmp	r3, #0
 8007746:	d005      	beq.n	8007754 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007748:	4b53      	ldr	r3, [pc, #332]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	4a52      	ldr	r2, [pc, #328]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800774e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007752:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007754:	4b50      	ldr	r3, [pc, #320]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	494d      	ldr	r1, [pc, #308]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007762:	4313      	orrs	r3, r2
 8007764:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0301 	and.w	r3, r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	d040      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	2b01      	cmp	r3, #1
 8007778:	d107      	bne.n	800778a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800777a:	4b47      	ldr	r3, [pc, #284]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d115      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e07f      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	2b02      	cmp	r3, #2
 8007790:	d107      	bne.n	80077a2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007792:	4b41      	ldr	r3, [pc, #260]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e073      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077a2:	4b3d      	ldr	r3, [pc, #244]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e06b      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077b2:	4b39      	ldr	r3, [pc, #228]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f023 0203 	bic.w	r2, r3, #3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	4936      	ldr	r1, [pc, #216]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c4:	f7fc f8f6 	bl	80039b4 <HAL_GetTick>
 80077c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ca:	e00a      	b.n	80077e2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077cc:	f7fc f8f2 	bl	80039b4 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80077da:	4293      	cmp	r3, r2
 80077dc:	d901      	bls.n	80077e2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e053      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077e2:	4b2d      	ldr	r3, [pc, #180]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f003 020c 	and.w	r2, r3, #12
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d1eb      	bne.n	80077cc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80077f4:	4b27      	ldr	r3, [pc, #156]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 030f 	and.w	r3, r3, #15
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d210      	bcs.n	8007824 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007802:	4b24      	ldr	r3, [pc, #144]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f023 020f 	bic.w	r2, r3, #15
 800780a:	4922      	ldr	r1, [pc, #136]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	4313      	orrs	r3, r2
 8007810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007812:	4b20      	ldr	r3, [pc, #128]	; (8007894 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 030f 	and.w	r3, r3, #15
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	429a      	cmp	r2, r3
 800781e:	d001      	beq.n	8007824 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e032      	b.n	800788a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 0304 	and.w	r3, r3, #4
 800782c:	2b00      	cmp	r3, #0
 800782e:	d008      	beq.n	8007842 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007830:	4b19      	ldr	r3, [pc, #100]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	4916      	ldr	r1, [pc, #88]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800783e:	4313      	orrs	r3, r2
 8007840:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0308 	and.w	r3, r3, #8
 800784a:	2b00      	cmp	r3, #0
 800784c:	d009      	beq.n	8007862 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800784e:	4b12      	ldr	r3, [pc, #72]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	00db      	lsls	r3, r3, #3
 800785c:	490e      	ldr	r1, [pc, #56]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800785e:	4313      	orrs	r3, r2
 8007860:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007862:	f000 f831 	bl	80078c8 <HAL_RCC_GetSysClockFreq>
 8007866:	4601      	mov	r1, r0
 8007868:	4b0b      	ldr	r3, [pc, #44]	; (8007898 <HAL_RCC_ClockConfig+0x1c8>)
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	091b      	lsrs	r3, r3, #4
 800786e:	f003 030f 	and.w	r3, r3, #15
 8007872:	4a0a      	ldr	r2, [pc, #40]	; (800789c <HAL_RCC_ClockConfig+0x1cc>)
 8007874:	5cd3      	ldrb	r3, [r2, r3]
 8007876:	fa21 f303 	lsr.w	r3, r1, r3
 800787a:	4a09      	ldr	r2, [pc, #36]	; (80078a0 <HAL_RCC_ClockConfig+0x1d0>)
 800787c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800787e:	4b09      	ldr	r3, [pc, #36]	; (80078a4 <HAL_RCC_ClockConfig+0x1d4>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4618      	mov	r0, r3
 8007884:	f7fc f852 	bl	800392c <HAL_InitTick>

  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3710      	adds	r7, #16
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	40023c00 	.word	0x40023c00
 8007898:	40023800 	.word	0x40023800
 800789c:	08012bec 	.word	0x08012bec
 80078a0:	20000004 	.word	0x20000004
 80078a4:	20000020 	.word	0x20000020

080078a8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 80078ac:	4b05      	ldr	r3, [pc, #20]	; (80078c4 <HAL_RCC_EnableCSS+0x1c>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a04      	ldr	r2, [pc, #16]	; (80078c4 <HAL_RCC_EnableCSS+0x1c>)
 80078b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078b6:	6013      	str	r3, [r2, #0]
}
 80078b8:	bf00      	nop
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	40023800 	.word	0x40023800

080078c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80078ce:	2300      	movs	r3, #0
 80078d0:	607b      	str	r3, [r7, #4]
 80078d2:	2300      	movs	r3, #0
 80078d4:	60fb      	str	r3, [r7, #12]
 80078d6:	2300      	movs	r3, #0
 80078d8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80078da:	2300      	movs	r3, #0
 80078dc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80078de:	4b50      	ldr	r3, [pc, #320]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f003 030c 	and.w	r3, r3, #12
 80078e6:	2b04      	cmp	r3, #4
 80078e8:	d007      	beq.n	80078fa <HAL_RCC_GetSysClockFreq+0x32>
 80078ea:	2b08      	cmp	r3, #8
 80078ec:	d008      	beq.n	8007900 <HAL_RCC_GetSysClockFreq+0x38>
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f040 808d 	bne.w	8007a0e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078f4:	4b4b      	ldr	r3, [pc, #300]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x15c>)
 80078f6:	60bb      	str	r3, [r7, #8]
      break;
 80078f8:	e08c      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078fa:	4b4b      	ldr	r3, [pc, #300]	; (8007a28 <HAL_RCC_GetSysClockFreq+0x160>)
 80078fc:	60bb      	str	r3, [r7, #8]
      break;
 80078fe:	e089      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007900:	4b47      	ldr	r3, [pc, #284]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007908:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800790a:	4b45      	ldr	r3, [pc, #276]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d023      	beq.n	800795e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007916:	4b42      	ldr	r3, [pc, #264]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	099b      	lsrs	r3, r3, #6
 800791c:	f04f 0400 	mov.w	r4, #0
 8007920:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007924:	f04f 0200 	mov.w	r2, #0
 8007928:	ea03 0501 	and.w	r5, r3, r1
 800792c:	ea04 0602 	and.w	r6, r4, r2
 8007930:	4a3d      	ldr	r2, [pc, #244]	; (8007a28 <HAL_RCC_GetSysClockFreq+0x160>)
 8007932:	fb02 f106 	mul.w	r1, r2, r6
 8007936:	2200      	movs	r2, #0
 8007938:	fb02 f205 	mul.w	r2, r2, r5
 800793c:	440a      	add	r2, r1
 800793e:	493a      	ldr	r1, [pc, #232]	; (8007a28 <HAL_RCC_GetSysClockFreq+0x160>)
 8007940:	fba5 0101 	umull	r0, r1, r5, r1
 8007944:	1853      	adds	r3, r2, r1
 8007946:	4619      	mov	r1, r3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f04f 0400 	mov.w	r4, #0
 800794e:	461a      	mov	r2, r3
 8007950:	4623      	mov	r3, r4
 8007952:	f7f8 fccd 	bl	80002f0 <__aeabi_uldivmod>
 8007956:	4603      	mov	r3, r0
 8007958:	460c      	mov	r4, r1
 800795a:	60fb      	str	r3, [r7, #12]
 800795c:	e049      	b.n	80079f2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800795e:	4b30      	ldr	r3, [pc, #192]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	099b      	lsrs	r3, r3, #6
 8007964:	f04f 0400 	mov.w	r4, #0
 8007968:	f240 11ff 	movw	r1, #511	; 0x1ff
 800796c:	f04f 0200 	mov.w	r2, #0
 8007970:	ea03 0501 	and.w	r5, r3, r1
 8007974:	ea04 0602 	and.w	r6, r4, r2
 8007978:	4629      	mov	r1, r5
 800797a:	4632      	mov	r2, r6
 800797c:	f04f 0300 	mov.w	r3, #0
 8007980:	f04f 0400 	mov.w	r4, #0
 8007984:	0154      	lsls	r4, r2, #5
 8007986:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800798a:	014b      	lsls	r3, r1, #5
 800798c:	4619      	mov	r1, r3
 800798e:	4622      	mov	r2, r4
 8007990:	1b49      	subs	r1, r1, r5
 8007992:	eb62 0206 	sbc.w	r2, r2, r6
 8007996:	f04f 0300 	mov.w	r3, #0
 800799a:	f04f 0400 	mov.w	r4, #0
 800799e:	0194      	lsls	r4, r2, #6
 80079a0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80079a4:	018b      	lsls	r3, r1, #6
 80079a6:	1a5b      	subs	r3, r3, r1
 80079a8:	eb64 0402 	sbc.w	r4, r4, r2
 80079ac:	f04f 0100 	mov.w	r1, #0
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	00e2      	lsls	r2, r4, #3
 80079b6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80079ba:	00d9      	lsls	r1, r3, #3
 80079bc:	460b      	mov	r3, r1
 80079be:	4614      	mov	r4, r2
 80079c0:	195b      	adds	r3, r3, r5
 80079c2:	eb44 0406 	adc.w	r4, r4, r6
 80079c6:	f04f 0100 	mov.w	r1, #0
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	02a2      	lsls	r2, r4, #10
 80079d0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80079d4:	0299      	lsls	r1, r3, #10
 80079d6:	460b      	mov	r3, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	4618      	mov	r0, r3
 80079dc:	4621      	mov	r1, r4
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f04f 0400 	mov.w	r4, #0
 80079e4:	461a      	mov	r2, r3
 80079e6:	4623      	mov	r3, r4
 80079e8:	f7f8 fc82 	bl	80002f0 <__aeabi_uldivmod>
 80079ec:	4603      	mov	r3, r0
 80079ee:	460c      	mov	r4, r1
 80079f0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80079f2:	4b0b      	ldr	r3, [pc, #44]	; (8007a20 <HAL_RCC_GetSysClockFreq+0x158>)
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	0c1b      	lsrs	r3, r3, #16
 80079f8:	f003 0303 	and.w	r3, r3, #3
 80079fc:	3301      	adds	r3, #1
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a0a:	60bb      	str	r3, [r7, #8]
      break;
 8007a0c:	e002      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a0e:	4b05      	ldr	r3, [pc, #20]	; (8007a24 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007a10:	60bb      	str	r3, [r7, #8]
      break;
 8007a12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a14:	68bb      	ldr	r3, [r7, #8]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3714      	adds	r7, #20
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	40023800 	.word	0x40023800
 8007a24:	00f42400 	.word	0x00f42400
 8007a28:	017d7840 	.word	0x017d7840

08007a2c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a30:	4b03      	ldr	r3, [pc, #12]	; (8007a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8007a32:	681b      	ldr	r3, [r3, #0]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	20000004 	.word	0x20000004

08007a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a48:	f7ff fff0 	bl	8007a2c <HAL_RCC_GetHCLKFreq>
 8007a4c:	4601      	mov	r1, r0
 8007a4e:	4b05      	ldr	r3, [pc, #20]	; (8007a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	0a9b      	lsrs	r3, r3, #10
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	4a03      	ldr	r2, [pc, #12]	; (8007a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a5a:	5cd3      	ldrb	r3, [r2, r3]
 8007a5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	40023800 	.word	0x40023800
 8007a68:	08012bfc 	.word	0x08012bfc

08007a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007a70:	f7ff ffdc 	bl	8007a2c <HAL_RCC_GetHCLKFreq>
 8007a74:	4601      	mov	r1, r0
 8007a76:	4b05      	ldr	r3, [pc, #20]	; (8007a8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	0b5b      	lsrs	r3, r3, #13
 8007a7c:	f003 0307 	and.w	r3, r3, #7
 8007a80:	4a03      	ldr	r2, [pc, #12]	; (8007a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a82:	5cd3      	ldrb	r3, [r2, r3]
 8007a84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	40023800 	.word	0x40023800
 8007a90:	08012bfc 	.word	0x08012bfc

08007a94 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007a98:	4b06      	ldr	r3, [pc, #24]	; (8007ab4 <HAL_RCC_NMI_IRQHandler+0x20>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa0:	2b80      	cmp	r3, #128	; 0x80
 8007aa2:	d104      	bne.n	8007aae <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8007aa4:	f000 f80a 	bl	8007abc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8007aa8:	4b03      	ldr	r3, [pc, #12]	; (8007ab8 <HAL_RCC_NMI_IRQHandler+0x24>)
 8007aaa:	2280      	movs	r2, #128	; 0x80
 8007aac:	701a      	strb	r2, [r3, #0]
  }
}
 8007aae:	bf00      	nop
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	40023800 	.word	0x40023800
 8007ab8:	4002380e 	.word	0x4002380e

08007abc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8007abc:	b480      	push	{r7}
 8007abe:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
	...

08007acc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b088      	sub	sp, #32
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d012      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007af4:	4b69      	ldr	r3, [pc, #420]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	4a68      	ldr	r2, [pc, #416]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007afa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007afe:	6093      	str	r3, [r2, #8]
 8007b00:	4b66      	ldr	r3, [pc, #408]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b02:	689a      	ldr	r2, [r3, #8]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b08:	4964      	ldr	r1, [pc, #400]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d101      	bne.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007b16:	2301      	movs	r3, #1
 8007b18:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d017      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b26:	4b5d      	ldr	r3, [pc, #372]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b34:	4959      	ldr	r1, [pc, #356]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b36:	4313      	orrs	r3, r2
 8007b38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b44:	d101      	bne.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007b46:	2301      	movs	r3, #1
 8007b48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d101      	bne.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007b52:	2301      	movs	r3, #1
 8007b54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d017      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007b62:	4b4e      	ldr	r3, [pc, #312]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b70:	494a      	ldr	r1, [pc, #296]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b80:	d101      	bne.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007b82:	2301      	movs	r3, #1
 8007b84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d101      	bne.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0320 	and.w	r3, r3, #32
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f000 808b 	beq.w	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007bb0:	4b3a      	ldr	r3, [pc, #232]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb4:	4a39      	ldr	r2, [pc, #228]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bba:	6413      	str	r3, [r2, #64]	; 0x40
 8007bbc:	4b37      	ldr	r3, [pc, #220]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bc4:	60bb      	str	r3, [r7, #8]
 8007bc6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007bc8:	4b35      	ldr	r3, [pc, #212]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a34      	ldr	r2, [pc, #208]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bd4:	f7fb feee 	bl	80039b4 <HAL_GetTick>
 8007bd8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007bda:	e008      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bdc:	f7fb feea 	bl	80039b4 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	2b64      	cmp	r3, #100	; 0x64
 8007be8:	d901      	bls.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007bea:	2303      	movs	r3, #3
 8007bec:	e38d      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007bee:	4b2c      	ldr	r3, [pc, #176]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d0f0      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007bfa:	4b28      	ldr	r3, [pc, #160]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c02:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d035      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d02e      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c18:	4b20      	ldr	r3, [pc, #128]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c20:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c22:	4b1e      	ldr	r3, [pc, #120]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c26:	4a1d      	ldr	r2, [pc, #116]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c2c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c2e:	4b1b      	ldr	r3, [pc, #108]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c32:	4a1a      	ldr	r2, [pc, #104]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c38:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007c3a:	4a18      	ldr	r2, [pc, #96]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c40:	4b16      	ldr	r3, [pc, #88]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d114      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c4c:	f7fb feb2 	bl	80039b4 <HAL_GetTick>
 8007c50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c52:	e00a      	b.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c54:	f7fb feae 	bl	80039b4 <HAL_GetTick>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d901      	bls.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e34f      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c6a:	4b0c      	ldr	r3, [pc, #48]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0ee      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c82:	d111      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007c84:	4b05      	ldr	r3, [pc, #20]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007c90:	4b04      	ldr	r3, [pc, #16]	; (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007c92:	400b      	ands	r3, r1
 8007c94:	4901      	ldr	r1, [pc, #4]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	608b      	str	r3, [r1, #8]
 8007c9a:	e00b      	b.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007c9c:	40023800 	.word	0x40023800
 8007ca0:	40007000 	.word	0x40007000
 8007ca4:	0ffffcff 	.word	0x0ffffcff
 8007ca8:	4bb3      	ldr	r3, [pc, #716]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	4ab2      	ldr	r2, [pc, #712]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007cb2:	6093      	str	r3, [r2, #8]
 8007cb4:	4bb0      	ldr	r3, [pc, #704]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cc0:	49ad      	ldr	r1, [pc, #692]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0310 	and.w	r3, r3, #16
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d010      	beq.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007cd2:	4ba9      	ldr	r3, [pc, #676]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cd8:	4aa7      	ldr	r2, [pc, #668]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cde:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007ce2:	4ba5      	ldr	r3, [pc, #660]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007ce4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cec:	49a2      	ldr	r1, [pc, #648]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00a      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d00:	4b9d      	ldr	r3, [pc, #628]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d0e:	499a      	ldr	r1, [pc, #616]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d10:	4313      	orrs	r3, r2
 8007d12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00a      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007d22:	4b95      	ldr	r3, [pc, #596]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d30:	4991      	ldr	r1, [pc, #580]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d32:	4313      	orrs	r3, r2
 8007d34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00a      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d44:	4b8c      	ldr	r3, [pc, #560]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d52:	4989      	ldr	r1, [pc, #548]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d54:	4313      	orrs	r3, r2
 8007d56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00a      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d66:	4b84      	ldr	r3, [pc, #528]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d74:	4980      	ldr	r1, [pc, #512]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00a      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d88:	4b7b      	ldr	r3, [pc, #492]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d8e:	f023 0203 	bic.w	r2, r3, #3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d96:	4978      	ldr	r1, [pc, #480]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00a      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007daa:	4b73      	ldr	r3, [pc, #460]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db0:	f023 020c 	bic.w	r2, r3, #12
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007db8:	496f      	ldr	r1, [pc, #444]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00a      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007dcc:	4b6a      	ldr	r3, [pc, #424]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dd2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dda:	4967      	ldr	r1, [pc, #412]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007dee:	4b62      	ldr	r3, [pc, #392]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007df4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dfc:	495e      	ldr	r1, [pc, #376]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00a      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007e10:	4b59      	ldr	r3, [pc, #356]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1e:	4956      	ldr	r1, [pc, #344]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00a      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007e32:	4b51      	ldr	r3, [pc, #324]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e38:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e40:	494d      	ldr	r1, [pc, #308]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e42:	4313      	orrs	r3, r2
 8007e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00a      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007e54:	4b48      	ldr	r3, [pc, #288]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e5a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e62:	4945      	ldr	r1, [pc, #276]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00a      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007e76:	4b40      	ldr	r3, [pc, #256]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e84:	493c      	ldr	r1, [pc, #240]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00a      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007e98:	4b37      	ldr	r3, [pc, #220]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e9e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ea6:	4934      	ldr	r1, [pc, #208]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d011      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007eba:	4b2f      	ldr	r3, [pc, #188]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ec8:	492b      	ldr	r1, [pc, #172]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ed4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ed8:	d101      	bne.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007eda:	2301      	movs	r3, #1
 8007edc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0308 	and.w	r3, r3, #8
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007eea:	2301      	movs	r3, #1
 8007eec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00a      	beq.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007efa:	4b1f      	ldr	r3, [pc, #124]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f00:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f08:	491b      	ldr	r1, [pc, #108]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d00b      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007f1c:	4b16      	ldr	r3, [pc, #88]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f22:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f2c:	4912      	ldr	r1, [pc, #72]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00b      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007f40:	4b0d      	ldr	r3, [pc, #52]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f46:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f50:	4909      	ldr	r1, [pc, #36]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f52:	4313      	orrs	r3, r2
 8007f54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d00f      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007f64:	4b04      	ldr	r3, [pc, #16]	; (8007f78 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f6a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f74:	e002      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8007f76:	bf00      	nop
 8007f78:	40023800 	.word	0x40023800
 8007f7c:	4985      	ldr	r1, [pc, #532]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00b      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007f90:	4b80      	ldr	r3, [pc, #512]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f96:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fa0:	497c      	ldr	r1, [pc, #496]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d005      	beq.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fb6:	f040 80d6 	bne.w	8008166 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007fba:	4b76      	ldr	r3, [pc, #472]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a75      	ldr	r2, [pc, #468]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007fc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007fc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fc6:	f7fb fcf5 	bl	80039b4 <HAL_GetTick>
 8007fca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007fcc:	e008      	b.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007fce:	f7fb fcf1 	bl	80039b4 <HAL_GetTick>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	2b64      	cmp	r3, #100	; 0x64
 8007fda:	d901      	bls.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fdc:	2303      	movs	r3, #3
 8007fde:	e194      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007fe0:	4b6c      	ldr	r3, [pc, #432]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1f0      	bne.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d021      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d11d      	bne.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008000:	4b64      	ldr	r3, [pc, #400]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008002:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008006:	0c1b      	lsrs	r3, r3, #16
 8008008:	f003 0303 	and.w	r3, r3, #3
 800800c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800800e:	4b61      	ldr	r3, [pc, #388]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008014:	0e1b      	lsrs	r3, r3, #24
 8008016:	f003 030f 	and.w	r3, r3, #15
 800801a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	019a      	lsls	r2, r3, #6
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	041b      	lsls	r3, r3, #16
 8008026:	431a      	orrs	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	061b      	lsls	r3, r3, #24
 800802c:	431a      	orrs	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	071b      	lsls	r3, r3, #28
 8008034:	4957      	ldr	r1, [pc, #348]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008036:	4313      	orrs	r3, r2
 8008038:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d004      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008050:	d00a      	beq.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800805a:	2b00      	cmp	r3, #0
 800805c:	d02e      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008062:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008066:	d129      	bne.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008068:	4b4a      	ldr	r3, [pc, #296]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800806a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800806e:	0c1b      	lsrs	r3, r3, #16
 8008070:	f003 0303 	and.w	r3, r3, #3
 8008074:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008076:	4b47      	ldr	r3, [pc, #284]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008078:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800807c:	0f1b      	lsrs	r3, r3, #28
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	019a      	lsls	r2, r3, #6
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	041b      	lsls	r3, r3, #16
 800808e:	431a      	orrs	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	061b      	lsls	r3, r3, #24
 8008096:	431a      	orrs	r2, r3
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	071b      	lsls	r3, r3, #28
 800809c:	493d      	ldr	r1, [pc, #244]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800809e:	4313      	orrs	r3, r2
 80080a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80080a4:	4b3b      	ldr	r3, [pc, #236]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80080a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080aa:	f023 021f 	bic.w	r2, r3, #31
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b2:	3b01      	subs	r3, #1
 80080b4:	4937      	ldr	r1, [pc, #220]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d01d      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80080c8:	4b32      	ldr	r3, [pc, #200]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80080ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080ce:	0e1b      	lsrs	r3, r3, #24
 80080d0:	f003 030f 	and.w	r3, r3, #15
 80080d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80080d6:	4b2f      	ldr	r3, [pc, #188]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80080d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080dc:	0f1b      	lsrs	r3, r3, #28
 80080de:	f003 0307 	and.w	r3, r3, #7
 80080e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	019a      	lsls	r2, r3, #6
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	041b      	lsls	r3, r3, #16
 80080f0:	431a      	orrs	r2, r3
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	061b      	lsls	r3, r3, #24
 80080f6:	431a      	orrs	r2, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	071b      	lsls	r3, r3, #28
 80080fc:	4925      	ldr	r1, [pc, #148]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80080fe:	4313      	orrs	r3, r2
 8008100:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d011      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	019a      	lsls	r2, r3, #6
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	041b      	lsls	r3, r3, #16
 800811c:	431a      	orrs	r2, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	061b      	lsls	r3, r3, #24
 8008124:	431a      	orrs	r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	071b      	lsls	r3, r3, #28
 800812c:	4919      	ldr	r1, [pc, #100]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800812e:	4313      	orrs	r3, r2
 8008130:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008134:	4b17      	ldr	r3, [pc, #92]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a16      	ldr	r2, [pc, #88]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800813a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800813e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008140:	f7fb fc38 	bl	80039b4 <HAL_GetTick>
 8008144:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008146:	e008      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008148:	f7fb fc34 	bl	80039b4 <HAL_GetTick>
 800814c:	4602      	mov	r2, r0
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	2b64      	cmp	r3, #100	; 0x64
 8008154:	d901      	bls.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e0d7      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800815a:	4b0e      	ldr	r3, [pc, #56]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d0f0      	beq.n	8008148 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	2b01      	cmp	r3, #1
 800816a:	f040 80cd 	bne.w	8008308 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800816e:	4b09      	ldr	r3, [pc, #36]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a08      	ldr	r2, [pc, #32]	; (8008194 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008174:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008178:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800817a:	f7fb fc1b 	bl	80039b4 <HAL_GetTick>
 800817e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008180:	e00a      	b.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008182:	f7fb fc17 	bl	80039b4 <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	2b64      	cmp	r3, #100	; 0x64
 800818e:	d903      	bls.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e0ba      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8008194:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008198:	4b5e      	ldr	r3, [pc, #376]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081a4:	d0ed      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d009      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d02e      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d12a      	bne.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80081ce:	4b51      	ldr	r3, [pc, #324]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80081d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081d4:	0c1b      	lsrs	r3, r3, #16
 80081d6:	f003 0303 	and.w	r3, r3, #3
 80081da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80081dc:	4b4d      	ldr	r3, [pc, #308]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80081de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081e2:	0f1b      	lsrs	r3, r3, #28
 80081e4:	f003 0307 	and.w	r3, r3, #7
 80081e8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	019a      	lsls	r2, r3, #6
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	041b      	lsls	r3, r3, #16
 80081f4:	431a      	orrs	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	061b      	lsls	r3, r3, #24
 80081fc:	431a      	orrs	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	071b      	lsls	r3, r3, #28
 8008202:	4944      	ldr	r1, [pc, #272]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008204:	4313      	orrs	r3, r2
 8008206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800820a:	4b42      	ldr	r3, [pc, #264]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800820c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008210:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008218:	3b01      	subs	r3, #1
 800821a:	021b      	lsls	r3, r3, #8
 800821c:	493d      	ldr	r1, [pc, #244]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800821e:	4313      	orrs	r3, r2
 8008220:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800822c:	2b00      	cmp	r3, #0
 800822e:	d022      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008234:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008238:	d11d      	bne.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800823a:	4b36      	ldr	r3, [pc, #216]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800823c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008240:	0e1b      	lsrs	r3, r3, #24
 8008242:	f003 030f 	and.w	r3, r3, #15
 8008246:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008248:	4b32      	ldr	r3, [pc, #200]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800824a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800824e:	0f1b      	lsrs	r3, r3, #28
 8008250:	f003 0307 	and.w	r3, r3, #7
 8008254:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	019a      	lsls	r2, r3, #6
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	041b      	lsls	r3, r3, #16
 8008262:	431a      	orrs	r2, r3
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	061b      	lsls	r3, r3, #24
 8008268:	431a      	orrs	r2, r3
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	071b      	lsls	r3, r3, #28
 800826e:	4929      	ldr	r1, [pc, #164]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008270:	4313      	orrs	r3, r2
 8008272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0308 	and.w	r3, r3, #8
 800827e:	2b00      	cmp	r3, #0
 8008280:	d028      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008282:	4b24      	ldr	r3, [pc, #144]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008288:	0e1b      	lsrs	r3, r3, #24
 800828a:	f003 030f 	and.w	r3, r3, #15
 800828e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008290:	4b20      	ldr	r3, [pc, #128]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008296:	0c1b      	lsrs	r3, r3, #16
 8008298:	f003 0303 	and.w	r3, r3, #3
 800829c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	019a      	lsls	r2, r3, #6
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	041b      	lsls	r3, r3, #16
 80082a8:	431a      	orrs	r2, r3
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	061b      	lsls	r3, r3, #24
 80082ae:	431a      	orrs	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	071b      	lsls	r3, r3, #28
 80082b6:	4917      	ldr	r1, [pc, #92]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80082be:	4b15      	ldr	r3, [pc, #84]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082cc:	4911      	ldr	r1, [pc, #68]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80082d4:	4b0f      	ldr	r3, [pc, #60]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a0e      	ldr	r2, [pc, #56]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082e0:	f7fb fb68 	bl	80039b4 <HAL_GetTick>
 80082e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082e6:	e008      	b.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80082e8:	f7fb fb64 	bl	80039b4 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	2b64      	cmp	r3, #100	; 0x64
 80082f4:	d901      	bls.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082f6:	2303      	movs	r3, #3
 80082f8:	e007      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082fa:	4b06      	ldr	r3, [pc, #24]	; (8008314 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008302:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008306:	d1ef      	bne.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3720      	adds	r7, #32
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	40023800 	.word	0x40023800

08008318 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d101      	bne.n	800832a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e06b      	b.n	8008402 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	7f5b      	ldrb	r3, [r3, #29]
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b00      	cmp	r3, #0
 8008332:	d105      	bne.n	8008340 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f7fa fe82 	bl	8003044 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2202      	movs	r2, #2
 8008344:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	22ca      	movs	r2, #202	; 0xca
 800834c:	625a      	str	r2, [r3, #36]	; 0x24
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2253      	movs	r2, #83	; 0x53
 8008354:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 fa96 	bl	8008888 <RTC_EnterInitMode>
 800835c:	4603      	mov	r3, r0
 800835e:	2b00      	cmp	r3, #0
 8008360:	d008      	beq.n	8008374 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	22ff      	movs	r2, #255	; 0xff
 8008368:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2204      	movs	r2, #4
 800836e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e046      	b.n	8008402 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6899      	ldr	r1, [r3, #8]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	4b23      	ldr	r3, [pc, #140]	; (800840c <HAL_RTC_Init+0xf4>)
 8008380:	400b      	ands	r3, r1
 8008382:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6899      	ldr	r1, [r3, #8]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	685a      	ldr	r2, [r3, #4]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	691b      	ldr	r3, [r3, #16]
 8008392:	431a      	orrs	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	431a      	orrs	r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	430a      	orrs	r2, r1
 80083a0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	68d2      	ldr	r2, [r2, #12]
 80083aa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6919      	ldr	r1, [r3, #16]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	041a      	lsls	r2, r3, #16
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68da      	ldr	r2, [r3, #12]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083ce:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f022 0208 	bic.w	r2, r2, #8
 80083de:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	699a      	ldr	r2, [r3, #24]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	430a      	orrs	r2, r1
 80083f0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	22ff      	movs	r2, #255	; 0xff
 80083f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008400:	2300      	movs	r3, #0
  }
}
 8008402:	4618      	mov	r0, r3
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	ff8fffbf 	.word	0xff8fffbf

08008410 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008410:	b590      	push	{r4, r7, lr}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800841c:	2300      	movs	r3, #0
 800841e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	7f1b      	ldrb	r3, [r3, #28]
 8008424:	2b01      	cmp	r3, #1
 8008426:	d101      	bne.n	800842c <HAL_RTC_SetTime+0x1c>
 8008428:	2302      	movs	r3, #2
 800842a:	e0a8      	b.n	800857e <HAL_RTC_SetTime+0x16e>
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2201      	movs	r2, #1
 8008430:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2202      	movs	r2, #2
 8008436:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d126      	bne.n	800848c <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008448:	2b00      	cmp	r3, #0
 800844a:	d102      	bne.n	8008452 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	2200      	movs	r2, #0
 8008450:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	4618      	mov	r0, r3
 8008458:	f000 fa42 	bl	80088e0 <RTC_ByteToBcd2>
 800845c:	4603      	mov	r3, r0
 800845e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	785b      	ldrb	r3, [r3, #1]
 8008464:	4618      	mov	r0, r3
 8008466:	f000 fa3b 	bl	80088e0 <RTC_ByteToBcd2>
 800846a:	4603      	mov	r3, r0
 800846c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800846e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	789b      	ldrb	r3, [r3, #2]
 8008474:	4618      	mov	r0, r3
 8008476:	f000 fa33 	bl	80088e0 <RTC_ByteToBcd2>
 800847a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800847c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	7b1b      	ldrb	r3, [r3, #12]
 8008484:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008486:	4313      	orrs	r3, r2
 8008488:	617b      	str	r3, [r7, #20]
 800848a:	e018      	b.n	80084be <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008496:	2b00      	cmp	r3, #0
 8008498:	d102      	bne.n	80084a0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	2200      	movs	r2, #0
 800849e:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	785b      	ldrb	r3, [r3, #1]
 80084aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084ac:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80084ae:	68ba      	ldr	r2, [r7, #8]
 80084b0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80084b2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	7b1b      	ldrb	r3, [r3, #12]
 80084b8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80084ba:	4313      	orrs	r3, r2
 80084bc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	22ca      	movs	r2, #202	; 0xca
 80084c4:	625a      	str	r2, [r3, #36]	; 0x24
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2253      	movs	r2, #83	; 0x53
 80084cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f000 f9da 	bl	8008888 <RTC_EnterInitMode>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00b      	beq.n	80084f2 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	22ff      	movs	r2, #255	; 0xff
 80084e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2204      	movs	r2, #4
 80084e6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e045      	b.n	800857e <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	6979      	ldr	r1, [r7, #20]
 80084f8:	4b23      	ldr	r3, [pc, #140]	; (8008588 <HAL_RTC_SetTime+0x178>)
 80084fa:	400b      	ands	r3, r1
 80084fc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	689a      	ldr	r2, [r3, #8]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800850c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	6899      	ldr	r1, [r3, #8]
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	691a      	ldr	r2, [r3, #16]
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	431a      	orrs	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	430a      	orrs	r2, r1
 8008524:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008534:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	f003 0320 	and.w	r3, r3, #32
 8008540:	2b00      	cmp	r3, #0
 8008542:	d111      	bne.n	8008568 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008544:	68f8      	ldr	r0, [r7, #12]
 8008546:	f000 f977 	bl	8008838 <HAL_RTC_WaitForSynchro>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00b      	beq.n	8008568 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	22ff      	movs	r2, #255	; 0xff
 8008556:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2204      	movs	r2, #4
 800855c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e00a      	b.n	800857e <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	22ff      	movs	r2, #255	; 0xff
 800856e:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2201      	movs	r2, #1
 8008574:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800857c:	2300      	movs	r3, #0
  }
}
 800857e:	4618      	mov	r0, r3
 8008580:	371c      	adds	r7, #28
 8008582:	46bd      	mov	sp, r7
 8008584:	bd90      	pop	{r4, r7, pc}
 8008586:	bf00      	nop
 8008588:	007f7f7f 	.word	0x007f7f7f

0800858c <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b086      	sub	sp, #24
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008598:	2300      	movs	r3, #0
 800859a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	4b22      	ldr	r3, [pc, #136]	; (8008644 <HAL_RTC_GetTime+0xb8>)
 80085bc:	4013      	ands	r3, r2
 80085be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	0c1b      	lsrs	r3, r3, #16
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	0a1b      	lsrs	r3, r3, #8
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085e8:	b2da      	uxtb	r2, r3
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	0c1b      	lsrs	r3, r3, #16
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085f8:	b2da      	uxtb	r2, r3
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d11a      	bne.n	800863a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	4618      	mov	r0, r3
 800860a:	f000 f987 	bl	800891c <RTC_Bcd2ToByte>
 800860e:	4603      	mov	r3, r0
 8008610:	461a      	mov	r2, r3
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	785b      	ldrb	r3, [r3, #1]
 800861a:	4618      	mov	r0, r3
 800861c:	f000 f97e 	bl	800891c <RTC_Bcd2ToByte>
 8008620:	4603      	mov	r3, r0
 8008622:	461a      	mov	r2, r3
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	789b      	ldrb	r3, [r3, #2]
 800862c:	4618      	mov	r0, r3
 800862e:	f000 f975 	bl	800891c <RTC_Bcd2ToByte>
 8008632:	4603      	mov	r3, r0
 8008634:	461a      	mov	r2, r3
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}
 8008644:	007f7f7f 	.word	0x007f7f7f

08008648 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008648:	b590      	push	{r4, r7, lr}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8008654:	2300      	movs	r3, #0
 8008656:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	7f1b      	ldrb	r3, [r3, #28]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d101      	bne.n	8008664 <HAL_RTC_SetDate+0x1c>
 8008660:	2302      	movs	r3, #2
 8008662:	e092      	b.n	800878a <HAL_RTC_SetDate+0x142>
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2201      	movs	r2, #1
 8008668:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2202      	movs	r2, #2
 800866e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10e      	bne.n	8008694 <HAL_RTC_SetDate+0x4c>
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	785b      	ldrb	r3, [r3, #1]
 800867a:	f003 0310 	and.w	r3, r3, #16
 800867e:	2b00      	cmp	r3, #0
 8008680:	d008      	beq.n	8008694 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	785b      	ldrb	r3, [r3, #1]
 8008686:	f023 0310 	bic.w	r3, r3, #16
 800868a:	b2db      	uxtb	r3, r3
 800868c:	330a      	adds	r3, #10
 800868e:	b2da      	uxtb	r2, r3
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d11c      	bne.n	80086d4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	78db      	ldrb	r3, [r3, #3]
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 f91e 	bl	80088e0 <RTC_ByteToBcd2>
 80086a4:	4603      	mov	r3, r0
 80086a6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	785b      	ldrb	r3, [r3, #1]
 80086ac:	4618      	mov	r0, r3
 80086ae:	f000 f917 	bl	80088e0 <RTC_ByteToBcd2>
 80086b2:	4603      	mov	r3, r0
 80086b4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80086b6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	789b      	ldrb	r3, [r3, #2]
 80086bc:	4618      	mov	r0, r3
 80086be:	f000 f90f 	bl	80088e0 <RTC_ByteToBcd2>
 80086c2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80086c4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80086ce:	4313      	orrs	r3, r2
 80086d0:	617b      	str	r3, [r7, #20]
 80086d2:	e00e      	b.n	80086f2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	78db      	ldrb	r3, [r3, #3]
 80086d8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	785b      	ldrb	r3, [r3, #1]
 80086de:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80086e0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80086e2:	68ba      	ldr	r2, [r7, #8]
 80086e4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 80086e6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80086ee:	4313      	orrs	r3, r2
 80086f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	22ca      	movs	r2, #202	; 0xca
 80086f8:	625a      	str	r2, [r3, #36]	; 0x24
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2253      	movs	r2, #83	; 0x53
 8008700:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	f000 f8c0 	bl	8008888 <RTC_EnterInitMode>
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	22ff      	movs	r2, #255	; 0xff
 8008714:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2204      	movs	r2, #4
 800871a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2200      	movs	r2, #0
 8008720:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	e031      	b.n	800878a <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	6979      	ldr	r1, [r7, #20]
 800872c:	4b19      	ldr	r3, [pc, #100]	; (8008794 <HAL_RTC_SetDate+0x14c>)
 800872e:	400b      	ands	r3, r1
 8008730:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68da      	ldr	r2, [r3, #12]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008740:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f003 0320 	and.w	r3, r3, #32
 800874c:	2b00      	cmp	r3, #0
 800874e:	d111      	bne.n	8008774 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 f871 	bl	8008838 <HAL_RTC_WaitForSynchro>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00b      	beq.n	8008774 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	22ff      	movs	r2, #255	; 0xff
 8008762:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2204      	movs	r2, #4
 8008768:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e00a      	b.n	800878a <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	22ff      	movs	r2, #255	; 0xff
 800877a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2201      	movs	r2, #1
 8008780:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008788:	2300      	movs	r3, #0
  }
}
 800878a:	4618      	mov	r0, r3
 800878c:	371c      	adds	r7, #28
 800878e:	46bd      	mov	sp, r7
 8008790:	bd90      	pop	{r4, r7, pc}
 8008792:	bf00      	nop
 8008794:	00ffff3f 	.word	0x00ffff3f

08008798 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b086      	sub	sp, #24
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80087a4:	2300      	movs	r3, #0
 80087a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	685a      	ldr	r2, [r3, #4]
 80087ae:	4b21      	ldr	r3, [pc, #132]	; (8008834 <HAL_RTC_GetDate+0x9c>)
 80087b0:	4013      	ands	r3, r2
 80087b2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	0c1b      	lsrs	r3, r3, #16
 80087b8:	b2da      	uxtb	r2, r3
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	0a1b      	lsrs	r3, r3, #8
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	f003 031f 	and.w	r3, r3, #31
 80087c8:	b2da      	uxtb	r2, r3
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087d6:	b2da      	uxtb	r2, r3
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	0b5b      	lsrs	r3, r3, #13
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d11a      	bne.n	8008828 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	78db      	ldrb	r3, [r3, #3]
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 f890 	bl	800891c <RTC_Bcd2ToByte>
 80087fc:	4603      	mov	r3, r0
 80087fe:	461a      	mov	r2, r3
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	785b      	ldrb	r3, [r3, #1]
 8008808:	4618      	mov	r0, r3
 800880a:	f000 f887 	bl	800891c <RTC_Bcd2ToByte>
 800880e:	4603      	mov	r3, r0
 8008810:	461a      	mov	r2, r3
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	789b      	ldrb	r3, [r3, #2]
 800881a:	4618      	mov	r0, r3
 800881c:	f000 f87e 	bl	800891c <RTC_Bcd2ToByte>
 8008820:	4603      	mov	r3, r0
 8008822:	461a      	mov	r2, r3
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3718      	adds	r7, #24
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	00ffff3f 	.word	0x00ffff3f

08008838 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008840:	2300      	movs	r3, #0
 8008842:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68da      	ldr	r2, [r3, #12]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008852:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008854:	f7fb f8ae 	bl	80039b4 <HAL_GetTick>
 8008858:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800885a:	e009      	b.n	8008870 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800885c:	f7fb f8aa 	bl	80039b4 <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800886a:	d901      	bls.n	8008870 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800886c:	2303      	movs	r3, #3
 800886e:	e007      	b.n	8008880 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	f003 0320 	and.w	r3, r3, #32
 800887a:	2b00      	cmp	r3, #0
 800887c:	d0ee      	beq.n	800885c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008890:	2300      	movs	r3, #0
 8008892:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d119      	bne.n	80088d6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f04f 32ff 	mov.w	r2, #4294967295
 80088aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80088ac:	f7fb f882 	bl	80039b4 <HAL_GetTick>
 80088b0:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80088b2:	e009      	b.n	80088c8 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80088b4:	f7fb f87e 	bl	80039b4 <HAL_GetTick>
 80088b8:	4602      	mov	r2, r0
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088c2:	d901      	bls.n	80088c8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80088c4:	2303      	movs	r3, #3
 80088c6:	e007      	b.n	80088d8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d0ee      	beq.n	80088b4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	4603      	mov	r3, r0
 80088e8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 80088ea:	2300      	movs	r3, #0
 80088ec:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 80088ee:	e005      	b.n	80088fc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3301      	adds	r3, #1
 80088f4:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 80088f6:	79fb      	ldrb	r3, [r7, #7]
 80088f8:	3b0a      	subs	r3, #10
 80088fa:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 80088fc:	79fb      	ldrb	r3, [r7, #7]
 80088fe:	2b09      	cmp	r3, #9
 8008900:	d8f6      	bhi.n	80088f0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	b2db      	uxtb	r3, r3
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	b2da      	uxtb	r2, r3
 800890a:	79fb      	ldrb	r3, [r7, #7]
 800890c:	4313      	orrs	r3, r2
 800890e:	b2db      	uxtb	r3, r3
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	4603      	mov	r3, r0
 8008924:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8008926:	2300      	movs	r3, #0
 8008928:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800892a:	79fb      	ldrb	r3, [r7, #7]
 800892c:	091b      	lsrs	r3, r3, #4
 800892e:	b2db      	uxtb	r3, r3
 8008930:	461a      	mov	r2, r3
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	005b      	lsls	r3, r3, #1
 800893a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800893c:	79fb      	ldrb	r3, [r7, #7]
 800893e:	f003 030f 	and.w	r3, r3, #15
 8008942:	b2da      	uxtb	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	b2db      	uxtb	r3, r3
 8008948:	4413      	add	r3, r2
 800894a:	b2db      	uxtb	r3, r3
}
 800894c:	4618      	mov	r0, r3
 800894e:	3714      	adds	r7, #20
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d101      	bne.n	800896a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e084      	b.n	8008a74 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008976:	b2db      	uxtb	r3, r3
 8008978:	2b00      	cmp	r3, #0
 800897a:	d106      	bne.n	800898a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7fa fbd9 	bl	800313c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2202      	movs	r2, #2
 800898e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089a0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089aa:	d902      	bls.n	80089b2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80089ac:	2300      	movs	r3, #0
 80089ae:	60fb      	str	r3, [r7, #12]
 80089b0:	e002      	b.n	80089b8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80089b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089b6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80089c0:	d007      	beq.n	80089d2 <HAL_SPI_Init+0x7a>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089ca:	d002      	beq.n	80089d2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089e2:	d903      	bls.n	80089ec <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2202      	movs	r2, #2
 80089e8:	631a      	str	r2, [r3, #48]	; 0x30
 80089ea:	e002      	b.n	80089f2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	431a      	orrs	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	431a      	orrs	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	431a      	orrs	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	699b      	ldr	r3, [r3, #24]
 8008a0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a10:	431a      	orrs	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	431a      	orrs	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	ea42 0103 	orr.w	r1, r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	430a      	orrs	r2, r1
 8008a2a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	699b      	ldr	r3, [r3, #24]
 8008a30:	0c1b      	lsrs	r3, r3, #16
 8008a32:	f003 0204 	and.w	r2, r3, #4
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3a:	431a      	orrs	r2, r3
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a40:	431a      	orrs	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	ea42 0103 	orr.w	r1, r2, r3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68fa      	ldr	r2, [r7, #12]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69da      	ldr	r2, [r3, #28]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008a72:	2300      	movs	r3, #0
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3710      	adds	r7, #16
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b088      	sub	sp, #32
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	603b      	str	r3, [r7, #0]
 8008a88:	4613      	mov	r3, r2
 8008a8a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d101      	bne.n	8008a9e <HAL_SPI_Transmit+0x22>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e150      	b.n	8008d40 <HAL_SPI_Transmit+0x2c4>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008aa6:	f7fa ff85 	bl	80039b4 <HAL_GetTick>
 8008aaa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008aac:	88fb      	ldrh	r3, [r7, #6]
 8008aae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d002      	beq.n	8008ac2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008abc:	2302      	movs	r3, #2
 8008abe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ac0:	e135      	b.n	8008d2e <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d002      	beq.n	8008ace <HAL_SPI_Transmit+0x52>
 8008ac8:	88fb      	ldrh	r3, [r7, #6]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d102      	bne.n	8008ad4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ad2:	e12c      	b.n	8008d2e <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2203      	movs	r2, #3
 8008ad8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	68ba      	ldr	r2, [r7, #8]
 8008ae6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	88fa      	ldrh	r2, [r7, #6]
 8008aec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	88fa      	ldrh	r2, [r7, #6]
 8008af2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b1e:	d107      	bne.n	8008b30 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3a:	2b40      	cmp	r3, #64	; 0x40
 8008b3c:	d007      	beq.n	8008b4e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b56:	d94b      	bls.n	8008bf0 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <HAL_SPI_Transmit+0xea>
 8008b60:	8afb      	ldrh	r3, [r7, #22]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d13e      	bne.n	8008be4 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b6a:	881a      	ldrh	r2, [r3, #0]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b76:	1c9a      	adds	r2, r3, #2
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	3b01      	subs	r3, #1
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008b8a:	e02b      	b.n	8008be4 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	f003 0302 	and.w	r3, r3, #2
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d112      	bne.n	8008bc0 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b9e:	881a      	ldrh	r2, [r3, #0]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008baa:	1c9a      	adds	r2, r3, #2
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008bbe:	e011      	b.n	8008be4 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bc0:	f7fa fef8 	bl	80039b4 <HAL_GetTick>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	683a      	ldr	r2, [r7, #0]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d803      	bhi.n	8008bd8 <HAL_SPI_Transmit+0x15c>
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd6:	d102      	bne.n	8008bde <HAL_SPI_Transmit+0x162>
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d102      	bne.n	8008be4 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008be2:	e0a4      	b.n	8008d2e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d1ce      	bne.n	8008b8c <HAL_SPI_Transmit+0x110>
 8008bee:	e07c      	b.n	8008cea <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <HAL_SPI_Transmit+0x182>
 8008bf8:	8afb      	ldrh	r3, [r7, #22]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d170      	bne.n	8008ce0 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d912      	bls.n	8008c2e <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0c:	881a      	ldrh	r2, [r3, #0]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c18:	1c9a      	adds	r2, r3, #2
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	3b02      	subs	r3, #2
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c2c:	e058      	b.n	8008ce0 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	330c      	adds	r3, #12
 8008c38:	7812      	ldrb	r2, [r2, #0]
 8008c3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c40:	1c5a      	adds	r2, r3, #1
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008c54:	e044      	b.n	8008ce0 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f003 0302 	and.w	r3, r3, #2
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d12b      	bne.n	8008cbc <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d912      	bls.n	8008c94 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	881a      	ldrh	r2, [r3, #0]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7e:	1c9a      	adds	r2, r3, #2
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	3b02      	subs	r3, #2
 8008c8c:	b29a      	uxth	r2, r3
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c92:	e025      	b.n	8008ce0 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	330c      	adds	r3, #12
 8008c9e:	7812      	ldrb	r2, [r2, #0]
 8008ca0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cba:	e011      	b.n	8008ce0 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cbc:	f7fa fe7a 	bl	80039b4 <HAL_GetTick>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	1ad3      	subs	r3, r2, r3
 8008cc6:	683a      	ldr	r2, [r7, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d803      	bhi.n	8008cd4 <HAL_SPI_Transmit+0x258>
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd2:	d102      	bne.n	8008cda <HAL_SPI_Transmit+0x25e>
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d102      	bne.n	8008ce0 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008cde:	e026      	b.n	8008d2e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1b5      	bne.n	8008c56 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	68f8      	ldr	r0, [r7, #12]
 8008cf0:	f000 fca2 	bl	8009638 <SPI_EndRxTxTransaction>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d002      	beq.n	8008d00 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10a      	bne.n	8008d1e <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d08:	2300      	movs	r3, #0
 8008d0a:	613b      	str	r3, [r7, #16]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	613b      	str	r3, [r7, #16]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	613b      	str	r3, [r7, #16]
 8008d1c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d002      	beq.n	8008d2c <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	77fb      	strb	r3, [r7, #31]
 8008d2a:	e000      	b.n	8008d2e <HAL_SPI_Transmit+0x2b2>
  }

error:
 8008d2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008d3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3720      	adds	r7, #32
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b088      	sub	sp, #32
 8008d4c:	af02      	add	r7, sp, #8
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	603b      	str	r3, [r7, #0]
 8008d54:	4613      	mov	r3, r2
 8008d56:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d64:	d112      	bne.n	8008d8c <HAL_SPI_Receive+0x44>
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10e      	bne.n	8008d8c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2204      	movs	r2, #4
 8008d72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008d76:	88fa      	ldrh	r2, [r7, #6]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	68ba      	ldr	r2, [r7, #8]
 8008d80:	68b9      	ldr	r1, [r7, #8]
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f000 f908 	bl	8008f98 <HAL_SPI_TransmitReceive>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	e101      	b.n	8008f90 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d101      	bne.n	8008d9a <HAL_SPI_Receive+0x52>
 8008d96:	2302      	movs	r3, #2
 8008d98:	e0fa      	b.n	8008f90 <HAL_SPI_Receive+0x248>
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008da2:	f7fa fe07 	bl	80039b4 <HAL_GetTick>
 8008da6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d002      	beq.n	8008dba <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008db4:	2302      	movs	r3, #2
 8008db6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008db8:	e0e1      	b.n	8008f7e <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <HAL_SPI_Receive+0x7e>
 8008dc0:	88fb      	ldrh	r3, [r7, #6]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d102      	bne.n	8008dcc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dca:	e0d8      	b.n	8008f7e <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2204      	movs	r2, #4
 8008dd0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	88fa      	ldrh	r2, [r7, #6]
 8008de4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	88fa      	ldrh	r2, [r7, #6]
 8008dec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2200      	movs	r2, #0
 8008e06:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e16:	d908      	bls.n	8008e2a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e26:	605a      	str	r2, [r3, #4]
 8008e28:	e007      	b.n	8008e3a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e38:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e42:	d107      	bne.n	8008e54 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e52:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e5e:	2b40      	cmp	r3, #64	; 0x40
 8008e60:	d007      	beq.n	8008e72 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e70:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e7a:	d867      	bhi.n	8008f4c <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008e7c:	e030      	b.n	8008ee0 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f003 0301 	and.w	r3, r3, #1
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d117      	bne.n	8008ebc <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f103 020c 	add.w	r2, r3, #12
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e98:	7812      	ldrb	r2, [r2, #0]
 8008e9a:	b2d2      	uxtb	r2, r2
 8008e9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ea2:	1c5a      	adds	r2, r3, #1
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	b29a      	uxth	r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008eba:	e011      	b.n	8008ee0 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ebc:	f7fa fd7a 	bl	80039b4 <HAL_GetTick>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	683a      	ldr	r2, [r7, #0]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d803      	bhi.n	8008ed4 <HAL_SPI_Receive+0x18c>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed2:	d102      	bne.n	8008eda <HAL_SPI_Receive+0x192>
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d102      	bne.n	8008ee0 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8008eda:	2303      	movs	r3, #3
 8008edc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008ede:	e04e      	b.n	8008f7e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d1c8      	bne.n	8008e7e <HAL_SPI_Receive+0x136>
 8008eec:	e034      	b.n	8008f58 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d115      	bne.n	8008f28 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f06:	b292      	uxth	r2, r2
 8008f08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f0e:	1c9a      	adds	r2, r3, #2
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	b29a      	uxth	r2, r3
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008f26:	e011      	b.n	8008f4c <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f28:	f7fa fd44 	bl	80039b4 <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	683a      	ldr	r2, [r7, #0]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d803      	bhi.n	8008f40 <HAL_SPI_Receive+0x1f8>
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3e:	d102      	bne.n	8008f46 <HAL_SPI_Receive+0x1fe>
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d102      	bne.n	8008f4c <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8008f46:	2303      	movs	r3, #3
 8008f48:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008f4a:	e018      	b.n	8008f7e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1ca      	bne.n	8008eee <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	6839      	ldr	r1, [r7, #0]
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 fb13 	bl	8009588 <SPI_EndRxTransaction>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d002      	beq.n	8008f6e <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2220      	movs	r2, #32
 8008f6c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d002      	beq.n	8008f7c <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	75fb      	strb	r3, [r7, #23]
 8008f7a:	e000      	b.n	8008f7e <HAL_SPI_Receive+0x236>
  }

error :
 8008f7c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b08a      	sub	sp, #40	; 0x28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d101      	bne.n	8008fbe <HAL_SPI_TransmitReceive+0x26>
 8008fba:	2302      	movs	r3, #2
 8008fbc:	e1fb      	b.n	80093b6 <HAL_SPI_TransmitReceive+0x41e>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008fc6:	f7fa fcf5 	bl	80039b4 <HAL_GetTick>
 8008fca:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008fd2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008fda:	887b      	ldrh	r3, [r7, #2]
 8008fdc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008fde:	887b      	ldrh	r3, [r7, #2]
 8008fe0:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008fe2:	7efb      	ldrb	r3, [r7, #27]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d00e      	beq.n	8009006 <HAL_SPI_TransmitReceive+0x6e>
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fee:	d106      	bne.n	8008ffe <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d102      	bne.n	8008ffe <HAL_SPI_TransmitReceive+0x66>
 8008ff8:	7efb      	ldrb	r3, [r7, #27]
 8008ffa:	2b04      	cmp	r3, #4
 8008ffc:	d003      	beq.n	8009006 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008ffe:	2302      	movs	r3, #2
 8009000:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009004:	e1cd      	b.n	80093a2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d005      	beq.n	8009018 <HAL_SPI_TransmitReceive+0x80>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d002      	beq.n	8009018 <HAL_SPI_TransmitReceive+0x80>
 8009012:	887b      	ldrh	r3, [r7, #2]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d103      	bne.n	8009020 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800901e:	e1c0      	b.n	80093a2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b04      	cmp	r3, #4
 800902a:	d003      	beq.n	8009034 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2205      	movs	r2, #5
 8009030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	887a      	ldrh	r2, [r7, #2]
 8009044:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	887a      	ldrh	r2, [r7, #2]
 800904c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	887a      	ldrh	r2, [r7, #2]
 800905a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	887a      	ldrh	r2, [r7, #2]
 8009060:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009076:	d802      	bhi.n	800907e <HAL_SPI_TransmitReceive+0xe6>
 8009078:	8a3b      	ldrh	r3, [r7, #16]
 800907a:	2b01      	cmp	r3, #1
 800907c:	d908      	bls.n	8009090 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800908c:	605a      	str	r2, [r3, #4]
 800908e:	e007      	b.n	80090a0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	685a      	ldr	r2, [r3, #4]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800909e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090aa:	2b40      	cmp	r3, #64	; 0x40
 80090ac:	d007      	beq.n	80090be <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090c6:	d97c      	bls.n	80091c2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d002      	beq.n	80090d6 <HAL_SPI_TransmitReceive+0x13e>
 80090d0:	8a7b      	ldrh	r3, [r7, #18]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d169      	bne.n	80091aa <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090da:	881a      	ldrh	r2, [r3, #0]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e6:	1c9a      	adds	r2, r3, #2
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	3b01      	subs	r3, #1
 80090f4:	b29a      	uxth	r2, r3
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090fa:	e056      	b.n	80091aa <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	f003 0302 	and.w	r3, r3, #2
 8009106:	2b02      	cmp	r3, #2
 8009108:	d11b      	bne.n	8009142 <HAL_SPI_TransmitReceive+0x1aa>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800910e:	b29b      	uxth	r3, r3
 8009110:	2b00      	cmp	r3, #0
 8009112:	d016      	beq.n	8009142 <HAL_SPI_TransmitReceive+0x1aa>
 8009114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009116:	2b01      	cmp	r3, #1
 8009118:	d113      	bne.n	8009142 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911e:	881a      	ldrh	r2, [r3, #0]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912a:	1c9a      	adds	r2, r3, #2
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009134:	b29b      	uxth	r3, r3
 8009136:	3b01      	subs	r3, #1
 8009138:	b29a      	uxth	r2, r3
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f003 0301 	and.w	r3, r3, #1
 800914c:	2b01      	cmp	r3, #1
 800914e:	d11c      	bne.n	800918a <HAL_SPI_TransmitReceive+0x1f2>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009156:	b29b      	uxth	r3, r3
 8009158:	2b00      	cmp	r3, #0
 800915a:	d016      	beq.n	800918a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68da      	ldr	r2, [r3, #12]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009166:	b292      	uxth	r2, r2
 8009168:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916e:	1c9a      	adds	r2, r3, #2
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800917a:	b29b      	uxth	r3, r3
 800917c:	3b01      	subs	r3, #1
 800917e:	b29a      	uxth	r2, r3
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009186:	2301      	movs	r3, #1
 8009188:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800918a:	f7fa fc13 	bl	80039b4 <HAL_GetTick>
 800918e:	4602      	mov	r2, r0
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	1ad3      	subs	r3, r2, r3
 8009194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009196:	429a      	cmp	r2, r3
 8009198:	d807      	bhi.n	80091aa <HAL_SPI_TransmitReceive+0x212>
 800919a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a0:	d003      	beq.n	80091aa <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80091a2:	2303      	movs	r3, #3
 80091a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80091a8:	e0fb      	b.n	80093a2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1a3      	bne.n	80090fc <HAL_SPI_TransmitReceive+0x164>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d19d      	bne.n	80090fc <HAL_SPI_TransmitReceive+0x164>
 80091c0:	e0df      	b.n	8009382 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d003      	beq.n	80091d2 <HAL_SPI_TransmitReceive+0x23a>
 80091ca:	8a7b      	ldrh	r3, [r7, #18]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	f040 80cb 	bne.w	8009368 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d912      	bls.n	8009202 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e0:	881a      	ldrh	r2, [r3, #0]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091ec:	1c9a      	adds	r2, r3, #2
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	3b02      	subs	r3, #2
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009200:	e0b2      	b.n	8009368 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	330c      	adds	r3, #12
 800920c:	7812      	ldrb	r2, [r2, #0]
 800920e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009214:	1c5a      	adds	r2, r3, #1
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800921e:	b29b      	uxth	r3, r3
 8009220:	3b01      	subs	r3, #1
 8009222:	b29a      	uxth	r2, r3
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009228:	e09e      	b.n	8009368 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	f003 0302 	and.w	r3, r3, #2
 8009234:	2b02      	cmp	r3, #2
 8009236:	d134      	bne.n	80092a2 <HAL_SPI_TransmitReceive+0x30a>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800923c:	b29b      	uxth	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	d02f      	beq.n	80092a2 <HAL_SPI_TransmitReceive+0x30a>
 8009242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009244:	2b01      	cmp	r3, #1
 8009246:	d12c      	bne.n	80092a2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800924c:	b29b      	uxth	r3, r3
 800924e:	2b01      	cmp	r3, #1
 8009250:	d912      	bls.n	8009278 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009256:	881a      	ldrh	r2, [r3, #0]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009262:	1c9a      	adds	r2, r3, #2
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800926c:	b29b      	uxth	r3, r3
 800926e:	3b02      	subs	r3, #2
 8009270:	b29a      	uxth	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009276:	e012      	b.n	800929e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	330c      	adds	r3, #12
 8009282:	7812      	ldrb	r2, [r2, #0]
 8009284:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928a:	1c5a      	adds	r2, r3, #1
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009294:	b29b      	uxth	r3, r3
 8009296:	3b01      	subs	r3, #1
 8009298:	b29a      	uxth	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800929e:	2300      	movs	r3, #0
 80092a0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f003 0301 	and.w	r3, r3, #1
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d148      	bne.n	8009342 <HAL_SPI_TransmitReceive+0x3aa>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d042      	beq.n	8009342 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d923      	bls.n	8009310 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	68da      	ldr	r2, [r3, #12]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d2:	b292      	uxth	r2, r2
 80092d4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092da:	1c9a      	adds	r2, r3, #2
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	3b02      	subs	r3, #2
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d81f      	bhi.n	800933e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	685a      	ldr	r2, [r3, #4]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800930c:	605a      	str	r2, [r3, #4]
 800930e:	e016      	b.n	800933e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f103 020c 	add.w	r2, r3, #12
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800931c:	7812      	ldrb	r2, [r2, #0]
 800931e:	b2d2      	uxtb	r2, r2
 8009320:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009326:	1c5a      	adds	r2, r3, #1
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009332:	b29b      	uxth	r3, r3
 8009334:	3b01      	subs	r3, #1
 8009336:	b29a      	uxth	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800933e:	2301      	movs	r3, #1
 8009340:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009342:	f7fa fb37 	bl	80039b4 <HAL_GetTick>
 8009346:	4602      	mov	r2, r0
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	1ad3      	subs	r3, r2, r3
 800934c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800934e:	429a      	cmp	r2, r3
 8009350:	d803      	bhi.n	800935a <HAL_SPI_TransmitReceive+0x3c2>
 8009352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009358:	d102      	bne.n	8009360 <HAL_SPI_TransmitReceive+0x3c8>
 800935a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800935c:	2b00      	cmp	r3, #0
 800935e:	d103      	bne.n	8009368 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009366:	e01c      	b.n	80093a2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800936c:	b29b      	uxth	r3, r3
 800936e:	2b00      	cmp	r3, #0
 8009370:	f47f af5b 	bne.w	800922a <HAL_SPI_TransmitReceive+0x292>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800937a:	b29b      	uxth	r3, r3
 800937c:	2b00      	cmp	r3, #0
 800937e:	f47f af54 	bne.w	800922a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009382:	69fa      	ldr	r2, [r7, #28]
 8009384:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009386:	68f8      	ldr	r0, [r7, #12]
 8009388:	f000 f956 	bl	8009638 <SPI_EndRxTxTransaction>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d006      	beq.n	80093a0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2220      	movs	r2, #32
 800939c:	661a      	str	r2, [r3, #96]	; 0x60
 800939e:	e000      	b.n	80093a2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80093a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2201      	movs	r2, #1
 80093a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80093b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3728      	adds	r7, #40	; 0x28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}

080093be <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80093be:	b480      	push	{r7}
 80093c0:	b083      	sub	sp, #12
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80093cc:	b2db      	uxtb	r3, r3
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	370c      	adds	r7, #12
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr

080093da <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80093da:	b580      	push	{r7, lr}
 80093dc:	b084      	sub	sp, #16
 80093de:	af00      	add	r7, sp, #0
 80093e0:	60f8      	str	r0, [r7, #12]
 80093e2:	60b9      	str	r1, [r7, #8]
 80093e4:	603b      	str	r3, [r7, #0]
 80093e6:	4613      	mov	r3, r2
 80093e8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80093ea:	e04c      	b.n	8009486 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f2:	d048      	beq.n	8009486 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80093f4:	f7fa fade 	bl	80039b4 <HAL_GetTick>
 80093f8:	4602      	mov	r2, r0
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	683a      	ldr	r2, [r7, #0]
 8009400:	429a      	cmp	r2, r3
 8009402:	d902      	bls.n	800940a <SPI_WaitFlagStateUntilTimeout+0x30>
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d13d      	bne.n	8009486 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009418:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009422:	d111      	bne.n	8009448 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800942c:	d004      	beq.n	8009438 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009436:	d107      	bne.n	8009448 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	681a      	ldr	r2, [r3, #0]
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009446:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800944c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009450:	d10f      	bne.n	8009472 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009460:	601a      	str	r2, [r3, #0]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009470:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009482:	2303      	movs	r3, #3
 8009484:	e00f      	b.n	80094a6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	689a      	ldr	r2, [r3, #8]
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	4013      	ands	r3, r2
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	429a      	cmp	r2, r3
 8009494:	bf0c      	ite	eq
 8009496:	2301      	moveq	r3, #1
 8009498:	2300      	movne	r3, #0
 800949a:	b2db      	uxtb	r3, r3
 800949c:	461a      	mov	r2, r3
 800949e:	79fb      	ldrb	r3, [r7, #7]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d1a3      	bne.n	80093ec <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	60f8      	str	r0, [r7, #12]
 80094b6:	60b9      	str	r1, [r7, #8]
 80094b8:	607a      	str	r2, [r7, #4]
 80094ba:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80094bc:	e057      	b.n	800956e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80094c4:	d106      	bne.n	80094d4 <SPI_WaitFifoStateUntilTimeout+0x26>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d103      	bne.n	80094d4 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	330c      	adds	r3, #12
 80094d2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094da:	d048      	beq.n	800956e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80094dc:	f7fa fa6a 	bl	80039b4 <HAL_GetTick>
 80094e0:	4602      	mov	r2, r0
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	1ad3      	subs	r3, r2, r3
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d902      	bls.n	80094f2 <SPI_WaitFifoStateUntilTimeout+0x44>
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d13d      	bne.n	800956e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	685a      	ldr	r2, [r3, #4]
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009500:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800950a:	d111      	bne.n	8009530 <SPI_WaitFifoStateUntilTimeout+0x82>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009514:	d004      	beq.n	8009520 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800951e:	d107      	bne.n	8009530 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800952e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009534:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009538:	d10f      	bne.n	800955a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009548:	601a      	str	r2, [r3, #0]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	681a      	ldr	r2, [r3, #0]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009558:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800956a:	2303      	movs	r3, #3
 800956c:	e008      	b.n	8009580 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	689a      	ldr	r2, [r3, #8]
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	4013      	ands	r3, r2
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	429a      	cmp	r2, r3
 800957c:	d19f      	bne.n	80094be <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b086      	sub	sp, #24
 800958c:	af02      	add	r7, sp, #8
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800959c:	d111      	bne.n	80095c2 <SPI_EndRxTransaction+0x3a>
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095a6:	d004      	beq.n	80095b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095b0:	d107      	bne.n	80095c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095c0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	2200      	movs	r2, #0
 80095ca:	2180      	movs	r1, #128	; 0x80
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f7ff ff04 	bl	80093da <SPI_WaitFlagStateUntilTimeout>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d007      	beq.n	80095e8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095dc:	f043 0220 	orr.w	r2, r3, #32
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095e4:	2303      	movs	r3, #3
 80095e6:	e023      	b.n	8009630 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095f0:	d11d      	bne.n	800962e <SPI_EndRxTransaction+0xa6>
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095fa:	d004      	beq.n	8009606 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009604:	d113      	bne.n	800962e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	2200      	movs	r2, #0
 800960e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009612:	68f8      	ldr	r0, [r7, #12]
 8009614:	f7ff ff4b 	bl	80094ae <SPI_WaitFifoStateUntilTimeout>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d007      	beq.n	800962e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009622:	f043 0220 	orr.w	r2, r3, #32
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800962a:	2303      	movs	r3, #3
 800962c:	e000      	b.n	8009630 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3710      	adds	r7, #16
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af02      	add	r7, sp, #8
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	2200      	movs	r2, #0
 800964c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f7ff ff2c 	bl	80094ae <SPI_WaitFifoStateUntilTimeout>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d007      	beq.n	800966c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009660:	f043 0220 	orr.w	r2, r3, #32
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	e027      	b.n	80096bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	2200      	movs	r2, #0
 8009674:	2180      	movs	r1, #128	; 0x80
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f7ff feaf 	bl	80093da <SPI_WaitFlagStateUntilTimeout>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d007      	beq.n	8009692 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009686:	f043 0220 	orr.w	r2, r3, #32
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800968e:	2303      	movs	r3, #3
 8009690:	e014      	b.n	80096bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	9300      	str	r3, [sp, #0]
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	2200      	movs	r2, #0
 800969a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f7ff ff05 	bl	80094ae <SPI_WaitFifoStateUntilTimeout>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d007      	beq.n	80096ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096ae:	f043 0220 	orr.w	r2, r3, #32
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e000      	b.n	80096bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d101      	bne.n	80096d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e01d      	b.n	8009712 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d106      	bne.n	80096f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f7f9 fdae 	bl	800324c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2202      	movs	r2, #2
 80096f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	3304      	adds	r3, #4
 8009700:	4619      	mov	r1, r3
 8009702:	4610      	mov	r0, r2
 8009704:	f000 fa2e 	bl	8009b64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009710:	2300      	movs	r3, #0
}
 8009712:	4618      	mov	r0, r3
 8009714:	3708      	adds	r7, #8
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
	...

0800971c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2201      	movs	r2, #1
 800972c:	6839      	ldr	r1, [r7, #0]
 800972e:	4618      	mov	r0, r3
 8009730:	f000 fe40 	bl	800a3b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a17      	ldr	r2, [pc, #92]	; (8009798 <HAL_TIM_PWM_Start+0x7c>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d004      	beq.n	8009748 <HAL_TIM_PWM_Start+0x2c>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a16      	ldr	r2, [pc, #88]	; (800979c <HAL_TIM_PWM_Start+0x80>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d101      	bne.n	800974c <HAL_TIM_PWM_Start+0x30>
 8009748:	2301      	movs	r3, #1
 800974a:	e000      	b.n	800974e <HAL_TIM_PWM_Start+0x32>
 800974c:	2300      	movs	r3, #0
 800974e:	2b00      	cmp	r3, #0
 8009750:	d007      	beq.n	8009762 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009760:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	689a      	ldr	r2, [r3, #8]
 8009768:	4b0d      	ldr	r3, [pc, #52]	; (80097a0 <HAL_TIM_PWM_Start+0x84>)
 800976a:	4013      	ands	r3, r2
 800976c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2b06      	cmp	r3, #6
 8009772:	d00b      	beq.n	800978c <HAL_TIM_PWM_Start+0x70>
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800977a:	d007      	beq.n	800978c <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f042 0201 	orr.w	r2, r2, #1
 800978a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3710      	adds	r7, #16
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	40010000 	.word	0x40010000
 800979c:	40010400 	.word	0x40010400
 80097a0:	00010007 	.word	0x00010007

080097a4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e01d      	b.n	80097f2 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d106      	bne.n	80097d0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f7f9 fcfa 	bl	80031c4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	3304      	adds	r3, #4
 80097e0:	4619      	mov	r1, r3
 80097e2:	4610      	mov	r0, r2
 80097e4:	f000 f9be 	bl	8009b64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097f0:	2300      	movs	r3, #0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3708      	adds	r7, #8
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b084      	sub	sp, #16
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
 8009802:	60b9      	str	r1, [r7, #8]
 8009804:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800980c:	2b01      	cmp	r3, #1
 800980e:	d101      	bne.n	8009814 <HAL_TIM_IC_ConfigChannel+0x1a>
 8009810:	2302      	movs	r3, #2
 8009812:	e08a      	b.n	800992a <HAL_TIM_IC_ConfigChannel+0x130>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2202      	movs	r2, #2
 8009820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d11b      	bne.n	8009862 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6818      	ldr	r0, [r3, #0]
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	6819      	ldr	r1, [r3, #0]
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	685a      	ldr	r2, [r3, #4]
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	68db      	ldr	r3, [r3, #12]
 800983a:	f000 fc91 	bl	800a160 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	699a      	ldr	r2, [r3, #24]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f022 020c 	bic.w	r2, r2, #12
 800984c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	6999      	ldr	r1, [r3, #24]
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	689a      	ldr	r2, [r3, #8]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	619a      	str	r2, [r3, #24]
 8009860:	e05a      	b.n	8009918 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2b04      	cmp	r3, #4
 8009866:	d11c      	bne.n	80098a2 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6818      	ldr	r0, [r3, #0]
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	6819      	ldr	r1, [r3, #0]
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	685a      	ldr	r2, [r3, #4]
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	68db      	ldr	r3, [r3, #12]
 8009878:	f000 fce6 	bl	800a248 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	699a      	ldr	r2, [r3, #24]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800988a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	6999      	ldr	r1, [r3, #24]
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	021a      	lsls	r2, r3, #8
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	430a      	orrs	r2, r1
 800989e:	619a      	str	r2, [r3, #24]
 80098a0:	e03a      	b.n	8009918 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2b08      	cmp	r3, #8
 80098a6:	d11b      	bne.n	80098e0 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6818      	ldr	r0, [r3, #0]
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	6819      	ldr	r1, [r3, #0]
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	685a      	ldr	r2, [r3, #4]
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	f000 fd03 	bl	800a2c2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	69da      	ldr	r2, [r3, #28]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f022 020c 	bic.w	r2, r2, #12
 80098ca:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	69d9      	ldr	r1, [r3, #28]
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	689a      	ldr	r2, [r3, #8]
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	430a      	orrs	r2, r1
 80098dc:	61da      	str	r2, [r3, #28]
 80098de:	e01b      	b.n	8009918 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6818      	ldr	r0, [r3, #0]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	6819      	ldr	r1, [r3, #0]
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	685a      	ldr	r2, [r3, #4]
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	f000 fd23 	bl	800a33a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	69da      	ldr	r2, [r3, #28]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009902:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	69d9      	ldr	r1, [r3, #28]
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	021a      	lsls	r2, r3, #8
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	430a      	orrs	r2, r1
 8009916:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3710      	adds	r7, #16
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
	...

08009934 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009946:	2b01      	cmp	r3, #1
 8009948:	d101      	bne.n	800994e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800994a:	2302      	movs	r3, #2
 800994c:	e105      	b.n	8009b5a <HAL_TIM_PWM_ConfigChannel+0x226>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2201      	movs	r2, #1
 8009952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2202      	movs	r2, #2
 800995a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b14      	cmp	r3, #20
 8009962:	f200 80f0 	bhi.w	8009b46 <HAL_TIM_PWM_ConfigChannel+0x212>
 8009966:	a201      	add	r2, pc, #4	; (adr r2, 800996c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800996c:	080099c1 	.word	0x080099c1
 8009970:	08009b47 	.word	0x08009b47
 8009974:	08009b47 	.word	0x08009b47
 8009978:	08009b47 	.word	0x08009b47
 800997c:	08009a01 	.word	0x08009a01
 8009980:	08009b47 	.word	0x08009b47
 8009984:	08009b47 	.word	0x08009b47
 8009988:	08009b47 	.word	0x08009b47
 800998c:	08009a43 	.word	0x08009a43
 8009990:	08009b47 	.word	0x08009b47
 8009994:	08009b47 	.word	0x08009b47
 8009998:	08009b47 	.word	0x08009b47
 800999c:	08009a83 	.word	0x08009a83
 80099a0:	08009b47 	.word	0x08009b47
 80099a4:	08009b47 	.word	0x08009b47
 80099a8:	08009b47 	.word	0x08009b47
 80099ac:	08009ac5 	.word	0x08009ac5
 80099b0:	08009b47 	.word	0x08009b47
 80099b4:	08009b47 	.word	0x08009b47
 80099b8:	08009b47 	.word	0x08009b47
 80099bc:	08009b05 	.word	0x08009b05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68b9      	ldr	r1, [r7, #8]
 80099c6:	4618      	mov	r0, r3
 80099c8:	f000 f96c 	bl	8009ca4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	699a      	ldr	r2, [r3, #24]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f042 0208 	orr.w	r2, r2, #8
 80099da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	699a      	ldr	r2, [r3, #24]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0204 	bic.w	r2, r2, #4
 80099ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6999      	ldr	r1, [r3, #24]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	691a      	ldr	r2, [r3, #16]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	430a      	orrs	r2, r1
 80099fc:	619a      	str	r2, [r3, #24]
      break;
 80099fe:	e0a3      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	68b9      	ldr	r1, [r7, #8]
 8009a06:	4618      	mov	r0, r3
 8009a08:	f000 f9be 	bl	8009d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	699a      	ldr	r2, [r3, #24]
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	699a      	ldr	r2, [r3, #24]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6999      	ldr	r1, [r3, #24]
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	021a      	lsls	r2, r3, #8
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	430a      	orrs	r2, r1
 8009a3e:	619a      	str	r2, [r3, #24]
      break;
 8009a40:	e082      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	68b9      	ldr	r1, [r7, #8]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f000 fa15 	bl	8009e78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	69da      	ldr	r2, [r3, #28]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f042 0208 	orr.w	r2, r2, #8
 8009a5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	69da      	ldr	r2, [r3, #28]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f022 0204 	bic.w	r2, r2, #4
 8009a6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	69d9      	ldr	r1, [r3, #28]
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	691a      	ldr	r2, [r3, #16]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	430a      	orrs	r2, r1
 8009a7e:	61da      	str	r2, [r3, #28]
      break;
 8009a80:	e062      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	68b9      	ldr	r1, [r7, #8]
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f000 fa6b 	bl	8009f64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	69da      	ldr	r2, [r3, #28]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	69da      	ldr	r2, [r3, #28]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009aac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	69d9      	ldr	r1, [r3, #28]
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	691b      	ldr	r3, [r3, #16]
 8009ab8:	021a      	lsls	r2, r3, #8
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	61da      	str	r2, [r3, #28]
      break;
 8009ac2:	e041      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	68b9      	ldr	r1, [r7, #8]
 8009aca:	4618      	mov	r0, r3
 8009acc:	f000 faa2 	bl	800a014 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f042 0208 	orr.w	r2, r2, #8
 8009ade:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f022 0204 	bic.w	r2, r2, #4
 8009aee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	691a      	ldr	r2, [r3, #16]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	430a      	orrs	r2, r1
 8009b00:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009b02:	e021      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	68b9      	ldr	r1, [r7, #8]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f000 fad4 	bl	800a0b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b1e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b2e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	021a      	lsls	r2, r3, #8
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	430a      	orrs	r2, r1
 8009b42:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009b44:	e000      	b.n	8009b48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8009b46:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3710      	adds	r7, #16
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}
 8009b62:	bf00      	nop

08009b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	4a40      	ldr	r2, [pc, #256]	; (8009c78 <TIM_Base_SetConfig+0x114>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d013      	beq.n	8009ba4 <TIM_Base_SetConfig+0x40>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b82:	d00f      	beq.n	8009ba4 <TIM_Base_SetConfig+0x40>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	4a3d      	ldr	r2, [pc, #244]	; (8009c7c <TIM_Base_SetConfig+0x118>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d00b      	beq.n	8009ba4 <TIM_Base_SetConfig+0x40>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4a3c      	ldr	r2, [pc, #240]	; (8009c80 <TIM_Base_SetConfig+0x11c>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d007      	beq.n	8009ba4 <TIM_Base_SetConfig+0x40>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	4a3b      	ldr	r2, [pc, #236]	; (8009c84 <TIM_Base_SetConfig+0x120>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d003      	beq.n	8009ba4 <TIM_Base_SetConfig+0x40>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a3a      	ldr	r2, [pc, #232]	; (8009c88 <TIM_Base_SetConfig+0x124>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d108      	bne.n	8009bb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a2f      	ldr	r2, [pc, #188]	; (8009c78 <TIM_Base_SetConfig+0x114>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d02b      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bc4:	d027      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a2c      	ldr	r2, [pc, #176]	; (8009c7c <TIM_Base_SetConfig+0x118>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d023      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a2b      	ldr	r2, [pc, #172]	; (8009c80 <TIM_Base_SetConfig+0x11c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d01f      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4a2a      	ldr	r2, [pc, #168]	; (8009c84 <TIM_Base_SetConfig+0x120>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d01b      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a29      	ldr	r2, [pc, #164]	; (8009c88 <TIM_Base_SetConfig+0x124>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d017      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4a28      	ldr	r2, [pc, #160]	; (8009c8c <TIM_Base_SetConfig+0x128>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d013      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	4a27      	ldr	r2, [pc, #156]	; (8009c90 <TIM_Base_SetConfig+0x12c>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d00f      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a26      	ldr	r2, [pc, #152]	; (8009c94 <TIM_Base_SetConfig+0x130>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d00b      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a25      	ldr	r2, [pc, #148]	; (8009c98 <TIM_Base_SetConfig+0x134>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d007      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a24      	ldr	r2, [pc, #144]	; (8009c9c <TIM_Base_SetConfig+0x138>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d003      	beq.n	8009c16 <TIM_Base_SetConfig+0xb2>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a23      	ldr	r2, [pc, #140]	; (8009ca0 <TIM_Base_SetConfig+0x13c>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d108      	bne.n	8009c28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	68fa      	ldr	r2, [r7, #12]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	4313      	orrs	r3, r2
 8009c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	689a      	ldr	r2, [r3, #8]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681a      	ldr	r2, [r3, #0]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	4a0a      	ldr	r2, [pc, #40]	; (8009c78 <TIM_Base_SetConfig+0x114>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d003      	beq.n	8009c5c <TIM_Base_SetConfig+0xf8>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	4a0c      	ldr	r2, [pc, #48]	; (8009c88 <TIM_Base_SetConfig+0x124>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d103      	bne.n	8009c64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	691a      	ldr	r2, [r3, #16]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	615a      	str	r2, [r3, #20]
}
 8009c6a:	bf00      	nop
 8009c6c:	3714      	adds	r7, #20
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop
 8009c78:	40010000 	.word	0x40010000
 8009c7c:	40000400 	.word	0x40000400
 8009c80:	40000800 	.word	0x40000800
 8009c84:	40000c00 	.word	0x40000c00
 8009c88:	40010400 	.word	0x40010400
 8009c8c:	40014000 	.word	0x40014000
 8009c90:	40014400 	.word	0x40014400
 8009c94:	40014800 	.word	0x40014800
 8009c98:	40001800 	.word	0x40001800
 8009c9c:	40001c00 	.word	0x40001c00
 8009ca0:	40002000 	.word	0x40002000

08009ca4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a1b      	ldr	r3, [r3, #32]
 8009cb2:	f023 0201 	bic.w	r2, r3, #1
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a1b      	ldr	r3, [r3, #32]
 8009cbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	699b      	ldr	r3, [r3, #24]
 8009cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	4b2b      	ldr	r3, [pc, #172]	; (8009d7c <TIM_OC1_SetConfig+0xd8>)
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f023 0303 	bic.w	r3, r3, #3
 8009cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	f023 0302 	bic.w	r3, r3, #2
 8009cec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	689b      	ldr	r3, [r3, #8]
 8009cf2:	697a      	ldr	r2, [r7, #20]
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a21      	ldr	r2, [pc, #132]	; (8009d80 <TIM_OC1_SetConfig+0xdc>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d003      	beq.n	8009d08 <TIM_OC1_SetConfig+0x64>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a20      	ldr	r2, [pc, #128]	; (8009d84 <TIM_OC1_SetConfig+0xe0>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d10c      	bne.n	8009d22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	f023 0308 	bic.w	r3, r3, #8
 8009d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	697a      	ldr	r2, [r7, #20]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f023 0304 	bic.w	r3, r3, #4
 8009d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	4a16      	ldr	r2, [pc, #88]	; (8009d80 <TIM_OC1_SetConfig+0xdc>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d003      	beq.n	8009d32 <TIM_OC1_SetConfig+0x8e>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	4a15      	ldr	r2, [pc, #84]	; (8009d84 <TIM_OC1_SetConfig+0xe0>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d111      	bne.n	8009d56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	693a      	ldr	r2, [r7, #16]
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	693a      	ldr	r2, [r7, #16]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	693a      	ldr	r2, [r7, #16]
 8009d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	68fa      	ldr	r2, [r7, #12]
 8009d60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	697a      	ldr	r2, [r7, #20]
 8009d6e:	621a      	str	r2, [r3, #32]
}
 8009d70:	bf00      	nop
 8009d72:	371c      	adds	r7, #28
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr
 8009d7c:	fffeff8f 	.word	0xfffeff8f
 8009d80:	40010000 	.word	0x40010000
 8009d84:	40010400 	.word	0x40010400

08009d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	f023 0210 	bic.w	r2, r3, #16
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a1b      	ldr	r3, [r3, #32]
 8009da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	4b2e      	ldr	r3, [pc, #184]	; (8009e6c <TIM_OC2_SetConfig+0xe4>)
 8009db4:	4013      	ands	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	021b      	lsls	r3, r3, #8
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	f023 0320 	bic.w	r3, r3, #32
 8009dd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	011b      	lsls	r3, r3, #4
 8009dda:	697a      	ldr	r2, [r7, #20]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a23      	ldr	r2, [pc, #140]	; (8009e70 <TIM_OC2_SetConfig+0xe8>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d003      	beq.n	8009df0 <TIM_OC2_SetConfig+0x68>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a22      	ldr	r2, [pc, #136]	; (8009e74 <TIM_OC2_SetConfig+0xec>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d10d      	bne.n	8009e0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	011b      	lsls	r3, r3, #4
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	4a18      	ldr	r2, [pc, #96]	; (8009e70 <TIM_OC2_SetConfig+0xe8>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d003      	beq.n	8009e1c <TIM_OC2_SetConfig+0x94>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a17      	ldr	r2, [pc, #92]	; (8009e74 <TIM_OC2_SetConfig+0xec>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d113      	bne.n	8009e44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	695b      	ldr	r3, [r3, #20]
 8009e30:	009b      	lsls	r3, r3, #2
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	009b      	lsls	r3, r3, #2
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	68fa      	ldr	r2, [r7, #12]
 8009e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	685a      	ldr	r2, [r3, #4]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	697a      	ldr	r2, [r7, #20]
 8009e5c:	621a      	str	r2, [r3, #32]
}
 8009e5e:	bf00      	nop
 8009e60:	371c      	adds	r7, #28
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	feff8fff 	.word	0xfeff8fff
 8009e70:	40010000 	.word	0x40010000
 8009e74:	40010400 	.word	0x40010400

08009e78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b087      	sub	sp, #28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6a1b      	ldr	r3, [r3, #32]
 8009e86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a1b      	ldr	r3, [r3, #32]
 8009e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ea0:	68fa      	ldr	r2, [r7, #12]
 8009ea2:	4b2d      	ldr	r3, [pc, #180]	; (8009f58 <TIM_OC3_SetConfig+0xe0>)
 8009ea4:	4013      	ands	r3, r2
 8009ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f023 0303 	bic.w	r3, r3, #3
 8009eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	68fa      	ldr	r2, [r7, #12]
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	021b      	lsls	r3, r3, #8
 8009ec8:	697a      	ldr	r2, [r7, #20]
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a22      	ldr	r2, [pc, #136]	; (8009f5c <TIM_OC3_SetConfig+0xe4>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d003      	beq.n	8009ede <TIM_OC3_SetConfig+0x66>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	4a21      	ldr	r2, [pc, #132]	; (8009f60 <TIM_OC3_SetConfig+0xe8>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d10d      	bne.n	8009efa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	021b      	lsls	r3, r3, #8
 8009eec:	697a      	ldr	r2, [r7, #20]
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	4a17      	ldr	r2, [pc, #92]	; (8009f5c <TIM_OC3_SetConfig+0xe4>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d003      	beq.n	8009f0a <TIM_OC3_SetConfig+0x92>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a16      	ldr	r2, [pc, #88]	; (8009f60 <TIM_OC3_SetConfig+0xe8>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d113      	bne.n	8009f32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	011b      	lsls	r3, r3, #4
 8009f20:	693a      	ldr	r2, [r7, #16]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	699b      	ldr	r3, [r3, #24]
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	693a      	ldr	r2, [r7, #16]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	693a      	ldr	r2, [r7, #16]
 8009f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	685a      	ldr	r2, [r3, #4]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	697a      	ldr	r2, [r7, #20]
 8009f4a:	621a      	str	r2, [r3, #32]
}
 8009f4c:	bf00      	nop
 8009f4e:	371c      	adds	r7, #28
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr
 8009f58:	fffeff8f 	.word	0xfffeff8f
 8009f5c:	40010000 	.word	0x40010000
 8009f60:	40010400 	.word	0x40010400

08009f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a1b      	ldr	r3, [r3, #32]
 8009f7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	69db      	ldr	r3, [r3, #28]
 8009f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	4b1e      	ldr	r3, [pc, #120]	; (800a008 <TIM_OC4_SetConfig+0xa4>)
 8009f90:	4013      	ands	r3, r2
 8009f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	021b      	lsls	r3, r3, #8
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	031b      	lsls	r3, r3, #12
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a13      	ldr	r2, [pc, #76]	; (800a00c <TIM_OC4_SetConfig+0xa8>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d003      	beq.n	8009fcc <TIM_OC4_SetConfig+0x68>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a12      	ldr	r2, [pc, #72]	; (800a010 <TIM_OC4_SetConfig+0xac>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d109      	bne.n	8009fe0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	019b      	lsls	r3, r3, #6
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	693a      	ldr	r2, [r7, #16]
 8009ff8:	621a      	str	r2, [r3, #32]
}
 8009ffa:	bf00      	nop
 8009ffc:	371c      	adds	r7, #28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	feff8fff 	.word	0xfeff8fff
 800a00c:	40010000 	.word	0x40010000
 800a010:	40010400 	.word	0x40010400

0800a014 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a014:	b480      	push	{r7}
 800a016:	b087      	sub	sp, #28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6a1b      	ldr	r3, [r3, #32]
 800a022:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a1b      	ldr	r3, [r3, #32]
 800a02e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a03a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	4b1b      	ldr	r3, [pc, #108]	; (800a0ac <TIM_OC5_SetConfig+0x98>)
 800a040:	4013      	ands	r3, r2
 800a042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a054:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	041b      	lsls	r3, r3, #16
 800a05c:	693a      	ldr	r2, [r7, #16]
 800a05e:	4313      	orrs	r3, r2
 800a060:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a12      	ldr	r2, [pc, #72]	; (800a0b0 <TIM_OC5_SetConfig+0x9c>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d003      	beq.n	800a072 <TIM_OC5_SetConfig+0x5e>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a11      	ldr	r2, [pc, #68]	; (800a0b4 <TIM_OC5_SetConfig+0xa0>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d109      	bne.n	800a086 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a078:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	021b      	lsls	r3, r3, #8
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	4313      	orrs	r3, r2
 800a084:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	697a      	ldr	r2, [r7, #20]
 800a08a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68fa      	ldr	r2, [r7, #12]
 800a090:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	693a      	ldr	r2, [r7, #16]
 800a09e:	621a      	str	r2, [r3, #32]
}
 800a0a0:	bf00      	nop
 800a0a2:	371c      	adds	r7, #28
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	fffeff8f 	.word	0xfffeff8f
 800a0b0:	40010000 	.word	0x40010000
 800a0b4:	40010400 	.word	0x40010400

0800a0b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b087      	sub	sp, #28
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6a1b      	ldr	r3, [r3, #32]
 800a0d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	4b1c      	ldr	r3, [pc, #112]	; (800a154 <TIM_OC6_SetConfig+0x9c>)
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	021b      	lsls	r3, r3, #8
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a0fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	051b      	lsls	r3, r3, #20
 800a102:	693a      	ldr	r2, [r7, #16]
 800a104:	4313      	orrs	r3, r2
 800a106:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	4a13      	ldr	r2, [pc, #76]	; (800a158 <TIM_OC6_SetConfig+0xa0>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d003      	beq.n	800a118 <TIM_OC6_SetConfig+0x60>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	4a12      	ldr	r2, [pc, #72]	; (800a15c <TIM_OC6_SetConfig+0xa4>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d109      	bne.n	800a12c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a11e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	695b      	ldr	r3, [r3, #20]
 800a124:	029b      	lsls	r3, r3, #10
 800a126:	697a      	ldr	r2, [r7, #20]
 800a128:	4313      	orrs	r3, r2
 800a12a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	621a      	str	r2, [r3, #32]
}
 800a146:	bf00      	nop
 800a148:	371c      	adds	r7, #28
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	feff8fff 	.word	0xfeff8fff
 800a158:	40010000 	.word	0x40010000
 800a15c:	40010400 	.word	0x40010400

0800a160 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a160:	b480      	push	{r7}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	60b9      	str	r1, [r7, #8]
 800a16a:	607a      	str	r2, [r7, #4]
 800a16c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6a1b      	ldr	r3, [r3, #32]
 800a172:	f023 0201 	bic.w	r2, r3, #1
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	699b      	ldr	r3, [r3, #24]
 800a17e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6a1b      	ldr	r3, [r3, #32]
 800a184:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	4a28      	ldr	r2, [pc, #160]	; (800a22c <TIM_TI1_SetConfig+0xcc>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d01b      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a194:	d017      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	4a25      	ldr	r2, [pc, #148]	; (800a230 <TIM_TI1_SetConfig+0xd0>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d013      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	4a24      	ldr	r2, [pc, #144]	; (800a234 <TIM_TI1_SetConfig+0xd4>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d00f      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	4a23      	ldr	r2, [pc, #140]	; (800a238 <TIM_TI1_SetConfig+0xd8>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d00b      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	4a22      	ldr	r2, [pc, #136]	; (800a23c <TIM_TI1_SetConfig+0xdc>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d007      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	4a21      	ldr	r2, [pc, #132]	; (800a240 <TIM_TI1_SetConfig+0xe0>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d003      	beq.n	800a1c6 <TIM_TI1_SetConfig+0x66>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	4a20      	ldr	r2, [pc, #128]	; (800a244 <TIM_TI1_SetConfig+0xe4>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d101      	bne.n	800a1ca <TIM_TI1_SetConfig+0x6a>
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	e000      	b.n	800a1cc <TIM_TI1_SetConfig+0x6c>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d008      	beq.n	800a1e2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	f023 0303 	bic.w	r3, r3, #3
 800a1d6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a1d8:	697a      	ldr	r2, [r7, #20]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	617b      	str	r3, [r7, #20]
 800a1e0:	e003      	b.n	800a1ea <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f043 0301 	orr.w	r3, r3, #1
 800a1e8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a1f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	011b      	lsls	r3, r3, #4
 800a1f6:	b2db      	uxtb	r3, r3
 800a1f8:	697a      	ldr	r2, [r7, #20]
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	f023 030a 	bic.w	r3, r3, #10
 800a204:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	f003 030a 	and.w	r3, r3, #10
 800a20c:	693a      	ldr	r2, [r7, #16]
 800a20e:	4313      	orrs	r3, r2
 800a210:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	697a      	ldr	r2, [r7, #20]
 800a216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	693a      	ldr	r2, [r7, #16]
 800a21c:	621a      	str	r2, [r3, #32]
}
 800a21e:	bf00      	nop
 800a220:	371c      	adds	r7, #28
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr
 800a22a:	bf00      	nop
 800a22c:	40010000 	.word	0x40010000
 800a230:	40000400 	.word	0x40000400
 800a234:	40000800 	.word	0x40000800
 800a238:	40000c00 	.word	0x40000c00
 800a23c:	40010400 	.word	0x40010400
 800a240:	40014000 	.word	0x40014000
 800a244:	40001800 	.word	0x40001800

0800a248 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a248:	b480      	push	{r7}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
 800a254:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	6a1b      	ldr	r3, [r3, #32]
 800a25a:	f023 0210 	bic.w	r2, r3, #16
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	699b      	ldr	r3, [r3, #24]
 800a266:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6a1b      	ldr	r3, [r3, #32]
 800a26c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a274:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	021b      	lsls	r3, r3, #8
 800a27a:	697a      	ldr	r2, [r7, #20]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a286:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	031b      	lsls	r3, r3, #12
 800a28c:	b29b      	uxth	r3, r3
 800a28e:	697a      	ldr	r2, [r7, #20]
 800a290:	4313      	orrs	r3, r2
 800a292:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a29a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	011b      	lsls	r3, r3, #4
 800a2a0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	697a      	ldr	r2, [r7, #20]
 800a2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	693a      	ldr	r2, [r7, #16]
 800a2b4:	621a      	str	r2, [r3, #32]
}
 800a2b6:	bf00      	nop
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b087      	sub	sp, #28
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	60f8      	str	r0, [r7, #12]
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
 800a2ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6a1b      	ldr	r3, [r3, #32]
 800a2d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	6a1b      	ldr	r3, [r3, #32]
 800a2e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	f023 0303 	bic.w	r3, r3, #3
 800a2ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a2f0:	697a      	ldr	r2, [r7, #20]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2fe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	011b      	lsls	r3, r3, #4
 800a304:	b2db      	uxtb	r3, r3
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	4313      	orrs	r3, r2
 800a30a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a312:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	021b      	lsls	r3, r3, #8
 800a318:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a31c:	693a      	ldr	r2, [r7, #16]
 800a31e:	4313      	orrs	r3, r2
 800a320:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	697a      	ldr	r2, [r7, #20]
 800a326:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	693a      	ldr	r2, [r7, #16]
 800a32c:	621a      	str	r2, [r3, #32]
}
 800a32e:	bf00      	nop
 800a330:	371c      	adds	r7, #28
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr

0800a33a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b087      	sub	sp, #28
 800a33e:	af00      	add	r7, sp, #0
 800a340:	60f8      	str	r0, [r7, #12]
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	607a      	str	r2, [r7, #4]
 800a346:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6a1b      	ldr	r3, [r3, #32]
 800a34c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	69db      	ldr	r3, [r3, #28]
 800a358:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	6a1b      	ldr	r3, [r3, #32]
 800a35e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a366:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	021b      	lsls	r3, r3, #8
 800a36c:	697a      	ldr	r2, [r7, #20]
 800a36e:	4313      	orrs	r3, r2
 800a370:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a378:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	031b      	lsls	r3, r3, #12
 800a37e:	b29b      	uxth	r3, r3
 800a380:	697a      	ldr	r2, [r7, #20]
 800a382:	4313      	orrs	r3, r2
 800a384:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a38c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	031b      	lsls	r3, r3, #12
 800a392:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a396:	693a      	ldr	r2, [r7, #16]
 800a398:	4313      	orrs	r3, r2
 800a39a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	697a      	ldr	r2, [r7, #20]
 800a3a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	621a      	str	r2, [r3, #32]
}
 800a3a8:	bf00      	nop
 800a3aa:	371c      	adds	r7, #28
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr

0800a3b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	60b9      	str	r1, [r7, #8]
 800a3be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	f003 031f 	and.w	r3, r3, #31
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6a1a      	ldr	r2, [r3, #32]
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	43db      	mvns	r3, r3
 800a3d6:	401a      	ands	r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	6a1a      	ldr	r2, [r3, #32]
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f003 031f 	and.w	r3, r3, #31
 800a3e6:	6879      	ldr	r1, [r7, #4]
 800a3e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a3ec:	431a      	orrs	r2, r3
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	621a      	str	r2, [r3, #32]
}
 800a3f2:	bf00      	nop
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
	...

0800a400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a410:	2b01      	cmp	r3, #1
 800a412:	d101      	bne.n	800a418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a414:	2302      	movs	r3, #2
 800a416:	e06d      	b.n	800a4f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2202      	movs	r2, #2
 800a424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a30      	ldr	r2, [pc, #192]	; (800a500 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d004      	beq.n	800a44c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a2f      	ldr	r2, [pc, #188]	; (800a504 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d108      	bne.n	800a45e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a452:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a464:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a20      	ldr	r2, [pc, #128]	; (800a500 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d022      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a48a:	d01d      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a1d      	ldr	r2, [pc, #116]	; (800a508 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d018      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a1c      	ldr	r2, [pc, #112]	; (800a50c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d013      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a1a      	ldr	r2, [pc, #104]	; (800a510 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d00e      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a15      	ldr	r2, [pc, #84]	; (800a504 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d009      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a16      	ldr	r2, [pc, #88]	; (800a514 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d004      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a15      	ldr	r2, [pc, #84]	; (800a518 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d10c      	bne.n	800a4e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a4ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68ba      	ldr	r2, [r7, #8]
 800a4e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3714      	adds	r7, #20
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	40010000 	.word	0x40010000
 800a504:	40010400 	.word	0x40010400
 800a508:	40000400 	.word	0x40000400
 800a50c:	40000800 	.word	0x40000800
 800a510:	40000c00 	.word	0x40000c00
 800a514:	40014000 	.word	0x40014000
 800a518:	40001800 	.word	0x40001800

0800a51c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b085      	sub	sp, #20
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a526:	2300      	movs	r3, #0
 800a528:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a530:	2b01      	cmp	r3, #1
 800a532:	d101      	bne.n	800a538 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a534:	2302      	movs	r3, #2
 800a536:	e065      	b.n	800a604 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	68db      	ldr	r3, [r3, #12]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	689b      	ldr	r3, [r3, #8]
 800a558:	4313      	orrs	r3, r2
 800a55a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	4313      	orrs	r3, r2
 800a568:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4313      	orrs	r3, r2
 800a576:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	4313      	orrs	r3, r2
 800a584:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	695b      	ldr	r3, [r3, #20]
 800a590:	4313      	orrs	r3, r2
 800a592:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	699b      	ldr	r3, [r3, #24]
 800a5ac:	041b      	lsls	r3, r3, #16
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	4a16      	ldr	r2, [pc, #88]	; (800a610 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d004      	beq.n	800a5c6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a14      	ldr	r2, [pc, #80]	; (800a614 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d115      	bne.n	800a5f2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d0:	051b      	lsls	r3, r3, #20
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	69db      	ldr	r3, [r3, #28]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	6a1b      	ldr	r3, [r3, #32]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a602:	2300      	movs	r3, #0
}
 800a604:	4618      	mov	r0, r3
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr
 800a610:	40010000 	.word	0x40010000
 800a614:	40010400 	.word	0x40010400

0800a618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d101      	bne.n	800a62a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	e040      	b.n	800a6ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d106      	bne.n	800a640 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7f8 feba 	bl	80033b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2224      	movs	r2, #36	; 0x24
 800a644:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	681a      	ldr	r2, [r3, #0]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f022 0201 	bic.w	r2, r2, #1
 800a654:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fb40 	bl	800acdc <UART_SetConfig>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d101      	bne.n	800a666 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a662:	2301      	movs	r3, #1
 800a664:	e022      	b.n	800a6ac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d002      	beq.n	800a674 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fdde 	bl	800b230 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	685a      	ldr	r2, [r3, #4]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689a      	ldr	r2, [r3, #8]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f042 0201 	orr.w	r2, r2, #1
 800a6a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 fe65 	bl	800b374 <UART_CheckIdleState>
 800a6aa:	4603      	mov	r3, r0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3708      	adds	r7, #8
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b08a      	sub	sp, #40	; 0x28
 800a6b8:	af02      	add	r7, sp, #8
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	603b      	str	r3, [r7, #0]
 800a6c0:	4613      	mov	r3, r2
 800a6c2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6c8:	2b20      	cmp	r3, #32
 800a6ca:	d17f      	bne.n	800a7cc <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d002      	beq.n	800a6d8 <HAL_UART_Transmit+0x24>
 800a6d2:	88fb      	ldrh	r3, [r7, #6]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e078      	b.n	800a7ce <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d101      	bne.n	800a6ea <HAL_UART_Transmit+0x36>
 800a6e6:	2302      	movs	r3, #2
 800a6e8:	e071      	b.n	800a7ce <HAL_UART_Transmit+0x11a>
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2221      	movs	r2, #33	; 0x21
 800a6fc:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800a6fe:	f7f9 f959 	bl	80039b4 <HAL_GetTick>
 800a702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	88fa      	ldrh	r2, [r7, #6]
 800a708:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	88fa      	ldrh	r2, [r7, #6]
 800a710:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a71c:	d108      	bne.n	800a730 <HAL_UART_Transmit+0x7c>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d104      	bne.n	800a730 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800a726:	2300      	movs	r3, #0
 800a728:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	61bb      	str	r3, [r7, #24]
 800a72e:	e003      	b.n	800a738 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a734:	2300      	movs	r3, #0
 800a736:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2200      	movs	r2, #0
 800a73c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800a740:	e02c      	b.n	800a79c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	9300      	str	r3, [sp, #0]
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	2200      	movs	r2, #0
 800a74a:	2180      	movs	r1, #128	; 0x80
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f000 fe56 	bl	800b3fe <UART_WaitOnFlagUntilTimeout>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d001      	beq.n	800a75c <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800a758:	2303      	movs	r3, #3
 800a75a:	e038      	b.n	800a7ce <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d10b      	bne.n	800a77a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	881b      	ldrh	r3, [r3, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a770:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a772:	69bb      	ldr	r3, [r7, #24]
 800a774:	3302      	adds	r3, #2
 800a776:	61bb      	str	r3, [r7, #24]
 800a778:	e007      	b.n	800a78a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a77a:	69fb      	ldr	r3, [r7, #28]
 800a77c:	781a      	ldrb	r2, [r3, #0]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a784:	69fb      	ldr	r3, [r7, #28]
 800a786:	3301      	adds	r3, #1
 800a788:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a790:	b29b      	uxth	r3, r3
 800a792:	3b01      	subs	r3, #1
 800a794:	b29a      	uxth	r2, r3
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1cc      	bne.n	800a742 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	9300      	str	r3, [sp, #0]
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	2140      	movs	r1, #64	; 0x40
 800a7b2:	68f8      	ldr	r0, [r7, #12]
 800a7b4:	f000 fe23 	bl	800b3fe <UART_WaitOnFlagUntilTimeout>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d001      	beq.n	800a7c2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e005      	b.n	800a7ce <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2220      	movs	r2, #32
 800a7c6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	e000      	b.n	800a7ce <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800a7cc:	2302      	movs	r3, #2
  }
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3720      	adds	r7, #32
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
	...

0800a7d8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	60f8      	str	r0, [r7, #12]
 800a7e0:	60b9      	str	r1, [r7, #8]
 800a7e2:	4613      	mov	r3, r2
 800a7e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7ea:	2b20      	cmp	r3, #32
 800a7ec:	d164      	bne.n	800a8b8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d002      	beq.n	800a7fa <HAL_UART_Transmit_DMA+0x22>
 800a7f4:	88fb      	ldrh	r3, [r7, #6]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e05d      	b.n	800a8ba <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a804:	2b01      	cmp	r3, #1
 800a806:	d101      	bne.n	800a80c <HAL_UART_Transmit_DMA+0x34>
 800a808:	2302      	movs	r3, #2
 800a80a:	e056      	b.n	800a8ba <HAL_UART_Transmit_DMA+0xe2>
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	88fa      	ldrh	r2, [r7, #6]
 800a81e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	88fa      	ldrh	r2, [r7, #6]
 800a826:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2200      	movs	r2, #0
 800a82e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2221      	movs	r2, #33	; 0x21
 800a834:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d02a      	beq.n	800a894 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a842:	4a20      	ldr	r2, [pc, #128]	; (800a8c4 <HAL_UART_Transmit_DMA+0xec>)
 800a844:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a84a:	4a1f      	ldr	r2, [pc, #124]	; (800a8c8 <HAL_UART_Transmit_DMA+0xf0>)
 800a84c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a852:	4a1e      	ldr	r2, [pc, #120]	; (800a8cc <HAL_UART_Transmit_DMA+0xf4>)
 800a854:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a85a:	2200      	movs	r2, #0
 800a85c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a866:	4619      	mov	r1, r3
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	3328      	adds	r3, #40	; 0x28
 800a86e:	461a      	mov	r2, r3
 800a870:	88fb      	ldrh	r3, [r7, #6]
 800a872:	f7f9 ff4b 	bl	800470c <HAL_DMA_Start_IT>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00b      	beq.n	800a894 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2210      	movs	r2, #16
 800a880:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2200      	movs	r2, #0
 800a886:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2220      	movs	r2, #32
 800a88e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e012      	b.n	800a8ba <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2240      	movs	r2, #64	; 0x40
 800a89a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	689a      	ldr	r2, [r3, #8]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a8b2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	e000      	b.n	800a8ba <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800a8b8:	2302      	movs	r3, #2
  }
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3710      	adds	r7, #16
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	0800b55f 	.word	0x0800b55f
 800a8c8:	0800b5af 	.word	0x0800b5af
 800a8cc:	0800b64b 	.word	0x0800b64b

0800a8d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	4613      	mov	r3, r2
 800a8dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a8e2:	2b20      	cmp	r3, #32
 800a8e4:	d16c      	bne.n	800a9c0 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d002      	beq.n	800a8f2 <HAL_UART_Receive_DMA+0x22>
 800a8ec:	88fb      	ldrh	r3, [r7, #6]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d101      	bne.n	800a8f6 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e065      	b.n	800a9c2 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d101      	bne.n	800a904 <HAL_UART_Receive_DMA+0x34>
 800a900:	2302      	movs	r3, #2
 800a902:	e05e      	b.n	800a9c2 <HAL_UART_Receive_DMA+0xf2>
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	88fa      	ldrh	r2, [r7, #6]
 800a916:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2200      	movs	r2, #0
 800a91e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2222      	movs	r2, #34	; 0x22
 800a924:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d02a      	beq.n	800a984 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a932:	4a26      	ldr	r2, [pc, #152]	; (800a9cc <HAL_UART_Receive_DMA+0xfc>)
 800a934:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a93a:	4a25      	ldr	r2, [pc, #148]	; (800a9d0 <HAL_UART_Receive_DMA+0x100>)
 800a93c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a942:	4a24      	ldr	r2, [pc, #144]	; (800a9d4 <HAL_UART_Receive_DMA+0x104>)
 800a944:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a94a:	2200      	movs	r2, #0
 800a94c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3324      	adds	r3, #36	; 0x24
 800a958:	4619      	mov	r1, r3
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a95e:	461a      	mov	r2, r3
 800a960:	88fb      	ldrh	r3, [r7, #6]
 800a962:	f7f9 fed3 	bl	800470c <HAL_DMA_Start_IT>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00b      	beq.n	800a984 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2210      	movs	r2, #16
 800a970:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2200      	movs	r2, #0
 800a976:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2220      	movs	r2, #32
 800a97e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	e01e      	b.n	800a9c2 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a99a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	689a      	ldr	r2, [r3, #8]
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f042 0201 	orr.w	r2, r2, #1
 800a9aa:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	689a      	ldr	r2, [r3, #8]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a9ba:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	e000      	b.n	800a9c2 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800a9c0:	2302      	movs	r3, #2
  }
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	3710      	adds	r7, #16
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}
 800a9ca:	bf00      	nop
 800a9cc:	0800b5cb 	.word	0x0800b5cb
 800a9d0:	0800b62f 	.word	0x0800b62f
 800a9d4:	0800b64b 	.word	0x0800b64b

0800a9d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b088      	sub	sp, #32
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	69db      	ldr	r3, [r3, #28]
 800a9e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a9f8:	69fa      	ldr	r2, [r7, #28]
 800a9fa:	f640 030f 	movw	r3, #2063	; 0x80f
 800a9fe:	4013      	ands	r3, r2
 800aa00:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d113      	bne.n	800aa30 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800aa08:	69fb      	ldr	r3, [r7, #28]
 800aa0a:	f003 0320 	and.w	r3, r3, #32
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d00e      	beq.n	800aa30 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	f003 0320 	and.w	r3, r3, #32
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d009      	beq.n	800aa30 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f000 8114 	beq.w	800ac4e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	4798      	blx	r3
      }
      return;
 800aa2e:	e10e      	b.n	800ac4e <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	f000 80d6 	beq.w	800abe4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	f003 0301 	and.w	r3, r3, #1
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d105      	bne.n	800aa4e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800aa42:	69bb      	ldr	r3, [r7, #24]
 800aa44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f000 80cb 	beq.w	800abe4 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	f003 0301 	and.w	r3, r3, #1
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00e      	beq.n	800aa76 <HAL_UART_IRQHandler+0x9e>
 800aa58:	69bb      	ldr	r3, [r7, #24]
 800aa5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d009      	beq.n	800aa76 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	2201      	movs	r2, #1
 800aa68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa6e:	f043 0201 	orr.w	r2, r3, #1
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	f003 0302 	and.w	r3, r3, #2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d00e      	beq.n	800aa9e <HAL_UART_IRQHandler+0xc6>
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	f003 0301 	and.w	r3, r3, #1
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d009      	beq.n	800aa9e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2202      	movs	r2, #2
 800aa90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa96:	f043 0204 	orr.w	r2, r3, #4
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	f003 0304 	and.w	r3, r3, #4
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d00e      	beq.n	800aac6 <HAL_UART_IRQHandler+0xee>
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	f003 0301 	and.w	r3, r3, #1
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d009      	beq.n	800aac6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2204      	movs	r2, #4
 800aab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aabe:	f043 0202 	orr.w	r2, r3, #2
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	f003 0308 	and.w	r3, r3, #8
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d013      	beq.n	800aaf8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d104      	bne.n	800aae4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d009      	beq.n	800aaf8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2208      	movs	r2, #8
 800aaea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aaf0:	f043 0208 	orr.w	r2, r3, #8
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00f      	beq.n	800ab22 <HAL_UART_IRQHandler+0x14a>
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00a      	beq.n	800ab22 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab1a:	f043 0220 	orr.w	r2, r3, #32
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f000 8093 	beq.w	800ac52 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ab2c:	69fb      	ldr	r3, [r7, #28]
 800ab2e:	f003 0320 	and.w	r3, r3, #32
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00c      	beq.n	800ab50 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	f003 0320 	and.w	r3, r3, #32
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d007      	beq.n	800ab50 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d003      	beq.n	800ab50 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab54:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab60:	2b40      	cmp	r3, #64	; 0x40
 800ab62:	d004      	beq.n	800ab6e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d031      	beq.n	800abd2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fcd5 	bl	800b51e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab7e:	2b40      	cmp	r3, #64	; 0x40
 800ab80:	d123      	bne.n	800abca <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689a      	ldr	r2, [r3, #8]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab90:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d013      	beq.n	800abc2 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab9e:	4a30      	ldr	r2, [pc, #192]	; (800ac60 <HAL_UART_IRQHandler+0x288>)
 800aba0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7f9 fe10 	bl	80047cc <HAL_DMA_Abort_IT>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d016      	beq.n	800abe0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800abb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800abbc:	4610      	mov	r0, r2
 800abbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abc0:	e00e      	b.n	800abe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f000 f876 	bl	800acb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abc8:	e00a      	b.n	800abe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 f872 	bl	800acb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abd0:	e006      	b.n	800abe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 f86e 	bl	800acb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800abde:	e038      	b.n	800ac52 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abe0:	bf00      	nop
    return;
 800abe2:	e036      	b.n	800ac52 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00d      	beq.n	800ac0a <HAL_UART_IRQHandler+0x232>
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d008      	beq.n	800ac0a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ac00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f860 	bl	800acc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac08:	e026      	b.n	800ac58 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00d      	beq.n	800ac30 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d008      	beq.n	800ac30 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d017      	beq.n	800ac56 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	4798      	blx	r3
    }
    return;
 800ac2e:	e012      	b.n	800ac56 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ac30:	69fb      	ldr	r3, [r7, #28]
 800ac32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d00e      	beq.n	800ac58 <HAL_UART_IRQHandler+0x280>
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d009      	beq.n	800ac58 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 fd52 	bl	800b6ee <UART_EndTransmit_IT>
    return;
 800ac4a:	bf00      	nop
 800ac4c:	e004      	b.n	800ac58 <HAL_UART_IRQHandler+0x280>
      return;
 800ac4e:	bf00      	nop
 800ac50:	e002      	b.n	800ac58 <HAL_UART_IRQHandler+0x280>
    return;
 800ac52:	bf00      	nop
 800ac54:	e000      	b.n	800ac58 <HAL_UART_IRQHandler+0x280>
    return;
 800ac56:	bf00      	nop
  }

}
 800ac58:	3720      	adds	r7, #32
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}
 800ac5e:	bf00      	nop
 800ac60:	0800b6c3 	.word	0x0800b6c3

0800ac64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b083      	sub	sp, #12
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ac6c:	bf00      	nop
 800ac6e:	370c      	adds	r7, #12
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr

0800ac78 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b083      	sub	sp, #12
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ac80:	bf00      	nop
 800ac82:	370c      	adds	r7, #12
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr

0800ac8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ac94:	bf00      	nop
 800ac96:	370c      	adds	r7, #12
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr

0800aca0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aca0:	b480      	push	{r7}
 800aca2:	b083      	sub	sp, #12
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800aca8:	bf00      	nop
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800acbc:	bf00      	nop
 800acbe:	370c      	adds	r7, #12
 800acc0:	46bd      	mov	sp, r7
 800acc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc6:	4770      	bx	lr

0800acc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800acd0:	bf00      	nop
 800acd2:	370c      	adds	r7, #12
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b088      	sub	sp, #32
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800ace4:	2300      	movs	r3, #0
 800ace6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800ace8:	2300      	movs	r3, #0
 800acea:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689a      	ldr	r2, [r3, #8]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	691b      	ldr	r3, [r3, #16]
 800acf4:	431a      	orrs	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	695b      	ldr	r3, [r3, #20]
 800acfa:	431a      	orrs	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	69db      	ldr	r3, [r3, #28]
 800ad00:	4313      	orrs	r3, r2
 800ad02:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	4bb1      	ldr	r3, [pc, #708]	; (800afd0 <UART_SetConfig+0x2f4>)
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	6812      	ldr	r2, [r2, #0]
 800ad12:	6939      	ldr	r1, [r7, #16]
 800ad14:	430b      	orrs	r3, r1
 800ad16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	68da      	ldr	r2, [r3, #12]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	430a      	orrs	r2, r1
 800ad2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	699b      	ldr	r3, [r3, #24]
 800ad32:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6a1b      	ldr	r3, [r3, #32]
 800ad38:	693a      	ldr	r2, [r7, #16]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	689b      	ldr	r3, [r3, #8]
 800ad44:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	430a      	orrs	r2, r1
 800ad50:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	4a9f      	ldr	r2, [pc, #636]	; (800afd4 <UART_SetConfig+0x2f8>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d121      	bne.n	800ada0 <UART_SetConfig+0xc4>
 800ad5c:	4b9e      	ldr	r3, [pc, #632]	; (800afd8 <UART_SetConfig+0x2fc>)
 800ad5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad62:	f003 0303 	and.w	r3, r3, #3
 800ad66:	2b03      	cmp	r3, #3
 800ad68:	d816      	bhi.n	800ad98 <UART_SetConfig+0xbc>
 800ad6a:	a201      	add	r2, pc, #4	; (adr r2, 800ad70 <UART_SetConfig+0x94>)
 800ad6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad70:	0800ad81 	.word	0x0800ad81
 800ad74:	0800ad8d 	.word	0x0800ad8d
 800ad78:	0800ad87 	.word	0x0800ad87
 800ad7c:	0800ad93 	.word	0x0800ad93
 800ad80:	2301      	movs	r3, #1
 800ad82:	77fb      	strb	r3, [r7, #31]
 800ad84:	e151      	b.n	800b02a <UART_SetConfig+0x34e>
 800ad86:	2302      	movs	r3, #2
 800ad88:	77fb      	strb	r3, [r7, #31]
 800ad8a:	e14e      	b.n	800b02a <UART_SetConfig+0x34e>
 800ad8c:	2304      	movs	r3, #4
 800ad8e:	77fb      	strb	r3, [r7, #31]
 800ad90:	e14b      	b.n	800b02a <UART_SetConfig+0x34e>
 800ad92:	2308      	movs	r3, #8
 800ad94:	77fb      	strb	r3, [r7, #31]
 800ad96:	e148      	b.n	800b02a <UART_SetConfig+0x34e>
 800ad98:	2310      	movs	r3, #16
 800ad9a:	77fb      	strb	r3, [r7, #31]
 800ad9c:	bf00      	nop
 800ad9e:	e144      	b.n	800b02a <UART_SetConfig+0x34e>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a8d      	ldr	r2, [pc, #564]	; (800afdc <UART_SetConfig+0x300>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d134      	bne.n	800ae14 <UART_SetConfig+0x138>
 800adaa:	4b8b      	ldr	r3, [pc, #556]	; (800afd8 <UART_SetConfig+0x2fc>)
 800adac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adb0:	f003 030c 	and.w	r3, r3, #12
 800adb4:	2b0c      	cmp	r3, #12
 800adb6:	d829      	bhi.n	800ae0c <UART_SetConfig+0x130>
 800adb8:	a201      	add	r2, pc, #4	; (adr r2, 800adc0 <UART_SetConfig+0xe4>)
 800adba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbe:	bf00      	nop
 800adc0:	0800adf5 	.word	0x0800adf5
 800adc4:	0800ae0d 	.word	0x0800ae0d
 800adc8:	0800ae0d 	.word	0x0800ae0d
 800adcc:	0800ae0d 	.word	0x0800ae0d
 800add0:	0800ae01 	.word	0x0800ae01
 800add4:	0800ae0d 	.word	0x0800ae0d
 800add8:	0800ae0d 	.word	0x0800ae0d
 800addc:	0800ae0d 	.word	0x0800ae0d
 800ade0:	0800adfb 	.word	0x0800adfb
 800ade4:	0800ae0d 	.word	0x0800ae0d
 800ade8:	0800ae0d 	.word	0x0800ae0d
 800adec:	0800ae0d 	.word	0x0800ae0d
 800adf0:	0800ae07 	.word	0x0800ae07
 800adf4:	2300      	movs	r3, #0
 800adf6:	77fb      	strb	r3, [r7, #31]
 800adf8:	e117      	b.n	800b02a <UART_SetConfig+0x34e>
 800adfa:	2302      	movs	r3, #2
 800adfc:	77fb      	strb	r3, [r7, #31]
 800adfe:	e114      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae00:	2304      	movs	r3, #4
 800ae02:	77fb      	strb	r3, [r7, #31]
 800ae04:	e111      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae06:	2308      	movs	r3, #8
 800ae08:	77fb      	strb	r3, [r7, #31]
 800ae0a:	e10e      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae0c:	2310      	movs	r3, #16
 800ae0e:	77fb      	strb	r3, [r7, #31]
 800ae10:	bf00      	nop
 800ae12:	e10a      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a71      	ldr	r2, [pc, #452]	; (800afe0 <UART_SetConfig+0x304>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d120      	bne.n	800ae60 <UART_SetConfig+0x184>
 800ae1e:	4b6e      	ldr	r3, [pc, #440]	; (800afd8 <UART_SetConfig+0x2fc>)
 800ae20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae24:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ae28:	2b10      	cmp	r3, #16
 800ae2a:	d00f      	beq.n	800ae4c <UART_SetConfig+0x170>
 800ae2c:	2b10      	cmp	r3, #16
 800ae2e:	d802      	bhi.n	800ae36 <UART_SetConfig+0x15a>
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d005      	beq.n	800ae40 <UART_SetConfig+0x164>
 800ae34:	e010      	b.n	800ae58 <UART_SetConfig+0x17c>
 800ae36:	2b20      	cmp	r3, #32
 800ae38:	d005      	beq.n	800ae46 <UART_SetConfig+0x16a>
 800ae3a:	2b30      	cmp	r3, #48	; 0x30
 800ae3c:	d009      	beq.n	800ae52 <UART_SetConfig+0x176>
 800ae3e:	e00b      	b.n	800ae58 <UART_SetConfig+0x17c>
 800ae40:	2300      	movs	r3, #0
 800ae42:	77fb      	strb	r3, [r7, #31]
 800ae44:	e0f1      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae46:	2302      	movs	r3, #2
 800ae48:	77fb      	strb	r3, [r7, #31]
 800ae4a:	e0ee      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae4c:	2304      	movs	r3, #4
 800ae4e:	77fb      	strb	r3, [r7, #31]
 800ae50:	e0eb      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae52:	2308      	movs	r3, #8
 800ae54:	77fb      	strb	r3, [r7, #31]
 800ae56:	e0e8      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae58:	2310      	movs	r3, #16
 800ae5a:	77fb      	strb	r3, [r7, #31]
 800ae5c:	bf00      	nop
 800ae5e:	e0e4      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a5f      	ldr	r2, [pc, #380]	; (800afe4 <UART_SetConfig+0x308>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d120      	bne.n	800aeac <UART_SetConfig+0x1d0>
 800ae6a:	4b5b      	ldr	r3, [pc, #364]	; (800afd8 <UART_SetConfig+0x2fc>)
 800ae6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae70:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ae74:	2b40      	cmp	r3, #64	; 0x40
 800ae76:	d00f      	beq.n	800ae98 <UART_SetConfig+0x1bc>
 800ae78:	2b40      	cmp	r3, #64	; 0x40
 800ae7a:	d802      	bhi.n	800ae82 <UART_SetConfig+0x1a6>
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d005      	beq.n	800ae8c <UART_SetConfig+0x1b0>
 800ae80:	e010      	b.n	800aea4 <UART_SetConfig+0x1c8>
 800ae82:	2b80      	cmp	r3, #128	; 0x80
 800ae84:	d005      	beq.n	800ae92 <UART_SetConfig+0x1b6>
 800ae86:	2bc0      	cmp	r3, #192	; 0xc0
 800ae88:	d009      	beq.n	800ae9e <UART_SetConfig+0x1c2>
 800ae8a:	e00b      	b.n	800aea4 <UART_SetConfig+0x1c8>
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	77fb      	strb	r3, [r7, #31]
 800ae90:	e0cb      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae92:	2302      	movs	r3, #2
 800ae94:	77fb      	strb	r3, [r7, #31]
 800ae96:	e0c8      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae98:	2304      	movs	r3, #4
 800ae9a:	77fb      	strb	r3, [r7, #31]
 800ae9c:	e0c5      	b.n	800b02a <UART_SetConfig+0x34e>
 800ae9e:	2308      	movs	r3, #8
 800aea0:	77fb      	strb	r3, [r7, #31]
 800aea2:	e0c2      	b.n	800b02a <UART_SetConfig+0x34e>
 800aea4:	2310      	movs	r3, #16
 800aea6:	77fb      	strb	r3, [r7, #31]
 800aea8:	bf00      	nop
 800aeaa:	e0be      	b.n	800b02a <UART_SetConfig+0x34e>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a4d      	ldr	r2, [pc, #308]	; (800afe8 <UART_SetConfig+0x30c>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d124      	bne.n	800af00 <UART_SetConfig+0x224>
 800aeb6:	4b48      	ldr	r3, [pc, #288]	; (800afd8 <UART_SetConfig+0x2fc>)
 800aeb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aebc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aec0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aec4:	d012      	beq.n	800aeec <UART_SetConfig+0x210>
 800aec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aeca:	d802      	bhi.n	800aed2 <UART_SetConfig+0x1f6>
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d007      	beq.n	800aee0 <UART_SetConfig+0x204>
 800aed0:	e012      	b.n	800aef8 <UART_SetConfig+0x21c>
 800aed2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aed6:	d006      	beq.n	800aee6 <UART_SetConfig+0x20a>
 800aed8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aedc:	d009      	beq.n	800aef2 <UART_SetConfig+0x216>
 800aede:	e00b      	b.n	800aef8 <UART_SetConfig+0x21c>
 800aee0:	2300      	movs	r3, #0
 800aee2:	77fb      	strb	r3, [r7, #31]
 800aee4:	e0a1      	b.n	800b02a <UART_SetConfig+0x34e>
 800aee6:	2302      	movs	r3, #2
 800aee8:	77fb      	strb	r3, [r7, #31]
 800aeea:	e09e      	b.n	800b02a <UART_SetConfig+0x34e>
 800aeec:	2304      	movs	r3, #4
 800aeee:	77fb      	strb	r3, [r7, #31]
 800aef0:	e09b      	b.n	800b02a <UART_SetConfig+0x34e>
 800aef2:	2308      	movs	r3, #8
 800aef4:	77fb      	strb	r3, [r7, #31]
 800aef6:	e098      	b.n	800b02a <UART_SetConfig+0x34e>
 800aef8:	2310      	movs	r3, #16
 800aefa:	77fb      	strb	r3, [r7, #31]
 800aefc:	bf00      	nop
 800aefe:	e094      	b.n	800b02a <UART_SetConfig+0x34e>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a39      	ldr	r2, [pc, #228]	; (800afec <UART_SetConfig+0x310>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d124      	bne.n	800af54 <UART_SetConfig+0x278>
 800af0a:	4b33      	ldr	r3, [pc, #204]	; (800afd8 <UART_SetConfig+0x2fc>)
 800af0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800af14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af18:	d012      	beq.n	800af40 <UART_SetConfig+0x264>
 800af1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af1e:	d802      	bhi.n	800af26 <UART_SetConfig+0x24a>
 800af20:	2b00      	cmp	r3, #0
 800af22:	d007      	beq.n	800af34 <UART_SetConfig+0x258>
 800af24:	e012      	b.n	800af4c <UART_SetConfig+0x270>
 800af26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af2a:	d006      	beq.n	800af3a <UART_SetConfig+0x25e>
 800af2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800af30:	d009      	beq.n	800af46 <UART_SetConfig+0x26a>
 800af32:	e00b      	b.n	800af4c <UART_SetConfig+0x270>
 800af34:	2301      	movs	r3, #1
 800af36:	77fb      	strb	r3, [r7, #31]
 800af38:	e077      	b.n	800b02a <UART_SetConfig+0x34e>
 800af3a:	2302      	movs	r3, #2
 800af3c:	77fb      	strb	r3, [r7, #31]
 800af3e:	e074      	b.n	800b02a <UART_SetConfig+0x34e>
 800af40:	2304      	movs	r3, #4
 800af42:	77fb      	strb	r3, [r7, #31]
 800af44:	e071      	b.n	800b02a <UART_SetConfig+0x34e>
 800af46:	2308      	movs	r3, #8
 800af48:	77fb      	strb	r3, [r7, #31]
 800af4a:	e06e      	b.n	800b02a <UART_SetConfig+0x34e>
 800af4c:	2310      	movs	r3, #16
 800af4e:	77fb      	strb	r3, [r7, #31]
 800af50:	bf00      	nop
 800af52:	e06a      	b.n	800b02a <UART_SetConfig+0x34e>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a25      	ldr	r2, [pc, #148]	; (800aff0 <UART_SetConfig+0x314>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d124      	bne.n	800afa8 <UART_SetConfig+0x2cc>
 800af5e:	4b1e      	ldr	r3, [pc, #120]	; (800afd8 <UART_SetConfig+0x2fc>)
 800af60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af64:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800af68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af6c:	d012      	beq.n	800af94 <UART_SetConfig+0x2b8>
 800af6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af72:	d802      	bhi.n	800af7a <UART_SetConfig+0x29e>
 800af74:	2b00      	cmp	r3, #0
 800af76:	d007      	beq.n	800af88 <UART_SetConfig+0x2ac>
 800af78:	e012      	b.n	800afa0 <UART_SetConfig+0x2c4>
 800af7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af7e:	d006      	beq.n	800af8e <UART_SetConfig+0x2b2>
 800af80:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800af84:	d009      	beq.n	800af9a <UART_SetConfig+0x2be>
 800af86:	e00b      	b.n	800afa0 <UART_SetConfig+0x2c4>
 800af88:	2300      	movs	r3, #0
 800af8a:	77fb      	strb	r3, [r7, #31]
 800af8c:	e04d      	b.n	800b02a <UART_SetConfig+0x34e>
 800af8e:	2302      	movs	r3, #2
 800af90:	77fb      	strb	r3, [r7, #31]
 800af92:	e04a      	b.n	800b02a <UART_SetConfig+0x34e>
 800af94:	2304      	movs	r3, #4
 800af96:	77fb      	strb	r3, [r7, #31]
 800af98:	e047      	b.n	800b02a <UART_SetConfig+0x34e>
 800af9a:	2308      	movs	r3, #8
 800af9c:	77fb      	strb	r3, [r7, #31]
 800af9e:	e044      	b.n	800b02a <UART_SetConfig+0x34e>
 800afa0:	2310      	movs	r3, #16
 800afa2:	77fb      	strb	r3, [r7, #31]
 800afa4:	bf00      	nop
 800afa6:	e040      	b.n	800b02a <UART_SetConfig+0x34e>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a11      	ldr	r2, [pc, #68]	; (800aff4 <UART_SetConfig+0x318>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d139      	bne.n	800b026 <UART_SetConfig+0x34a>
 800afb2:	4b09      	ldr	r3, [pc, #36]	; (800afd8 <UART_SetConfig+0x2fc>)
 800afb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800afbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800afc0:	d027      	beq.n	800b012 <UART_SetConfig+0x336>
 800afc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800afc6:	d817      	bhi.n	800aff8 <UART_SetConfig+0x31c>
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d01c      	beq.n	800b006 <UART_SetConfig+0x32a>
 800afcc:	e027      	b.n	800b01e <UART_SetConfig+0x342>
 800afce:	bf00      	nop
 800afd0:	efff69f3 	.word	0xefff69f3
 800afd4:	40011000 	.word	0x40011000
 800afd8:	40023800 	.word	0x40023800
 800afdc:	40004400 	.word	0x40004400
 800afe0:	40004800 	.word	0x40004800
 800afe4:	40004c00 	.word	0x40004c00
 800afe8:	40005000 	.word	0x40005000
 800afec:	40011400 	.word	0x40011400
 800aff0:	40007800 	.word	0x40007800
 800aff4:	40007c00 	.word	0x40007c00
 800aff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800affc:	d006      	beq.n	800b00c <UART_SetConfig+0x330>
 800affe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b002:	d009      	beq.n	800b018 <UART_SetConfig+0x33c>
 800b004:	e00b      	b.n	800b01e <UART_SetConfig+0x342>
 800b006:	2300      	movs	r3, #0
 800b008:	77fb      	strb	r3, [r7, #31]
 800b00a:	e00e      	b.n	800b02a <UART_SetConfig+0x34e>
 800b00c:	2302      	movs	r3, #2
 800b00e:	77fb      	strb	r3, [r7, #31]
 800b010:	e00b      	b.n	800b02a <UART_SetConfig+0x34e>
 800b012:	2304      	movs	r3, #4
 800b014:	77fb      	strb	r3, [r7, #31]
 800b016:	e008      	b.n	800b02a <UART_SetConfig+0x34e>
 800b018:	2308      	movs	r3, #8
 800b01a:	77fb      	strb	r3, [r7, #31]
 800b01c:	e005      	b.n	800b02a <UART_SetConfig+0x34e>
 800b01e:	2310      	movs	r3, #16
 800b020:	77fb      	strb	r3, [r7, #31]
 800b022:	bf00      	nop
 800b024:	e001      	b.n	800b02a <UART_SetConfig+0x34e>
 800b026:	2310      	movs	r3, #16
 800b028:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	69db      	ldr	r3, [r3, #28]
 800b02e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b032:	d17f      	bne.n	800b134 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800b034:	7ffb      	ldrb	r3, [r7, #31]
 800b036:	2b08      	cmp	r3, #8
 800b038:	d85c      	bhi.n	800b0f4 <UART_SetConfig+0x418>
 800b03a:	a201      	add	r2, pc, #4	; (adr r2, 800b040 <UART_SetConfig+0x364>)
 800b03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b040:	0800b065 	.word	0x0800b065
 800b044:	0800b085 	.word	0x0800b085
 800b048:	0800b0a5 	.word	0x0800b0a5
 800b04c:	0800b0f5 	.word	0x0800b0f5
 800b050:	0800b0bd 	.word	0x0800b0bd
 800b054:	0800b0f5 	.word	0x0800b0f5
 800b058:	0800b0f5 	.word	0x0800b0f5
 800b05c:	0800b0f5 	.word	0x0800b0f5
 800b060:	0800b0dd 	.word	0x0800b0dd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b064:	f7fc fcee 	bl	8007a44 <HAL_RCC_GetPCLK1Freq>
 800b068:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	005a      	lsls	r2, r3, #1
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	085b      	lsrs	r3, r3, #1
 800b074:	441a      	add	r2, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b07e:	b29b      	uxth	r3, r3
 800b080:	61bb      	str	r3, [r7, #24]
        break;
 800b082:	e03a      	b.n	800b0fa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b084:	f7fc fcf2 	bl	8007a6c <HAL_RCC_GetPCLK2Freq>
 800b088:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	005a      	lsls	r2, r3, #1
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	085b      	lsrs	r3, r3, #1
 800b094:	441a      	add	r2, r3
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	61bb      	str	r3, [r7, #24]
        break;
 800b0a2:	e02a      	b.n	800b0fa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	085a      	lsrs	r2, r3, #1
 800b0aa:	4b5f      	ldr	r3, [pc, #380]	; (800b228 <UART_SetConfig+0x54c>)
 800b0ac:	4413      	add	r3, r2
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	6852      	ldr	r2, [r2, #4]
 800b0b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	61bb      	str	r3, [r7, #24]
        break;
 800b0ba:	e01e      	b.n	800b0fa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0bc:	f7fc fc04 	bl	80078c8 <HAL_RCC_GetSysClockFreq>
 800b0c0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	005a      	lsls	r2, r3, #1
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	085b      	lsrs	r3, r3, #1
 800b0cc:	441a      	add	r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	61bb      	str	r3, [r7, #24]
        break;
 800b0da:	e00e      	b.n	800b0fa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	085b      	lsrs	r3, r3, #1
 800b0e2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	685b      	ldr	r3, [r3, #4]
 800b0ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	61bb      	str	r3, [r7, #24]
        break;
 800b0f2:	e002      	b.n	800b0fa <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	75fb      	strb	r3, [r7, #23]
        break;
 800b0f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b0fa:	69bb      	ldr	r3, [r7, #24]
 800b0fc:	2b0f      	cmp	r3, #15
 800b0fe:	d916      	bls.n	800b12e <UART_SetConfig+0x452>
 800b100:	69bb      	ldr	r3, [r7, #24]
 800b102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b106:	d212      	bcs.n	800b12e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	b29b      	uxth	r3, r3
 800b10c:	f023 030f 	bic.w	r3, r3, #15
 800b110:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b112:	69bb      	ldr	r3, [r7, #24]
 800b114:	085b      	lsrs	r3, r3, #1
 800b116:	b29b      	uxth	r3, r3
 800b118:	f003 0307 	and.w	r3, r3, #7
 800b11c:	b29a      	uxth	r2, r3
 800b11e:	897b      	ldrh	r3, [r7, #10]
 800b120:	4313      	orrs	r3, r2
 800b122:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	897a      	ldrh	r2, [r7, #10]
 800b12a:	60da      	str	r2, [r3, #12]
 800b12c:	e070      	b.n	800b210 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	75fb      	strb	r3, [r7, #23]
 800b132:	e06d      	b.n	800b210 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800b134:	7ffb      	ldrb	r3, [r7, #31]
 800b136:	2b08      	cmp	r3, #8
 800b138:	d859      	bhi.n	800b1ee <UART_SetConfig+0x512>
 800b13a:	a201      	add	r2, pc, #4	; (adr r2, 800b140 <UART_SetConfig+0x464>)
 800b13c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b140:	0800b165 	.word	0x0800b165
 800b144:	0800b183 	.word	0x0800b183
 800b148:	0800b1a1 	.word	0x0800b1a1
 800b14c:	0800b1ef 	.word	0x0800b1ef
 800b150:	0800b1b9 	.word	0x0800b1b9
 800b154:	0800b1ef 	.word	0x0800b1ef
 800b158:	0800b1ef 	.word	0x0800b1ef
 800b15c:	0800b1ef 	.word	0x0800b1ef
 800b160:	0800b1d7 	.word	0x0800b1d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b164:	f7fc fc6e 	bl	8007a44 <HAL_RCC_GetPCLK1Freq>
 800b168:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	085a      	lsrs	r2, r3, #1
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	441a      	add	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	fbb2 f3f3 	udiv	r3, r2, r3
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	61bb      	str	r3, [r7, #24]
        break;
 800b180:	e038      	b.n	800b1f4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b182:	f7fc fc73 	bl	8007a6c <HAL_RCC_GetPCLK2Freq>
 800b186:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	085a      	lsrs	r2, r3, #1
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	441a      	add	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	fbb2 f3f3 	udiv	r3, r2, r3
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	61bb      	str	r3, [r7, #24]
        break;
 800b19e:	e029      	b.n	800b1f4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	085a      	lsrs	r2, r3, #1
 800b1a6:	4b21      	ldr	r3, [pc, #132]	; (800b22c <UART_SetConfig+0x550>)
 800b1a8:	4413      	add	r3, r2
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	6852      	ldr	r2, [r2, #4]
 800b1ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	61bb      	str	r3, [r7, #24]
        break;
 800b1b6:	e01d      	b.n	800b1f4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1b8:	f7fc fb86 	bl	80078c8 <HAL_RCC_GetSysClockFreq>
 800b1bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	085a      	lsrs	r2, r3, #1
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	441a      	add	r2, r3
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1d0:	b29b      	uxth	r3, r3
 800b1d2:	61bb      	str	r3, [r7, #24]
        break;
 800b1d4:	e00e      	b.n	800b1f4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	085b      	lsrs	r3, r3, #1
 800b1dc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	61bb      	str	r3, [r7, #24]
        break;
 800b1ec:	e002      	b.n	800b1f4 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	75fb      	strb	r3, [r7, #23]
        break;
 800b1f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	2b0f      	cmp	r3, #15
 800b1f8:	d908      	bls.n	800b20c <UART_SetConfig+0x530>
 800b1fa:	69bb      	ldr	r3, [r7, #24]
 800b1fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b200:	d204      	bcs.n	800b20c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	69ba      	ldr	r2, [r7, #24]
 800b208:	60da      	str	r2, [r3, #12]
 800b20a:	e001      	b.n	800b210 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800b21c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3720      	adds	r7, #32
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	bf00      	nop
 800b228:	01e84800 	.word	0x01e84800
 800b22c:	00f42400 	.word	0x00f42400

0800b230 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b23c:	f003 0301 	and.w	r3, r3, #1
 800b240:	2b00      	cmp	r3, #0
 800b242:	d00a      	beq.n	800b25a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	685b      	ldr	r3, [r3, #4]
 800b24a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	430a      	orrs	r2, r1
 800b258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b25e:	f003 0302 	and.w	r3, r3, #2
 800b262:	2b00      	cmp	r3, #0
 800b264:	d00a      	beq.n	800b27c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	430a      	orrs	r2, r1
 800b27a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b280:	f003 0304 	and.w	r3, r3, #4
 800b284:	2b00      	cmp	r3, #0
 800b286:	d00a      	beq.n	800b29e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	430a      	orrs	r2, r1
 800b29c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2a2:	f003 0308 	and.w	r3, r3, #8
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d00a      	beq.n	800b2c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	430a      	orrs	r2, r1
 800b2be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2c4:	f003 0310 	and.w	r3, r3, #16
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d00a      	beq.n	800b2e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	430a      	orrs	r2, r1
 800b2e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2e6:	f003 0320 	and.w	r3, r3, #32
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00a      	beq.n	800b304 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	430a      	orrs	r2, r1
 800b302:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d01a      	beq.n	800b346 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	430a      	orrs	r2, r1
 800b324:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b32a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b32e:	d10a      	bne.n	800b346 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	430a      	orrs	r2, r1
 800b344:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b34a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d00a      	beq.n	800b368 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	685b      	ldr	r3, [r3, #4]
 800b358:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	430a      	orrs	r2, r1
 800b366:	605a      	str	r2, [r3, #4]
  }
}
 800b368:	bf00      	nop
 800b36a:	370c      	adds	r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr

0800b374 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af02      	add	r7, sp, #8
 800b37a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2200      	movs	r2, #0
 800b380:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b382:	f7f8 fb17 	bl	80039b4 <HAL_GetTick>
 800b386:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f003 0308 	and.w	r3, r3, #8
 800b392:	2b08      	cmp	r3, #8
 800b394:	d10e      	bne.n	800b3b4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b396:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b39a:	9300      	str	r3, [sp, #0]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f000 f82a 	bl	800b3fe <UART_WaitOnFlagUntilTimeout>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d001      	beq.n	800b3b4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	e020      	b.n	800b3f6 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 0304 	and.w	r3, r3, #4
 800b3be:	2b04      	cmp	r3, #4
 800b3c0:	d10e      	bne.n	800b3e0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 f814 	bl	800b3fe <UART_WaitOnFlagUntilTimeout>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d001      	beq.n	800b3e0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3dc:	2303      	movs	r3, #3
 800b3de:	e00a      	b.n	800b3f6 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2220      	movs	r2, #32
 800b3e4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2220      	movs	r2, #32
 800b3ea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b084      	sub	sp, #16
 800b402:	af00      	add	r7, sp, #0
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	603b      	str	r3, [r7, #0]
 800b40a:	4613      	mov	r3, r2
 800b40c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b40e:	e05d      	b.n	800b4cc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b410:	69bb      	ldr	r3, [r7, #24]
 800b412:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b416:	d059      	beq.n	800b4cc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b418:	f7f8 facc 	bl	80039b4 <HAL_GetTick>
 800b41c:	4602      	mov	r2, r0
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	1ad3      	subs	r3, r2, r3
 800b422:	69ba      	ldr	r2, [r7, #24]
 800b424:	429a      	cmp	r2, r3
 800b426:	d302      	bcc.n	800b42e <UART_WaitOnFlagUntilTimeout+0x30>
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d11b      	bne.n	800b466 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b43c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	689a      	ldr	r2, [r3, #8]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f022 0201 	bic.w	r2, r2, #1
 800b44c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2220      	movs	r2, #32
 800b452:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	2220      	movs	r2, #32
 800b458:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	2200      	movs	r2, #0
 800b45e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800b462:	2303      	movs	r3, #3
 800b464:	e042      	b.n	800b4ec <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f003 0304 	and.w	r3, r3, #4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d02b      	beq.n	800b4cc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	69db      	ldr	r3, [r3, #28]
 800b47a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b47e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b482:	d123      	bne.n	800b4cc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b48c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b49c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	689a      	ldr	r2, [r3, #8]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f022 0201 	bic.w	r2, r2, #1
 800b4ac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2220      	movs	r2, #32
 800b4b2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2220      	movs	r2, #32
 800b4b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2220      	movs	r2, #32
 800b4be:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800b4c8:	2303      	movs	r3, #3
 800b4ca:	e00f      	b.n	800b4ec <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	69da      	ldr	r2, [r3, #28]
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	4013      	ands	r3, r2
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	bf0c      	ite	eq
 800b4dc:	2301      	moveq	r3, #1
 800b4de:	2300      	movne	r3, #0
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	79fb      	ldrb	r3, [r7, #7]
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d092      	beq.n	800b410 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b4ea:	2300      	movs	r3, #0
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3710      	adds	r7, #16
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b50a:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2220      	movs	r2, #32
 800b510:	675a      	str	r2, [r3, #116]	; 0x74
}
 800b512:	bf00      	nop
 800b514:	370c      	adds	r7, #12
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr

0800b51e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b51e:	b480      	push	{r7}
 800b520:	b083      	sub	sp, #12
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b534:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	689a      	ldr	r2, [r3, #8]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f022 0201 	bic.w	r2, r2, #1
 800b544:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2220      	movs	r2, #32
 800b54a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2200      	movs	r2, #0
 800b550:	661a      	str	r2, [r3, #96]	; 0x60
}
 800b552:	bf00      	nop
 800b554:	370c      	adds	r7, #12
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr

0800b55e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b084      	sub	sp, #16
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b56a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	69db      	ldr	r3, [r3, #28]
 800b570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b574:	d014      	beq.n	800b5a0 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	689a      	ldr	r2, [r3, #8]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b58c:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	681a      	ldr	r2, [r3, #0]
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b59c:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b59e:	e002      	b.n	800b5a6 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f7ff fb5f 	bl	800ac64 <HAL_UART_TxCpltCallback>
}
 800b5a6:	bf00      	nop
 800b5a8:	3710      	adds	r7, #16
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}

0800b5ae <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b5ae:	b580      	push	{r7, lr}
 800b5b0:	b084      	sub	sp, #16
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ba:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b5bc:	68f8      	ldr	r0, [r7, #12]
 800b5be:	f7ff fb5b 	bl	800ac78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5c2:	bf00      	nop
 800b5c4:	3710      	adds	r7, #16
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}

0800b5ca <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b5ca:	b580      	push	{r7, lr}
 800b5cc:	b084      	sub	sp, #16
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5d6:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	69db      	ldr	r3, [r3, #28]
 800b5dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b5e0:	d01e      	beq.n	800b620 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	681a      	ldr	r2, [r3, #0]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b5f8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	689a      	ldr	r2, [r3, #8]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f022 0201 	bic.w	r2, r2, #1
 800b608:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	689a      	ldr	r2, [r3, #8]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b618:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2220      	movs	r2, #32
 800b61e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b620:	68f8      	ldr	r0, [r7, #12]
 800b622:	f7ff fb33 	bl	800ac8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b626:	bf00      	nop
 800b628:	3710      	adds	r7, #16
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b084      	sub	sp, #16
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b63a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b63c:	68f8      	ldr	r0, [r7, #12]
 800b63e:	f7ff fb2f 	bl	800aca0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b642:	bf00      	nop
 800b644:	3710      	adds	r7, #16
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}

0800b64a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b64a:	b580      	push	{r7, lr}
 800b64c:	b086      	sub	sp, #24
 800b64e:	af00      	add	r7, sp, #0
 800b650:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b656:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b65c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b662:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b66e:	2b80      	cmp	r3, #128	; 0x80
 800b670:	d109      	bne.n	800b686 <UART_DMAError+0x3c>
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	2b21      	cmp	r3, #33	; 0x21
 800b676:	d106      	bne.n	800b686 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	2200      	movs	r2, #0
 800b67c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800b680:	6978      	ldr	r0, [r7, #20]
 800b682:	f7ff ff37 	bl	800b4f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b686:	697b      	ldr	r3, [r7, #20]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b690:	2b40      	cmp	r3, #64	; 0x40
 800b692:	d109      	bne.n	800b6a8 <UART_DMAError+0x5e>
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2b22      	cmp	r3, #34	; 0x22
 800b698:	d106      	bne.n	800b6a8 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800b6a2:	6978      	ldr	r0, [r7, #20]
 800b6a4:	f7ff ff3b 	bl	800b51e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6ac:	f043 0210 	orr.w	r2, r3, #16
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6b4:	6978      	ldr	r0, [r7, #20]
 800b6b6:	f7ff fafd 	bl	800acb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ba:	bf00      	nop
 800b6bc:	3718      	adds	r7, #24
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b084      	sub	sp, #16
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6e0:	68f8      	ldr	r0, [r7, #12]
 800b6e2:	f7ff fae7 	bl	800acb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6e6:	bf00      	nop
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b082      	sub	sp, #8
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	681a      	ldr	r2, [r3, #0]
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b704:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2220      	movs	r2, #32
 800b70a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f7ff faa6 	bl	800ac64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b718:	bf00      	nop
 800b71a:	3708      	adds	r7, #8
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b720:	b084      	sub	sp, #16
 800b722:	b480      	push	{r7}
 800b724:	b085      	sub	sp, #20
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
 800b72a:	f107 001c 	add.w	r0, r7, #28
 800b72e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b732:	2300      	movs	r3, #0
 800b734:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b736:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b738:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b73a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b73e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b740:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b742:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b746:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b74a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b74c:	68fa      	ldr	r2, [r7, #12]
 800b74e:	4313      	orrs	r3, r2
 800b750:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	685a      	ldr	r2, [r3, #4]
 800b756:	4b07      	ldr	r3, [pc, #28]	; (800b774 <SDMMC_Init+0x54>)
 800b758:	4013      	ands	r3, r2
 800b75a:	68fa      	ldr	r2, [r7, #12]
 800b75c:	431a      	orrs	r2, r3
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3714      	adds	r7, #20
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	b004      	add	sp, #16
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop
 800b774:	ffff8100 	.word	0xffff8100

0800b778 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2203      	movs	r2, #3
 800b784:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b786:	2002      	movs	r0, #2
 800b788:	f7f8 f920 	bl	80039cc <HAL_Delay>
  
  return HAL_OK;
 800b78c:	2300      	movs	r3, #0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3708      	adds	r7, #8
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}

0800b796 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800b796:	b480      	push	{r7}
 800b798:	b083      	sub	sp, #12
 800b79a:	af00      	add	r7, sp, #0
 800b79c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f003 0303 	and.w	r3, r3, #3
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
	...

0800b7b4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b7d2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b7d8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b7de:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b7e0:	68fa      	ldr	r2, [r7, #12]
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	68da      	ldr	r2, [r3, #12]
 800b7ea:	4b06      	ldr	r3, [pc, #24]	; (800b804 <SDMMC_SendCommand+0x50>)
 800b7ec:	4013      	ands	r3, r2
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	431a      	orrs	r2, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3714      	adds	r7, #20
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b802:	4770      	bx	lr
 800b804:	fffff000 	.word	0xfffff000

0800b808 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	691b      	ldr	r3, [r3, #16]
 800b814:	b2db      	uxtb	r3, r3
}
 800b816:	4618      	mov	r0, r3
 800b818:	370c      	adds	r7, #12
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr

0800b822 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b822:	b480      	push	{r7}
 800b824:	b085      	sub	sp, #20
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
 800b82a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	3314      	adds	r3, #20
 800b830:	461a      	mov	r2, r3
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	4413      	add	r3, r2
 800b836:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
}  
 800b83c:	4618      	mov	r0, r3
 800b83e:	3714      	adds	r7, #20
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr

0800b848 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b08a      	sub	sp, #40	; 0x28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b858:	2307      	movs	r3, #7
 800b85a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b85c:	2340      	movs	r3, #64	; 0x40
 800b85e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b860:	2300      	movs	r3, #0
 800b862:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b868:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b86a:	f107 0310 	add.w	r3, r7, #16
 800b86e:	4619      	mov	r1, r3
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	f7ff ff9f 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b876:	f241 3288 	movw	r2, #5000	; 0x1388
 800b87a:	2107      	movs	r1, #7
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f000 f8c9 	bl	800ba14 <SDMMC_GetCmdResp1>
 800b882:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b886:	4618      	mov	r0, r3
 800b888:	3728      	adds	r7, #40	; 0x28
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b088      	sub	sp, #32
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b896:	2300      	movs	r3, #0
 800b898:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b89a:	2300      	movs	r3, #0
 800b89c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8ac:	f107 0308 	add.w	r3, r7, #8
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f7ff ff7e 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f000 f883 	bl	800b9c4 <SDMMC_GetCmdError>
 800b8be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8c0:	69fb      	ldr	r3, [r7, #28]
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3720      	adds	r7, #32
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}

0800b8ca <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800b8ca:	b580      	push	{r7, lr}
 800b8cc:	b088      	sub	sp, #32
 800b8ce:	af00      	add	r7, sp, #0
 800b8d0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b8d6:	2302      	movs	r3, #2
 800b8d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b8da:	23c0      	movs	r3, #192	; 0xc0
 800b8dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8e8:	f107 0308 	add.w	r3, r7, #8
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f7ff ff60 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f000 f979 	bl	800bbec <SDMMC_GetCmdResp2>
 800b8fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8fc:	69fb      	ldr	r3, [r7, #28]
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3720      	adds	r7, #32
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b088      	sub	sp, #32
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
 800b90e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b914:	2309      	movs	r3, #9
 800b916:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b918:	23c0      	movs	r3, #192	; 0xc0
 800b91a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b91c:	2300      	movs	r3, #0
 800b91e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b924:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b926:	f107 0308 	add.w	r3, r7, #8
 800b92a:	4619      	mov	r1, r3
 800b92c:	6878      	ldr	r0, [r7, #4]
 800b92e:	f7ff ff41 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 f95a 	bl	800bbec <SDMMC_GetCmdResp2>
 800b938:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b93a:	69fb      	ldr	r3, [r7, #28]
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3720      	adds	r7, #32
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b088      	sub	sp, #32
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b94e:	2300      	movs	r3, #0
 800b950:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b952:	2303      	movs	r3, #3
 800b954:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b956:	2340      	movs	r3, #64	; 0x40
 800b958:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b95a:	2300      	movs	r3, #0
 800b95c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b95e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b962:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b964:	f107 0308 	add.w	r3, r7, #8
 800b968:	4619      	mov	r1, r3
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7ff ff22 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	2103      	movs	r1, #3
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 f9b9 	bl	800bcec <SDMMC_GetCmdResp6>
 800b97a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b97c:	69fb      	ldr	r3, [r7, #28]
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3720      	adds	r7, #32
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}

0800b986 <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b088      	sub	sp, #32
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
 800b98e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 800b994:	2301      	movs	r3, #1
 800b996:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b998:	2340      	movs	r3, #64	; 0x40
 800b99a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b99c:	2300      	movs	r3, #0
 800b99e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b9a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9a4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9a6:	f107 0308 	add.w	r3, r7, #8
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f7ff ff01 	bl	800b7b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f960 	bl	800bc78 <SDMMC_GetCmdResp3>
 800b9b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9ba:	69fb      	ldr	r3, [r7, #28]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3720      	adds	r7, #32
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b9c4:	b490      	push	{r4, r7}
 800b9c6:	b082      	sub	sp, #8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b9cc:	4b0f      	ldr	r3, [pc, #60]	; (800ba0c <SDMMC_GetCmdError+0x48>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4a0f      	ldr	r2, [pc, #60]	; (800ba10 <SDMMC_GetCmdError+0x4c>)
 800b9d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b9d6:	0a5b      	lsrs	r3, r3, #9
 800b9d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b9dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b9e0:	4623      	mov	r3, r4
 800b9e2:	1e5c      	subs	r4, r3, #1
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d102      	bne.n	800b9ee <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b9e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b9ec:	e009      	b.n	800ba02 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d0f2      	beq.n	800b9e0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	22c5      	movs	r2, #197	; 0xc5
 800b9fe:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ba00:	2300      	movs	r3, #0
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3708      	adds	r7, #8
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bc90      	pop	{r4, r7}
 800ba0a:	4770      	bx	lr
 800ba0c:	20000004 	.word	0x20000004
 800ba10:	10624dd3 	.word	0x10624dd3

0800ba14 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ba14:	b590      	push	{r4, r7, lr}
 800ba16:	b087      	sub	sp, #28
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	607a      	str	r2, [r7, #4]
 800ba20:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ba22:	4b6f      	ldr	r3, [pc, #444]	; (800bbe0 <SDMMC_GetCmdResp1+0x1cc>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a6f      	ldr	r2, [pc, #444]	; (800bbe4 <SDMMC_GetCmdResp1+0x1d0>)
 800ba28:	fba2 2303 	umull	r2, r3, r2, r3
 800ba2c:	0a5b      	lsrs	r3, r3, #9
 800ba2e:	687a      	ldr	r2, [r7, #4]
 800ba30:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ba34:	4623      	mov	r3, r4
 800ba36:	1e5c      	subs	r4, r3, #1
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d102      	bne.n	800ba42 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba40:	e0c9      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba46:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d0f0      	beq.n	800ba34 <SDMMC_GetCmdResp1+0x20>
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d1eb      	bne.n	800ba34 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba60:	f003 0304 	and.w	r3, r3, #4
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d004      	beq.n	800ba72 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	2204      	movs	r2, #4
 800ba6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba6e:	2304      	movs	r3, #4
 800ba70:	e0b1      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba76:	f003 0301 	and.w	r3, r3, #1
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d004      	beq.n	800ba88 <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2201      	movs	r2, #1
 800ba82:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba84:	2301      	movs	r3, #1
 800ba86:	e0a6      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	22c5      	movs	r2, #197	; 0xc5
 800ba8c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ba8e:	68f8      	ldr	r0, [r7, #12]
 800ba90:	f7ff feba 	bl	800b808 <SDMMC_GetCommandResponse>
 800ba94:	4603      	mov	r3, r0
 800ba96:	461a      	mov	r2, r3
 800ba98:	7afb      	ldrb	r3, [r7, #11]
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d001      	beq.n	800baa2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e099      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800baa2:	2100      	movs	r1, #0
 800baa4:	68f8      	ldr	r0, [r7, #12]
 800baa6:	f7ff febc 	bl	800b822 <SDMMC_GetResponse>
 800baaa:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	4b4e      	ldr	r3, [pc, #312]	; (800bbe8 <SDMMC_GetCmdResp1+0x1d4>)
 800bab0:	4013      	ands	r3, r2
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d101      	bne.n	800baba <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800bab6:	2300      	movs	r3, #0
 800bab8:	e08d      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	2b00      	cmp	r3, #0
 800babe:	da02      	bge.n	800bac6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bac0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bac4:	e087      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d001      	beq.n	800bad4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bad0:	2340      	movs	r3, #64	; 0x40
 800bad2:	e080      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bad4:	693b      	ldr	r3, [r7, #16]
 800bad6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bade:	2380      	movs	r3, #128	; 0x80
 800bae0:	e079      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d002      	beq.n	800baf2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800baec:	f44f 7380 	mov.w	r3, #256	; 0x100
 800baf0:	e071      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d002      	beq.n	800bb02 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bafc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb00:	e069      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d002      	beq.n	800bb12 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bb0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb10:	e061      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d002      	beq.n	800bb22 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bb1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bb20:	e059      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d002      	beq.n	800bb32 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bb2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb30:	e051      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d002      	beq.n	800bb42 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bb3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bb40:	e049      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d002      	beq.n	800bb52 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bb4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bb50:	e041      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d002      	beq.n	800bb62 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800bb5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bb60:	e039      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d002      	beq.n	800bb72 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bb6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bb70:	e031      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bb7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bb80:	e029      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bb8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bb90:	e021      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d002      	beq.n	800bba2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bb9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800bba0:	e019      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d002      	beq.n	800bbb2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bbac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800bbb0:	e011      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d002      	beq.n	800bbc2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800bbbc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800bbc0:	e009      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	f003 0308 	and.w	r3, r3, #8
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d002      	beq.n	800bbd2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bbcc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800bbd0:	e001      	b.n	800bbd6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bbd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	371c      	adds	r7, #28
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd90      	pop	{r4, r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	20000004 	.word	0x20000004
 800bbe4:	10624dd3 	.word	0x10624dd3
 800bbe8:	fdffe008 	.word	0xfdffe008

0800bbec <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800bbec:	b490      	push	{r4, r7}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bbf4:	4b1e      	ldr	r3, [pc, #120]	; (800bc70 <SDMMC_GetCmdResp2+0x84>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	4a1e      	ldr	r2, [pc, #120]	; (800bc74 <SDMMC_GetCmdResp2+0x88>)
 800bbfa:	fba2 2303 	umull	r2, r3, r2, r3
 800bbfe:	0a5b      	lsrs	r3, r3, #9
 800bc00:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc04:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bc08:	4623      	mov	r3, r4
 800bc0a:	1e5c      	subs	r4, r3, #1
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d102      	bne.n	800bc16 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc14:	e026      	b.n	800bc64 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc1a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d0f0      	beq.n	800bc08 <SDMMC_GetCmdResp2+0x1c>
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d1eb      	bne.n	800bc08 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc34:	f003 0304 	and.w	r3, r3, #4
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d004      	beq.n	800bc46 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2204      	movs	r2, #4
 800bc40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc42:	2304      	movs	r3, #4
 800bc44:	e00e      	b.n	800bc64 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc4a:	f003 0301 	and.w	r3, r3, #1
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d004      	beq.n	800bc5c <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2201      	movs	r2, #1
 800bc56:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e003      	b.n	800bc64 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	22c5      	movs	r2, #197	; 0xc5
 800bc60:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bc62:	2300      	movs	r3, #0
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3710      	adds	r7, #16
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bc90      	pop	{r4, r7}
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	20000004 	.word	0x20000004
 800bc74:	10624dd3 	.word	0x10624dd3

0800bc78 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800bc78:	b490      	push	{r4, r7}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bc80:	4b18      	ldr	r3, [pc, #96]	; (800bce4 <SDMMC_GetCmdResp3+0x6c>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4a18      	ldr	r2, [pc, #96]	; (800bce8 <SDMMC_GetCmdResp3+0x70>)
 800bc86:	fba2 2303 	umull	r2, r3, r2, r3
 800bc8a:	0a5b      	lsrs	r3, r3, #9
 800bc8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bc94:	4623      	mov	r3, r4
 800bc96:	1e5c      	subs	r4, r3, #1
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d102      	bne.n	800bca2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bca0:	e01b      	b.n	800bcda <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bca6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d0f0      	beq.n	800bc94 <SDMMC_GetCmdResp3+0x1c>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d1eb      	bne.n	800bc94 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcc0:	f003 0304 	and.w	r3, r3, #4
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d004      	beq.n	800bcd2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2204      	movs	r2, #4
 800bccc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bcce:	2304      	movs	r3, #4
 800bcd0:	e003      	b.n	800bcda <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	22c5      	movs	r2, #197	; 0xc5
 800bcd6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bc90      	pop	{r4, r7}
 800bce2:	4770      	bx	lr
 800bce4:	20000004 	.word	0x20000004
 800bce8:	10624dd3 	.word	0x10624dd3

0800bcec <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bcec:	b590      	push	{r4, r7, lr}
 800bcee:	b087      	sub	sp, #28
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	607a      	str	r2, [r7, #4]
 800bcf8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bcfa:	4b34      	ldr	r3, [pc, #208]	; (800bdcc <SDMMC_GetCmdResp6+0xe0>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a34      	ldr	r2, [pc, #208]	; (800bdd0 <SDMMC_GetCmdResp6+0xe4>)
 800bd00:	fba2 2303 	umull	r2, r3, r2, r3
 800bd04:	0a5b      	lsrs	r3, r3, #9
 800bd06:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd0a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bd0e:	4623      	mov	r3, r4
 800bd10:	1e5c      	subs	r4, r3, #1
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d102      	bne.n	800bd1c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bd16:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bd1a:	e052      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd20:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d0f0      	beq.n	800bd0e <SDMMC_GetCmdResp6+0x22>
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d1eb      	bne.n	800bd0e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd3a:	f003 0304 	and.w	r3, r3, #4
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d004      	beq.n	800bd4c <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2204      	movs	r2, #4
 800bd46:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bd48:	2304      	movs	r3, #4
 800bd4a:	e03a      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd50:	f003 0301 	and.w	r3, r3, #1
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d004      	beq.n	800bd62 <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e02f      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bd62:	68f8      	ldr	r0, [r7, #12]
 800bd64:	f7ff fd50 	bl	800b808 <SDMMC_GetCommandResponse>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	7afb      	ldrb	r3, [r7, #11]
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d001      	beq.n	800bd76 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd72:	2301      	movs	r3, #1
 800bd74:	e025      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	22c5      	movs	r2, #197	; 0xc5
 800bd7a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	68f8      	ldr	r0, [r7, #12]
 800bd80:	f7ff fd4f 	bl	800b822 <SDMMC_GetResponse>
 800bd84:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d106      	bne.n	800bd9e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	0c1b      	lsrs	r3, r3, #16
 800bd94:	b29a      	uxth	r2, r3
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	e011      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d002      	beq.n	800bdae <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bda8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bdac:	e009      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d002      	beq.n	800bdbe <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bdb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bdbc:	e001      	b.n	800bdc2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bdbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	371c      	adds	r7, #28
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd90      	pop	{r4, r7, pc}
 800bdca:	bf00      	nop
 800bdcc:	20000004 	.word	0x20000004
 800bdd0:	10624dd3 	.word	0x10624dd3

0800bdd4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	4603      	mov	r3, r0
 800bddc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bdde:	79fb      	ldrb	r3, [r7, #7]
 800bde0:	4a08      	ldr	r2, [pc, #32]	; (800be04 <disk_status+0x30>)
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	4413      	add	r3, r2
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	79fa      	ldrb	r2, [r7, #7]
 800bdec:	4905      	ldr	r1, [pc, #20]	; (800be04 <disk_status+0x30>)
 800bdee:	440a      	add	r2, r1
 800bdf0:	7a12      	ldrb	r2, [r2, #8]
 800bdf2:	4610      	mov	r0, r2
 800bdf4:	4798      	blx	r3
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bdfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3710      	adds	r7, #16
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	20001158 	.word	0x20001158

0800be08 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	4603      	mov	r3, r0
 800be10:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800be12:	2300      	movs	r3, #0
 800be14:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800be16:	79fb      	ldrb	r3, [r7, #7]
 800be18:	4a0d      	ldr	r2, [pc, #52]	; (800be50 <disk_initialize+0x48>)
 800be1a:	5cd3      	ldrb	r3, [r2, r3]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d111      	bne.n	800be44 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800be20:	79fb      	ldrb	r3, [r7, #7]
 800be22:	4a0b      	ldr	r2, [pc, #44]	; (800be50 <disk_initialize+0x48>)
 800be24:	2101      	movs	r1, #1
 800be26:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800be28:	79fb      	ldrb	r3, [r7, #7]
 800be2a:	4a09      	ldr	r2, [pc, #36]	; (800be50 <disk_initialize+0x48>)
 800be2c:	009b      	lsls	r3, r3, #2
 800be2e:	4413      	add	r3, r2
 800be30:	685b      	ldr	r3, [r3, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	79fa      	ldrb	r2, [r7, #7]
 800be36:	4906      	ldr	r1, [pc, #24]	; (800be50 <disk_initialize+0x48>)
 800be38:	440a      	add	r2, r1
 800be3a:	7a12      	ldrb	r2, [r2, #8]
 800be3c:	4610      	mov	r0, r2
 800be3e:	4798      	blx	r3
 800be40:	4603      	mov	r3, r0
 800be42:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800be44:	7bfb      	ldrb	r3, [r7, #15]
}
 800be46:	4618      	mov	r0, r3
 800be48:	3710      	adds	r7, #16
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	20001158 	.word	0x20001158

0800be54 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800be54:	b590      	push	{r4, r7, lr}
 800be56:	b087      	sub	sp, #28
 800be58:	af00      	add	r7, sp, #0
 800be5a:	60b9      	str	r1, [r7, #8]
 800be5c:	607a      	str	r2, [r7, #4]
 800be5e:	603b      	str	r3, [r7, #0]
 800be60:	4603      	mov	r3, r0
 800be62:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800be64:	7bfb      	ldrb	r3, [r7, #15]
 800be66:	4a0a      	ldr	r2, [pc, #40]	; (800be90 <disk_read+0x3c>)
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	4413      	add	r3, r2
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	689c      	ldr	r4, [r3, #8]
 800be70:	7bfb      	ldrb	r3, [r7, #15]
 800be72:	4a07      	ldr	r2, [pc, #28]	; (800be90 <disk_read+0x3c>)
 800be74:	4413      	add	r3, r2
 800be76:	7a18      	ldrb	r0, [r3, #8]
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	68b9      	ldr	r1, [r7, #8]
 800be7e:	47a0      	blx	r4
 800be80:	4603      	mov	r3, r0
 800be82:	75fb      	strb	r3, [r7, #23]
  return res;
 800be84:	7dfb      	ldrb	r3, [r7, #23]
}
 800be86:	4618      	mov	r0, r3
 800be88:	371c      	adds	r7, #28
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd90      	pop	{r4, r7, pc}
 800be8e:	bf00      	nop
 800be90:	20001158 	.word	0x20001158

0800be94 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800be94:	b590      	push	{r4, r7, lr}
 800be96:	b087      	sub	sp, #28
 800be98:	af00      	add	r7, sp, #0
 800be9a:	60b9      	str	r1, [r7, #8]
 800be9c:	607a      	str	r2, [r7, #4]
 800be9e:	603b      	str	r3, [r7, #0]
 800bea0:	4603      	mov	r3, r0
 800bea2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bea4:	7bfb      	ldrb	r3, [r7, #15]
 800bea6:	4a0a      	ldr	r2, [pc, #40]	; (800bed0 <disk_write+0x3c>)
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	4413      	add	r3, r2
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	68dc      	ldr	r4, [r3, #12]
 800beb0:	7bfb      	ldrb	r3, [r7, #15]
 800beb2:	4a07      	ldr	r2, [pc, #28]	; (800bed0 <disk_write+0x3c>)
 800beb4:	4413      	add	r3, r2
 800beb6:	7a18      	ldrb	r0, [r3, #8]
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	68b9      	ldr	r1, [r7, #8]
 800bebe:	47a0      	blx	r4
 800bec0:	4603      	mov	r3, r0
 800bec2:	75fb      	strb	r3, [r7, #23]
  return res;
 800bec4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	371c      	adds	r7, #28
 800beca:	46bd      	mov	sp, r7
 800becc:	bd90      	pop	{r4, r7, pc}
 800bece:	bf00      	nop
 800bed0:	20001158 	.word	0x20001158

0800bed4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	4603      	mov	r3, r0
 800bedc:	603a      	str	r2, [r7, #0]
 800bede:	71fb      	strb	r3, [r7, #7]
 800bee0:	460b      	mov	r3, r1
 800bee2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bee4:	79fb      	ldrb	r3, [r7, #7]
 800bee6:	4a09      	ldr	r2, [pc, #36]	; (800bf0c <disk_ioctl+0x38>)
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	4413      	add	r3, r2
 800beec:	685b      	ldr	r3, [r3, #4]
 800beee:	691b      	ldr	r3, [r3, #16]
 800bef0:	79fa      	ldrb	r2, [r7, #7]
 800bef2:	4906      	ldr	r1, [pc, #24]	; (800bf0c <disk_ioctl+0x38>)
 800bef4:	440a      	add	r2, r1
 800bef6:	7a10      	ldrb	r0, [r2, #8]
 800bef8:	79b9      	ldrb	r1, [r7, #6]
 800befa:	683a      	ldr	r2, [r7, #0]
 800befc:	4798      	blx	r3
 800befe:	4603      	mov	r3, r0
 800bf00:	73fb      	strb	r3, [r7, #15]
  return res;
 800bf02:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3710      	adds	r7, #16
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}
 800bf0c:	20001158 	.word	0x20001158

0800bf10 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	3301      	adds	r3, #1
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bf20:	89fb      	ldrh	r3, [r7, #14]
 800bf22:	021b      	lsls	r3, r3, #8
 800bf24:	b21a      	sxth	r2, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	b21b      	sxth	r3, r3
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	b21b      	sxth	r3, r3
 800bf30:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bf32:	89fb      	ldrh	r3, [r7, #14]
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3714      	adds	r7, #20
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bf40:	b480      	push	{r7}
 800bf42:	b085      	sub	sp, #20
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	3303      	adds	r3, #3
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	021b      	lsls	r3, r3, #8
 800bf54:	687a      	ldr	r2, [r7, #4]
 800bf56:	3202      	adds	r2, #2
 800bf58:	7812      	ldrb	r2, [r2, #0]
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	021b      	lsls	r3, r3, #8
 800bf62:	687a      	ldr	r2, [r7, #4]
 800bf64:	3201      	adds	r2, #1
 800bf66:	7812      	ldrb	r2, [r2, #0]
 800bf68:	4313      	orrs	r3, r2
 800bf6a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	021b      	lsls	r3, r3, #8
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	7812      	ldrb	r2, [r2, #0]
 800bf74:	4313      	orrs	r3, r2
 800bf76:	60fb      	str	r3, [r7, #12]
	return rv;
 800bf78:	68fb      	ldr	r3, [r7, #12]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3714      	adds	r7, #20
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bf86:	b480      	push	{r7}
 800bf88:	b083      	sub	sp, #12
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
 800bf8e:	460b      	mov	r3, r1
 800bf90:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	1c5a      	adds	r2, r3, #1
 800bf96:	607a      	str	r2, [r7, #4]
 800bf98:	887a      	ldrh	r2, [r7, #2]
 800bf9a:	b2d2      	uxtb	r2, r2
 800bf9c:	701a      	strb	r2, [r3, #0]
 800bf9e:	887b      	ldrh	r3, [r7, #2]
 800bfa0:	0a1b      	lsrs	r3, r3, #8
 800bfa2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	1c5a      	adds	r2, r3, #1
 800bfa8:	607a      	str	r2, [r7, #4]
 800bfaa:	887a      	ldrh	r2, [r7, #2]
 800bfac:	b2d2      	uxtb	r2, r2
 800bfae:	701a      	strb	r2, [r3, #0]
}
 800bfb0:	bf00      	nop
 800bfb2:	370c      	adds	r7, #12
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr

0800bfbc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b083      	sub	sp, #12
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	1c5a      	adds	r2, r3, #1
 800bfca:	607a      	str	r2, [r7, #4]
 800bfcc:	683a      	ldr	r2, [r7, #0]
 800bfce:	b2d2      	uxtb	r2, r2
 800bfd0:	701a      	strb	r2, [r3, #0]
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	0a1b      	lsrs	r3, r3, #8
 800bfd6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	1c5a      	adds	r2, r3, #1
 800bfdc:	607a      	str	r2, [r7, #4]
 800bfde:	683a      	ldr	r2, [r7, #0]
 800bfe0:	b2d2      	uxtb	r2, r2
 800bfe2:	701a      	strb	r2, [r3, #0]
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	0a1b      	lsrs	r3, r3, #8
 800bfe8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	1c5a      	adds	r2, r3, #1
 800bfee:	607a      	str	r2, [r7, #4]
 800bff0:	683a      	ldr	r2, [r7, #0]
 800bff2:	b2d2      	uxtb	r2, r2
 800bff4:	701a      	strb	r2, [r3, #0]
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	0a1b      	lsrs	r3, r3, #8
 800bffa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	1c5a      	adds	r2, r3, #1
 800c000:	607a      	str	r2, [r7, #4]
 800c002:	683a      	ldr	r2, [r7, #0]
 800c004:	b2d2      	uxtb	r2, r2
 800c006:	701a      	strb	r2, [r3, #0]
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr

0800c014 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c014:	b480      	push	{r7}
 800c016:	b087      	sub	sp, #28
 800c018:	af00      	add	r7, sp, #0
 800c01a:	60f8      	str	r0, [r7, #12]
 800c01c:	60b9      	str	r1, [r7, #8]
 800c01e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d00d      	beq.n	800c04a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c02e:	693a      	ldr	r2, [r7, #16]
 800c030:	1c53      	adds	r3, r2, #1
 800c032:	613b      	str	r3, [r7, #16]
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	1c59      	adds	r1, r3, #1
 800c038:	6179      	str	r1, [r7, #20]
 800c03a:	7812      	ldrb	r2, [r2, #0]
 800c03c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	3b01      	subs	r3, #1
 800c042:	607b      	str	r3, [r7, #4]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d1f1      	bne.n	800c02e <mem_cpy+0x1a>
	}
}
 800c04a:	bf00      	nop
 800c04c:	371c      	adds	r7, #28
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr

0800c056 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c056:	b480      	push	{r7}
 800c058:	b087      	sub	sp, #28
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	60f8      	str	r0, [r7, #12]
 800c05e:	60b9      	str	r1, [r7, #8]
 800c060:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	1c5a      	adds	r2, r3, #1
 800c06a:	617a      	str	r2, [r7, #20]
 800c06c:	68ba      	ldr	r2, [r7, #8]
 800c06e:	b2d2      	uxtb	r2, r2
 800c070:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	3b01      	subs	r3, #1
 800c076:	607b      	str	r3, [r7, #4]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d1f3      	bne.n	800c066 <mem_set+0x10>
}
 800c07e:	bf00      	nop
 800c080:	371c      	adds	r7, #28
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr

0800c08a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c08a:	b480      	push	{r7}
 800c08c:	b089      	sub	sp, #36	; 0x24
 800c08e:	af00      	add	r7, sp, #0
 800c090:	60f8      	str	r0, [r7, #12]
 800c092:	60b9      	str	r1, [r7, #8]
 800c094:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	61fb      	str	r3, [r7, #28]
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c0a2:	69fb      	ldr	r3, [r7, #28]
 800c0a4:	1c5a      	adds	r2, r3, #1
 800c0a6:	61fa      	str	r2, [r7, #28]
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	69bb      	ldr	r3, [r7, #24]
 800c0ae:	1c5a      	adds	r2, r3, #1
 800c0b0:	61ba      	str	r2, [r7, #24]
 800c0b2:	781b      	ldrb	r3, [r3, #0]
 800c0b4:	1acb      	subs	r3, r1, r3
 800c0b6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	3b01      	subs	r3, #1
 800c0bc:	607b      	str	r3, [r7, #4]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d002      	beq.n	800c0ca <mem_cmp+0x40>
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d0eb      	beq.n	800c0a2 <mem_cmp+0x18>

	return r;
 800c0ca:	697b      	ldr	r3, [r7, #20]
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3724      	adds	r7, #36	; 0x24
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
 800c0e0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c0e2:	e002      	b.n	800c0ea <chk_chr+0x12>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	607b      	str	r3, [r7, #4]
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d005      	beq.n	800c0fe <chk_chr+0x26>
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d1f2      	bne.n	800c0e4 <chk_chr+0xc>
	return *str;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	781b      	ldrb	r3, [r3, #0]
}
 800c102:	4618      	mov	r0, r3
 800c104:	370c      	adds	r7, #12
 800c106:	46bd      	mov	sp, r7
 800c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10c:	4770      	bx	lr
	...

0800c110 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c110:	b480      	push	{r7}
 800c112:	b085      	sub	sp, #20
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c11a:	2300      	movs	r3, #0
 800c11c:	60bb      	str	r3, [r7, #8]
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	60fb      	str	r3, [r7, #12]
 800c122:	e029      	b.n	800c178 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c124:	4a27      	ldr	r2, [pc, #156]	; (800c1c4 <chk_lock+0xb4>)
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	011b      	lsls	r3, r3, #4
 800c12a:	4413      	add	r3, r2
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d01d      	beq.n	800c16e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c132:	4a24      	ldr	r2, [pc, #144]	; (800c1c4 <chk_lock+0xb4>)
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	011b      	lsls	r3, r3, #4
 800c138:	4413      	add	r3, r2
 800c13a:	681a      	ldr	r2, [r3, #0]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	429a      	cmp	r2, r3
 800c142:	d116      	bne.n	800c172 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c144:	4a1f      	ldr	r2, [pc, #124]	; (800c1c4 <chk_lock+0xb4>)
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	011b      	lsls	r3, r3, #4
 800c14a:	4413      	add	r3, r2
 800c14c:	3304      	adds	r3, #4
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c154:	429a      	cmp	r2, r3
 800c156:	d10c      	bne.n	800c172 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c158:	4a1a      	ldr	r2, [pc, #104]	; (800c1c4 <chk_lock+0xb4>)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	011b      	lsls	r3, r3, #4
 800c15e:	4413      	add	r3, r2
 800c160:	3308      	adds	r3, #8
 800c162:	681a      	ldr	r2, [r3, #0]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c168:	429a      	cmp	r2, r3
 800c16a:	d102      	bne.n	800c172 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c16c:	e007      	b.n	800c17e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c16e:	2301      	movs	r3, #1
 800c170:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	3301      	adds	r3, #1
 800c176:	60fb      	str	r3, [r7, #12]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d9d2      	bls.n	800c124 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2b02      	cmp	r3, #2
 800c182:	d109      	bne.n	800c198 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d102      	bne.n	800c190 <chk_lock+0x80>
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	2b02      	cmp	r3, #2
 800c18e:	d101      	bne.n	800c194 <chk_lock+0x84>
 800c190:	2300      	movs	r3, #0
 800c192:	e010      	b.n	800c1b6 <chk_lock+0xa6>
 800c194:	2312      	movs	r3, #18
 800c196:	e00e      	b.n	800c1b6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d108      	bne.n	800c1b0 <chk_lock+0xa0>
 800c19e:	4a09      	ldr	r2, [pc, #36]	; (800c1c4 <chk_lock+0xb4>)
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	011b      	lsls	r3, r3, #4
 800c1a4:	4413      	add	r3, r2
 800c1a6:	330c      	adds	r3, #12
 800c1a8:	881b      	ldrh	r3, [r3, #0]
 800c1aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1ae:	d101      	bne.n	800c1b4 <chk_lock+0xa4>
 800c1b0:	2310      	movs	r3, #16
 800c1b2:	e000      	b.n	800c1b6 <chk_lock+0xa6>
 800c1b4:	2300      	movs	r3, #0
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3714      	adds	r7, #20
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr
 800c1c2:	bf00      	nop
 800c1c4:	20000f38 	.word	0x20000f38

0800c1c8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b083      	sub	sp, #12
 800c1cc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	607b      	str	r3, [r7, #4]
 800c1d2:	e002      	b.n	800c1da <enq_lock+0x12>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	3301      	adds	r3, #1
 800c1d8:	607b      	str	r3, [r7, #4]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d806      	bhi.n	800c1ee <enq_lock+0x26>
 800c1e0:	4a09      	ldr	r2, [pc, #36]	; (800c208 <enq_lock+0x40>)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	011b      	lsls	r3, r3, #4
 800c1e6:	4413      	add	r3, r2
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d1f2      	bne.n	800c1d4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2b02      	cmp	r3, #2
 800c1f2:	bf14      	ite	ne
 800c1f4:	2301      	movne	r3, #1
 800c1f6:	2300      	moveq	r3, #0
 800c1f8:	b2db      	uxtb	r3, r3
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	370c      	adds	r7, #12
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	20000f38 	.word	0x20000f38

0800c20c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b085      	sub	sp, #20
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c216:	2300      	movs	r3, #0
 800c218:	60fb      	str	r3, [r7, #12]
 800c21a:	e01f      	b.n	800c25c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c21c:	4a41      	ldr	r2, [pc, #260]	; (800c324 <inc_lock+0x118>)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	011b      	lsls	r3, r3, #4
 800c222:	4413      	add	r3, r2
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d113      	bne.n	800c256 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c22e:	4a3d      	ldr	r2, [pc, #244]	; (800c324 <inc_lock+0x118>)
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	011b      	lsls	r3, r3, #4
 800c234:	4413      	add	r3, r2
 800c236:	3304      	adds	r3, #4
 800c238:	681a      	ldr	r2, [r3, #0]
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c23e:	429a      	cmp	r2, r3
 800c240:	d109      	bne.n	800c256 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c242:	4a38      	ldr	r2, [pc, #224]	; (800c324 <inc_lock+0x118>)
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	011b      	lsls	r3, r3, #4
 800c248:	4413      	add	r3, r2
 800c24a:	3308      	adds	r3, #8
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c252:	429a      	cmp	r2, r3
 800c254:	d006      	beq.n	800c264 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	3301      	adds	r3, #1
 800c25a:	60fb      	str	r3, [r7, #12]
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d9dc      	bls.n	800c21c <inc_lock+0x10>
 800c262:	e000      	b.n	800c266 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c264:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d132      	bne.n	800c2d2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c26c:	2300      	movs	r3, #0
 800c26e:	60fb      	str	r3, [r7, #12]
 800c270:	e002      	b.n	800c278 <inc_lock+0x6c>
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	3301      	adds	r3, #1
 800c276:	60fb      	str	r3, [r7, #12]
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2b01      	cmp	r3, #1
 800c27c:	d806      	bhi.n	800c28c <inc_lock+0x80>
 800c27e:	4a29      	ldr	r2, [pc, #164]	; (800c324 <inc_lock+0x118>)
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	011b      	lsls	r3, r3, #4
 800c284:	4413      	add	r3, r2
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d1f2      	bne.n	800c272 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2b02      	cmp	r3, #2
 800c290:	d101      	bne.n	800c296 <inc_lock+0x8a>
 800c292:	2300      	movs	r3, #0
 800c294:	e040      	b.n	800c318 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681a      	ldr	r2, [r3, #0]
 800c29a:	4922      	ldr	r1, [pc, #136]	; (800c324 <inc_lock+0x118>)
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	011b      	lsls	r3, r3, #4
 800c2a0:	440b      	add	r3, r1
 800c2a2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	689a      	ldr	r2, [r3, #8]
 800c2a8:	491e      	ldr	r1, [pc, #120]	; (800c324 <inc_lock+0x118>)
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	011b      	lsls	r3, r3, #4
 800c2ae:	440b      	add	r3, r1
 800c2b0:	3304      	adds	r3, #4
 800c2b2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	695a      	ldr	r2, [r3, #20]
 800c2b8:	491a      	ldr	r1, [pc, #104]	; (800c324 <inc_lock+0x118>)
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	011b      	lsls	r3, r3, #4
 800c2be:	440b      	add	r3, r1
 800c2c0:	3308      	adds	r3, #8
 800c2c2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c2c4:	4a17      	ldr	r2, [pc, #92]	; (800c324 <inc_lock+0x118>)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	011b      	lsls	r3, r3, #4
 800c2ca:	4413      	add	r3, r2
 800c2cc:	330c      	adds	r3, #12
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d009      	beq.n	800c2ec <inc_lock+0xe0>
 800c2d8:	4a12      	ldr	r2, [pc, #72]	; (800c324 <inc_lock+0x118>)
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	011b      	lsls	r3, r3, #4
 800c2de:	4413      	add	r3, r2
 800c2e0:	330c      	adds	r3, #12
 800c2e2:	881b      	ldrh	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d001      	beq.n	800c2ec <inc_lock+0xe0>
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	e015      	b.n	800c318 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d108      	bne.n	800c304 <inc_lock+0xf8>
 800c2f2:	4a0c      	ldr	r2, [pc, #48]	; (800c324 <inc_lock+0x118>)
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	011b      	lsls	r3, r3, #4
 800c2f8:	4413      	add	r3, r2
 800c2fa:	330c      	adds	r3, #12
 800c2fc:	881b      	ldrh	r3, [r3, #0]
 800c2fe:	3301      	adds	r3, #1
 800c300:	b29a      	uxth	r2, r3
 800c302:	e001      	b.n	800c308 <inc_lock+0xfc>
 800c304:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c308:	4906      	ldr	r1, [pc, #24]	; (800c324 <inc_lock+0x118>)
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	011b      	lsls	r3, r3, #4
 800c30e:	440b      	add	r3, r1
 800c310:	330c      	adds	r3, #12
 800c312:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	3301      	adds	r3, #1
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3714      	adds	r7, #20
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr
 800c324:	20000f38 	.word	0x20000f38

0800c328 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c328:	b480      	push	{r7}
 800c32a:	b085      	sub	sp, #20
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c330:	2300      	movs	r3, #0
 800c332:	60fb      	str	r3, [r7, #12]
 800c334:	e010      	b.n	800c358 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c336:	4a0d      	ldr	r2, [pc, #52]	; (800c36c <clear_lock+0x44>)
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	011b      	lsls	r3, r3, #4
 800c33c:	4413      	add	r3, r2
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	687a      	ldr	r2, [r7, #4]
 800c342:	429a      	cmp	r2, r3
 800c344:	d105      	bne.n	800c352 <clear_lock+0x2a>
 800c346:	4a09      	ldr	r2, [pc, #36]	; (800c36c <clear_lock+0x44>)
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	011b      	lsls	r3, r3, #4
 800c34c:	4413      	add	r3, r2
 800c34e:	2200      	movs	r2, #0
 800c350:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	3301      	adds	r3, #1
 800c356:	60fb      	str	r3, [r7, #12]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d9eb      	bls.n	800c336 <clear_lock+0xe>
	}
}
 800c35e:	bf00      	nop
 800c360:	3714      	adds	r7, #20
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr
 800c36a:	bf00      	nop
 800c36c:	20000f38 	.word	0x20000f38

0800c370 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b086      	sub	sp, #24
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c378:	2300      	movs	r3, #0
 800c37a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	78db      	ldrb	r3, [r3, #3]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d034      	beq.n	800c3ee <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c388:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	7858      	ldrb	r0, [r3, #1]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c394:	2301      	movs	r3, #1
 800c396:	697a      	ldr	r2, [r7, #20]
 800c398:	f7ff fd7c 	bl	800be94 <disk_write>
 800c39c:	4603      	mov	r3, r0
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d002      	beq.n	800c3a8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	73fb      	strb	r3, [r7, #15]
 800c3a6:	e022      	b.n	800c3ee <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3b2:	697a      	ldr	r2, [r7, #20]
 800c3b4:	1ad2      	subs	r2, r2, r3
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d217      	bcs.n	800c3ee <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	789b      	ldrb	r3, [r3, #2]
 800c3c2:	613b      	str	r3, [r7, #16]
 800c3c4:	e010      	b.n	800c3e8 <sync_window+0x78>
					wsect += fs->fsize;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	69db      	ldr	r3, [r3, #28]
 800c3ca:	697a      	ldr	r2, [r7, #20]
 800c3cc:	4413      	add	r3, r2
 800c3ce:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	7858      	ldrb	r0, [r3, #1]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c3da:	2301      	movs	r3, #1
 800c3dc:	697a      	ldr	r2, [r7, #20]
 800c3de:	f7ff fd59 	bl	800be94 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	613b      	str	r3, [r7, #16]
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	2b01      	cmp	r3, #1
 800c3ec:	d8eb      	bhi.n	800c3c6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c3ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3718      	adds	r7, #24
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}

0800c3f8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b084      	sub	sp, #16
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
 800c400:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c402:	2300      	movs	r3, #0
 800c404:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c40a:	683a      	ldr	r2, [r7, #0]
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d01b      	beq.n	800c448 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f7ff ffad 	bl	800c370 <sync_window>
 800c416:	4603      	mov	r3, r0
 800c418:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c41a:	7bfb      	ldrb	r3, [r7, #15]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d113      	bne.n	800c448 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	7858      	ldrb	r0, [r3, #1]
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c42a:	2301      	movs	r3, #1
 800c42c:	683a      	ldr	r2, [r7, #0]
 800c42e:	f7ff fd11 	bl	800be54 <disk_read>
 800c432:	4603      	mov	r3, r0
 800c434:	2b00      	cmp	r3, #0
 800c436:	d004      	beq.n	800c442 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c438:	f04f 33ff 	mov.w	r3, #4294967295
 800c43c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c43e:	2301      	movs	r3, #1
 800c440:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	683a      	ldr	r2, [r7, #0]
 800c446:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c448:	7bfb      	ldrb	r3, [r7, #15]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3710      	adds	r7, #16
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c452:	b480      	push	{r7}
 800c454:	b083      	sub	sp, #12
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
 800c45a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	3b02      	subs	r3, #2
 800c460:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	699b      	ldr	r3, [r3, #24]
 800c466:	3b02      	subs	r3, #2
 800c468:	683a      	ldr	r2, [r7, #0]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d301      	bcc.n	800c472 <clust2sect+0x20>
 800c46e:	2300      	movs	r3, #0
 800c470:	e008      	b.n	800c484 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	895b      	ldrh	r3, [r3, #10]
 800c476:	461a      	mov	r2, r3
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	fb03 f202 	mul.w	r2, r3, r2
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c482:	4413      	add	r3, r2
}
 800c484:	4618      	mov	r0, r3
 800c486:	370c      	adds	r7, #12
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b086      	sub	sp, #24
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d904      	bls.n	800c4b0 <get_fat+0x20>
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	699b      	ldr	r3, [r3, #24]
 800c4aa:	683a      	ldr	r2, [r7, #0]
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	d302      	bcc.n	800c4b6 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	617b      	str	r3, [r7, #20]
 800c4b4:	e08e      	b.n	800c5d4 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ba:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	2b02      	cmp	r3, #2
 800c4c2:	d045      	beq.n	800c550 <get_fat+0xc0>
 800c4c4:	2b03      	cmp	r3, #3
 800c4c6:	d05e      	beq.n	800c586 <get_fat+0xf6>
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d179      	bne.n	800c5c0 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	60fb      	str	r3, [r7, #12]
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	085b      	lsrs	r3, r3, #1
 800c4d4:	68fa      	ldr	r2, [r7, #12]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	0b1b      	lsrs	r3, r3, #12
 800c4e2:	4413      	add	r3, r2
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	6938      	ldr	r0, [r7, #16]
 800c4e8:	f7ff ff86 	bl	800c3f8 <move_window>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d169      	bne.n	800c5c6 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	1c5a      	adds	r2, r3, #1
 800c4f6:	60fa      	str	r2, [r7, #12]
 800c4f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c4fc:	693a      	ldr	r2, [r7, #16]
 800c4fe:	4413      	add	r3, r2
 800c500:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c504:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	0b1b      	lsrs	r3, r3, #12
 800c50e:	4413      	add	r3, r2
 800c510:	4619      	mov	r1, r3
 800c512:	6938      	ldr	r0, [r7, #16]
 800c514:	f7ff ff70 	bl	800c3f8 <move_window>
 800c518:	4603      	mov	r3, r0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d155      	bne.n	800c5ca <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c524:	693a      	ldr	r2, [r7, #16]
 800c526:	4413      	add	r3, r2
 800c528:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c52c:	021b      	lsls	r3, r3, #8
 800c52e:	461a      	mov	r2, r3
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	4313      	orrs	r3, r2
 800c534:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	f003 0301 	and.w	r3, r3, #1
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d002      	beq.n	800c546 <get_fat+0xb6>
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	091b      	lsrs	r3, r3, #4
 800c544:	e002      	b.n	800c54c <get_fat+0xbc>
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c54c:	617b      	str	r3, [r7, #20]
			break;
 800c54e:	e041      	b.n	800c5d4 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	0adb      	lsrs	r3, r3, #11
 800c558:	4413      	add	r3, r2
 800c55a:	4619      	mov	r1, r3
 800c55c:	6938      	ldr	r0, [r7, #16]
 800c55e:	f7ff ff4b 	bl	800c3f8 <move_window>
 800c562:	4603      	mov	r3, r0
 800c564:	2b00      	cmp	r3, #0
 800c566:	d132      	bne.n	800c5ce <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	0059      	lsls	r1, r3, #1
 800c572:	f640 73fe 	movw	r3, #4094	; 0xffe
 800c576:	400b      	ands	r3, r1
 800c578:	4413      	add	r3, r2
 800c57a:	4618      	mov	r0, r3
 800c57c:	f7ff fcc8 	bl	800bf10 <ld_word>
 800c580:	4603      	mov	r3, r0
 800c582:	617b      	str	r3, [r7, #20]
			break;
 800c584:	e026      	b.n	800c5d4 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	0a9b      	lsrs	r3, r3, #10
 800c58e:	4413      	add	r3, r2
 800c590:	4619      	mov	r1, r3
 800c592:	6938      	ldr	r0, [r7, #16]
 800c594:	f7ff ff30 	bl	800c3f8 <move_window>
 800c598:	4603      	mov	r3, r0
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d119      	bne.n	800c5d2 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	0099      	lsls	r1, r3, #2
 800c5a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c5ac:	400b      	ands	r3, r1
 800c5ae:	4413      	add	r3, r2
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f7ff fcc5 	bl	800bf40 <ld_dword>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c5bc:	617b      	str	r3, [r7, #20]
			break;
 800c5be:	e009      	b.n	800c5d4 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	617b      	str	r3, [r7, #20]
 800c5c4:	e006      	b.n	800c5d4 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5c6:	bf00      	nop
 800c5c8:	e004      	b.n	800c5d4 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5ca:	bf00      	nop
 800c5cc:	e002      	b.n	800c5d4 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c5ce:	bf00      	nop
 800c5d0:	e000      	b.n	800c5d4 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5d2:	bf00      	nop
		}
	}

	return val;
 800c5d4:	697b      	ldr	r3, [r7, #20]
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3718      	adds	r7, #24
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}

0800c5de <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c5de:	b590      	push	{r4, r7, lr}
 800c5e0:	b089      	sub	sp, #36	; 0x24
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	60f8      	str	r0, [r7, #12]
 800c5e6:	60b9      	str	r1, [r7, #8]
 800c5e8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c5ea:	2302      	movs	r3, #2
 800c5ec:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	f240 80d9 	bls.w	800c7a8 <put_fat+0x1ca>
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	699b      	ldr	r3, [r3, #24]
 800c5fa:	68ba      	ldr	r2, [r7, #8]
 800c5fc:	429a      	cmp	r2, r3
 800c5fe:	f080 80d3 	bcs.w	800c7a8 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	2b02      	cmp	r3, #2
 800c608:	d073      	beq.n	800c6f2 <put_fat+0x114>
 800c60a:	2b03      	cmp	r3, #3
 800c60c:	f000 8092 	beq.w	800c734 <put_fat+0x156>
 800c610:	2b01      	cmp	r3, #1
 800c612:	f040 80c9 	bne.w	800c7a8 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	61bb      	str	r3, [r7, #24]
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	085b      	lsrs	r3, r3, #1
 800c61e:	69ba      	ldr	r2, [r7, #24]
 800c620:	4413      	add	r3, r2
 800c622:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c628:	69bb      	ldr	r3, [r7, #24]
 800c62a:	0b1b      	lsrs	r3, r3, #12
 800c62c:	4413      	add	r3, r2
 800c62e:	4619      	mov	r1, r3
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f7ff fee1 	bl	800c3f8 <move_window>
 800c636:	4603      	mov	r3, r0
 800c638:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c63a:	7ffb      	ldrb	r3, [r7, #31]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f040 80ac 	bne.w	800c79a <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	1c59      	adds	r1, r3, #1
 800c64c:	61b9      	str	r1, [r7, #24]
 800c64e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c652:	4413      	add	r3, r2
 800c654:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	f003 0301 	and.w	r3, r3, #1
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00d      	beq.n	800c67c <put_fat+0x9e>
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	781b      	ldrb	r3, [r3, #0]
 800c664:	b25b      	sxtb	r3, r3
 800c666:	f003 030f 	and.w	r3, r3, #15
 800c66a:	b25a      	sxtb	r2, r3
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	011b      	lsls	r3, r3, #4
 800c672:	b25b      	sxtb	r3, r3
 800c674:	4313      	orrs	r3, r2
 800c676:	b25b      	sxtb	r3, r3
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	e001      	b.n	800c680 <put_fat+0xa2>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2201      	movs	r2, #1
 800c688:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c68e:	69bb      	ldr	r3, [r7, #24]
 800c690:	0b1b      	lsrs	r3, r3, #12
 800c692:	4413      	add	r3, r2
 800c694:	4619      	mov	r1, r3
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f7ff feae 	bl	800c3f8 <move_window>
 800c69c:	4603      	mov	r3, r0
 800c69e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6a0:	7ffb      	ldrb	r3, [r7, #31]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d17b      	bne.n	800c79e <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c6ac:	69bb      	ldr	r3, [r7, #24]
 800c6ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c6b2:	4413      	add	r3, r2
 800c6b4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	f003 0301 	and.w	r3, r3, #1
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <put_fat+0xea>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	091b      	lsrs	r3, r3, #4
 800c6c4:	b2db      	uxtb	r3, r3
 800c6c6:	e00e      	b.n	800c6e6 <put_fat+0x108>
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	b25b      	sxtb	r3, r3
 800c6ce:	f023 030f 	bic.w	r3, r3, #15
 800c6d2:	b25a      	sxtb	r2, r3
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	0a1b      	lsrs	r3, r3, #8
 800c6d8:	b25b      	sxtb	r3, r3
 800c6da:	f003 030f 	and.w	r3, r3, #15
 800c6de:	b25b      	sxtb	r3, r3
 800c6e0:	4313      	orrs	r3, r2
 800c6e2:	b25b      	sxtb	r3, r3
 800c6e4:	b2db      	uxtb	r3, r3
 800c6e6:	697a      	ldr	r2, [r7, #20]
 800c6e8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	70da      	strb	r2, [r3, #3]
			break;
 800c6f0:	e05a      	b.n	800c7a8 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c6f6:	68bb      	ldr	r3, [r7, #8]
 800c6f8:	0adb      	lsrs	r3, r3, #11
 800c6fa:	4413      	add	r3, r2
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	68f8      	ldr	r0, [r7, #12]
 800c700:	f7ff fe7a 	bl	800c3f8 <move_window>
 800c704:	4603      	mov	r3, r0
 800c706:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c708:	7ffb      	ldrb	r3, [r7, #31]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d149      	bne.n	800c7a2 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	0059      	lsls	r1, r3, #1
 800c718:	f640 73fe 	movw	r3, #4094	; 0xffe
 800c71c:	400b      	ands	r3, r1
 800c71e:	4413      	add	r3, r2
 800c720:	687a      	ldr	r2, [r7, #4]
 800c722:	b292      	uxth	r2, r2
 800c724:	4611      	mov	r1, r2
 800c726:	4618      	mov	r0, r3
 800c728:	f7ff fc2d 	bl	800bf86 <st_word>
			fs->wflag = 1;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2201      	movs	r2, #1
 800c730:	70da      	strb	r2, [r3, #3]
			break;
 800c732:	e039      	b.n	800c7a8 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c738:	68bb      	ldr	r3, [r7, #8]
 800c73a:	0a9b      	lsrs	r3, r3, #10
 800c73c:	4413      	add	r3, r2
 800c73e:	4619      	mov	r1, r3
 800c740:	68f8      	ldr	r0, [r7, #12]
 800c742:	f7ff fe59 	bl	800c3f8 <move_window>
 800c746:	4603      	mov	r3, r0
 800c748:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c74a:	7ffb      	ldrb	r3, [r7, #31]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d12a      	bne.n	800c7a6 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	0099      	lsls	r1, r3, #2
 800c760:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c764:	400b      	ands	r3, r1
 800c766:	4413      	add	r3, r2
 800c768:	4618      	mov	r0, r3
 800c76a:	f7ff fbe9 	bl	800bf40 <ld_dword>
 800c76e:	4603      	mov	r3, r0
 800c770:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c774:	4323      	orrs	r3, r4
 800c776:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	0099      	lsls	r1, r3, #2
 800c782:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c786:	400b      	ands	r3, r1
 800c788:	4413      	add	r3, r2
 800c78a:	6879      	ldr	r1, [r7, #4]
 800c78c:	4618      	mov	r0, r3
 800c78e:	f7ff fc15 	bl	800bfbc <st_dword>
			fs->wflag = 1;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	2201      	movs	r2, #1
 800c796:	70da      	strb	r2, [r3, #3]
			break;
 800c798:	e006      	b.n	800c7a8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c79a:	bf00      	nop
 800c79c:	e004      	b.n	800c7a8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c79e:	bf00      	nop
 800c7a0:	e002      	b.n	800c7a8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7a2:	bf00      	nop
 800c7a4:	e000      	b.n	800c7a8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7a6:	bf00      	nop
		}
	}
	return res;
 800c7a8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3724      	adds	r7, #36	; 0x24
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd90      	pop	{r4, r7, pc}

0800c7b2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b088      	sub	sp, #32
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	60f8      	str	r0, [r7, #12]
 800c7ba:	60b9      	str	r1, [r7, #8]
 800c7bc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d904      	bls.n	800c7d8 <remove_chain+0x26>
 800c7ce:	69bb      	ldr	r3, [r7, #24]
 800c7d0:	699b      	ldr	r3, [r3, #24]
 800c7d2:	68ba      	ldr	r2, [r7, #8]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d301      	bcc.n	800c7dc <remove_chain+0x2a>
 800c7d8:	2302      	movs	r3, #2
 800c7da:	e04b      	b.n	800c874 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d00c      	beq.n	800c7fc <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c7e2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7e6:	6879      	ldr	r1, [r7, #4]
 800c7e8:	69b8      	ldr	r0, [r7, #24]
 800c7ea:	f7ff fef8 	bl	800c5de <put_fat>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c7f2:	7ffb      	ldrb	r3, [r7, #31]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d001      	beq.n	800c7fc <remove_chain+0x4a>
 800c7f8:	7ffb      	ldrb	r3, [r7, #31]
 800c7fa:	e03b      	b.n	800c874 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c7fc:	68b9      	ldr	r1, [r7, #8]
 800c7fe:	68f8      	ldr	r0, [r7, #12]
 800c800:	f7ff fe46 	bl	800c490 <get_fat>
 800c804:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d031      	beq.n	800c870 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d101      	bne.n	800c816 <remove_chain+0x64>
 800c812:	2302      	movs	r3, #2
 800c814:	e02e      	b.n	800c874 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c816:	697b      	ldr	r3, [r7, #20]
 800c818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c81c:	d101      	bne.n	800c822 <remove_chain+0x70>
 800c81e:	2301      	movs	r3, #1
 800c820:	e028      	b.n	800c874 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c822:	2200      	movs	r2, #0
 800c824:	68b9      	ldr	r1, [r7, #8]
 800c826:	69b8      	ldr	r0, [r7, #24]
 800c828:	f7ff fed9 	bl	800c5de <put_fat>
 800c82c:	4603      	mov	r3, r0
 800c82e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c830:	7ffb      	ldrb	r3, [r7, #31]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d001      	beq.n	800c83a <remove_chain+0x88>
 800c836:	7ffb      	ldrb	r3, [r7, #31]
 800c838:	e01c      	b.n	800c874 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c83a:	69bb      	ldr	r3, [r7, #24]
 800c83c:	695a      	ldr	r2, [r3, #20]
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	699b      	ldr	r3, [r3, #24]
 800c842:	3b02      	subs	r3, #2
 800c844:	429a      	cmp	r2, r3
 800c846:	d20b      	bcs.n	800c860 <remove_chain+0xae>
			fs->free_clst++;
 800c848:	69bb      	ldr	r3, [r7, #24]
 800c84a:	695b      	ldr	r3, [r3, #20]
 800c84c:	1c5a      	adds	r2, r3, #1
 800c84e:	69bb      	ldr	r3, [r7, #24]
 800c850:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c852:	69bb      	ldr	r3, [r7, #24]
 800c854:	791b      	ldrb	r3, [r3, #4]
 800c856:	f043 0301 	orr.w	r3, r3, #1
 800c85a:	b2da      	uxtb	r2, r3
 800c85c:	69bb      	ldr	r3, [r7, #24]
 800c85e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	699b      	ldr	r3, [r3, #24]
 800c868:	68ba      	ldr	r2, [r7, #8]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d3c6      	bcc.n	800c7fc <remove_chain+0x4a>
 800c86e:	e000      	b.n	800c872 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c870:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3720      	adds	r7, #32
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b088      	sub	sp, #32
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d10d      	bne.n	800c8ae <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	691b      	ldr	r3, [r3, #16]
 800c896:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c898:	69bb      	ldr	r3, [r7, #24]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d004      	beq.n	800c8a8 <create_chain+0x2c>
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	699b      	ldr	r3, [r3, #24]
 800c8a2:	69ba      	ldr	r2, [r7, #24]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d31b      	bcc.n	800c8e0 <create_chain+0x64>
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	61bb      	str	r3, [r7, #24]
 800c8ac:	e018      	b.n	800c8e0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c8ae:	6839      	ldr	r1, [r7, #0]
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f7ff fded 	bl	800c490 <get_fat>
 800c8b6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	2b01      	cmp	r3, #1
 800c8bc:	d801      	bhi.n	800c8c2 <create_chain+0x46>
 800c8be:	2301      	movs	r3, #1
 800c8c0:	e070      	b.n	800c9a4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8c8:	d101      	bne.n	800c8ce <create_chain+0x52>
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	e06a      	b.n	800c9a4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	699b      	ldr	r3, [r3, #24]
 800c8d2:	68fa      	ldr	r2, [r7, #12]
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d201      	bcs.n	800c8dc <create_chain+0x60>
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	e063      	b.n	800c9a4 <create_chain+0x128>
		scl = clst;
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	699b      	ldr	r3, [r3, #24]
 800c8ee:	69fa      	ldr	r2, [r7, #28]
 800c8f0:	429a      	cmp	r2, r3
 800c8f2:	d307      	bcc.n	800c904 <create_chain+0x88>
				ncl = 2;
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c8f8:	69fa      	ldr	r2, [r7, #28]
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d901      	bls.n	800c904 <create_chain+0x88>
 800c900:	2300      	movs	r3, #0
 800c902:	e04f      	b.n	800c9a4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c904:	69f9      	ldr	r1, [r7, #28]
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f7ff fdc2 	bl	800c490 <get_fat>
 800c90c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d00e      	beq.n	800c932 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2b01      	cmp	r3, #1
 800c918:	d003      	beq.n	800c922 <create_chain+0xa6>
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c920:	d101      	bne.n	800c926 <create_chain+0xaa>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	e03e      	b.n	800c9a4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d1da      	bne.n	800c8e4 <create_chain+0x68>
 800c92e:	2300      	movs	r3, #0
 800c930:	e038      	b.n	800c9a4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c932:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c934:	f04f 32ff 	mov.w	r2, #4294967295
 800c938:	69f9      	ldr	r1, [r7, #28]
 800c93a:	6938      	ldr	r0, [r7, #16]
 800c93c:	f7ff fe4f 	bl	800c5de <put_fat>
 800c940:	4603      	mov	r3, r0
 800c942:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c944:	7dfb      	ldrb	r3, [r7, #23]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d109      	bne.n	800c95e <create_chain+0xe2>
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d006      	beq.n	800c95e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c950:	69fa      	ldr	r2, [r7, #28]
 800c952:	6839      	ldr	r1, [r7, #0]
 800c954:	6938      	ldr	r0, [r7, #16]
 800c956:	f7ff fe42 	bl	800c5de <put_fat>
 800c95a:	4603      	mov	r3, r0
 800c95c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c95e:	7dfb      	ldrb	r3, [r7, #23]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d116      	bne.n	800c992 <create_chain+0x116>
		fs->last_clst = ncl;
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	69fa      	ldr	r2, [r7, #28]
 800c968:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	695a      	ldr	r2, [r3, #20]
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	699b      	ldr	r3, [r3, #24]
 800c972:	3b02      	subs	r3, #2
 800c974:	429a      	cmp	r2, r3
 800c976:	d804      	bhi.n	800c982 <create_chain+0x106>
 800c978:	693b      	ldr	r3, [r7, #16]
 800c97a:	695b      	ldr	r3, [r3, #20]
 800c97c:	1e5a      	subs	r2, r3, #1
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	791b      	ldrb	r3, [r3, #4]
 800c986:	f043 0301 	orr.w	r3, r3, #1
 800c98a:	b2da      	uxtb	r2, r3
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	711a      	strb	r2, [r3, #4]
 800c990:	e007      	b.n	800c9a2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c992:	7dfb      	ldrb	r3, [r7, #23]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d102      	bne.n	800c99e <create_chain+0x122>
 800c998:	f04f 33ff 	mov.w	r3, #4294967295
 800c99c:	e000      	b.n	800c9a0 <create_chain+0x124>
 800c99e:	2301      	movs	r3, #1
 800c9a0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c9a2:	69fb      	ldr	r3, [r7, #28]
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3720      	adds	r7, #32
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}

0800c9ac <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b087      	sub	sp, #28
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9c0:	3304      	adds	r3, #4
 800c9c2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	0b1b      	lsrs	r3, r3, #12
 800c9c8:	68fa      	ldr	r2, [r7, #12]
 800c9ca:	8952      	ldrh	r2, [r2, #10]
 800c9cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9d0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	1d1a      	adds	r2, r3, #4
 800c9d6:	613a      	str	r2, [r7, #16]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <clmt_clust+0x3a>
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	e010      	b.n	800ca08 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c9e6:	697a      	ldr	r2, [r7, #20]
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	429a      	cmp	r2, r3
 800c9ec:	d307      	bcc.n	800c9fe <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c9ee:	697a      	ldr	r2, [r7, #20]
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	1ad3      	subs	r3, r2, r3
 800c9f4:	617b      	str	r3, [r7, #20]
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	3304      	adds	r3, #4
 800c9fa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9fc:	e7e9      	b.n	800c9d2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c9fe:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	681a      	ldr	r2, [r3, #0]
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	4413      	add	r3, r2
}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	371c      	adds	r7, #28
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca12:	4770      	bx	lr

0800ca14 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b086      	sub	sp, #24
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca2a:	d204      	bcs.n	800ca36 <dir_sdi+0x22>
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	f003 031f 	and.w	r3, r3, #31
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d001      	beq.n	800ca3a <dir_sdi+0x26>
		return FR_INT_ERR;
 800ca36:	2302      	movs	r3, #2
 800ca38:	e063      	b.n	800cb02 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	683a      	ldr	r2, [r7, #0]
 800ca3e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d106      	bne.n	800ca5a <dir_sdi+0x46>
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	2b02      	cmp	r3, #2
 800ca52:	d902      	bls.n	800ca5a <dir_sdi+0x46>
		clst = fs->dirbase;
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca58:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ca5a:	697b      	ldr	r3, [r7, #20]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d10c      	bne.n	800ca7a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	095b      	lsrs	r3, r3, #5
 800ca64:	693a      	ldr	r2, [r7, #16]
 800ca66:	8912      	ldrh	r2, [r2, #8]
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d301      	bcc.n	800ca70 <dir_sdi+0x5c>
 800ca6c:	2302      	movs	r3, #2
 800ca6e:	e048      	b.n	800cb02 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	61da      	str	r2, [r3, #28]
 800ca78:	e029      	b.n	800cace <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	895b      	ldrh	r3, [r3, #10]
 800ca7e:	031b      	lsls	r3, r3, #12
 800ca80:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca82:	e019      	b.n	800cab8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	6979      	ldr	r1, [r7, #20]
 800ca88:	4618      	mov	r0, r3
 800ca8a:	f7ff fd01 	bl	800c490 <get_fat>
 800ca8e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca96:	d101      	bne.n	800ca9c <dir_sdi+0x88>
 800ca98:	2301      	movs	r3, #1
 800ca9a:	e032      	b.n	800cb02 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ca9c:	697b      	ldr	r3, [r7, #20]
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d904      	bls.n	800caac <dir_sdi+0x98>
 800caa2:	693b      	ldr	r3, [r7, #16]
 800caa4:	699b      	ldr	r3, [r3, #24]
 800caa6:	697a      	ldr	r2, [r7, #20]
 800caa8:	429a      	cmp	r2, r3
 800caaa:	d301      	bcc.n	800cab0 <dir_sdi+0x9c>
 800caac:	2302      	movs	r3, #2
 800caae:	e028      	b.n	800cb02 <dir_sdi+0xee>
			ofs -= csz;
 800cab0:	683a      	ldr	r2, [r7, #0]
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	1ad3      	subs	r3, r2, r3
 800cab6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cab8:	683a      	ldr	r2, [r7, #0]
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	429a      	cmp	r2, r3
 800cabe:	d2e1      	bcs.n	800ca84 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cac0:	6979      	ldr	r1, [r7, #20]
 800cac2:	6938      	ldr	r0, [r7, #16]
 800cac4:	f7ff fcc5 	bl	800c452 <clust2sect>
 800cac8:	4602      	mov	r2, r0
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	697a      	ldr	r2, [r7, #20]
 800cad2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	69db      	ldr	r3, [r3, #28]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d101      	bne.n	800cae0 <dir_sdi+0xcc>
 800cadc:	2302      	movs	r3, #2
 800cade:	e010      	b.n	800cb02 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	69da      	ldr	r2, [r3, #28]
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	0b1b      	lsrs	r3, r3, #12
 800cae8:	441a      	add	r2, r3
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cafa:	441a      	add	r2, r3
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cb00:	2300      	movs	r3, #0
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3718      	adds	r7, #24
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}

0800cb0a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cb0a:	b580      	push	{r7, lr}
 800cb0c:	b086      	sub	sp, #24
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
 800cb12:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	695b      	ldr	r3, [r3, #20]
 800cb1e:	3320      	adds	r3, #32
 800cb20:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	69db      	ldr	r3, [r3, #28]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d003      	beq.n	800cb32 <dir_next+0x28>
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cb30:	d301      	bcc.n	800cb36 <dir_next+0x2c>
 800cb32:	2304      	movs	r3, #4
 800cb34:	e0aa      	b.n	800cc8c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f040 8098 	bne.w	800cc72 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	69db      	ldr	r3, [r3, #28]
 800cb46:	1c5a      	adds	r2, r3, #1
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	699b      	ldr	r3, [r3, #24]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d10b      	bne.n	800cb6c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	095b      	lsrs	r3, r3, #5
 800cb58:	68fa      	ldr	r2, [r7, #12]
 800cb5a:	8912      	ldrh	r2, [r2, #8]
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	f0c0 8088 	bcc.w	800cc72 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2200      	movs	r2, #0
 800cb66:	61da      	str	r2, [r3, #28]
 800cb68:	2304      	movs	r3, #4
 800cb6a:	e08f      	b.n	800cc8c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	0b1b      	lsrs	r3, r3, #12
 800cb70:	68fa      	ldr	r2, [r7, #12]
 800cb72:	8952      	ldrh	r2, [r2, #10]
 800cb74:	3a01      	subs	r2, #1
 800cb76:	4013      	ands	r3, r2
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d17a      	bne.n	800cc72 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cb7c:	687a      	ldr	r2, [r7, #4]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	699b      	ldr	r3, [r3, #24]
 800cb82:	4619      	mov	r1, r3
 800cb84:	4610      	mov	r0, r2
 800cb86:	f7ff fc83 	bl	800c490 <get_fat>
 800cb8a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d801      	bhi.n	800cb96 <dir_next+0x8c>
 800cb92:	2302      	movs	r3, #2
 800cb94:	e07a      	b.n	800cc8c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb9c:	d101      	bne.n	800cba2 <dir_next+0x98>
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e074      	b.n	800cc8c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	699b      	ldr	r3, [r3, #24]
 800cba6:	697a      	ldr	r2, [r7, #20]
 800cba8:	429a      	cmp	r2, r3
 800cbaa:	d358      	bcc.n	800cc5e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d104      	bne.n	800cbbc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	61da      	str	r2, [r3, #28]
 800cbb8:	2304      	movs	r3, #4
 800cbba:	e067      	b.n	800cc8c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cbbc:	687a      	ldr	r2, [r7, #4]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	699b      	ldr	r3, [r3, #24]
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	4610      	mov	r0, r2
 800cbc6:	f7ff fe59 	bl	800c87c <create_chain>
 800cbca:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d101      	bne.n	800cbd6 <dir_next+0xcc>
 800cbd2:	2307      	movs	r3, #7
 800cbd4:	e05a      	b.n	800cc8c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	d101      	bne.n	800cbe0 <dir_next+0xd6>
 800cbdc:	2302      	movs	r3, #2
 800cbde:	e055      	b.n	800cc8c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cbe0:	697b      	ldr	r3, [r7, #20]
 800cbe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbe6:	d101      	bne.n	800cbec <dir_next+0xe2>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	e04f      	b.n	800cc8c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cbec:	68f8      	ldr	r0, [r7, #12]
 800cbee:	f7ff fbbf 	bl	800c370 <sync_window>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d001      	beq.n	800cbfc <dir_next+0xf2>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	e047      	b.n	800cc8c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	3334      	adds	r3, #52	; 0x34
 800cc00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cc04:	2100      	movs	r1, #0
 800cc06:	4618      	mov	r0, r3
 800cc08:	f7ff fa25 	bl	800c056 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	613b      	str	r3, [r7, #16]
 800cc10:	6979      	ldr	r1, [r7, #20]
 800cc12:	68f8      	ldr	r0, [r7, #12]
 800cc14:	f7ff fc1d 	bl	800c452 <clust2sect>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	631a      	str	r2, [r3, #48]	; 0x30
 800cc1e:	e012      	b.n	800cc46 <dir_next+0x13c>
						fs->wflag = 1;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2201      	movs	r2, #1
 800cc24:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cc26:	68f8      	ldr	r0, [r7, #12]
 800cc28:	f7ff fba2 	bl	800c370 <sync_window>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d001      	beq.n	800cc36 <dir_next+0x12c>
 800cc32:	2301      	movs	r3, #1
 800cc34:	e02a      	b.n	800cc8c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	3301      	adds	r3, #1
 800cc3a:	613b      	str	r3, [r7, #16]
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc40:	1c5a      	adds	r2, r3, #1
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	631a      	str	r2, [r3, #48]	; 0x30
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	895b      	ldrh	r3, [r3, #10]
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	4293      	cmp	r3, r2
 800cc50:	d3e6      	bcc.n	800cc20 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	1ad2      	subs	r2, r2, r3
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	697a      	ldr	r2, [r7, #20]
 800cc62:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cc64:	6979      	ldr	r1, [r7, #20]
 800cc66:	68f8      	ldr	r0, [r7, #12]
 800cc68:	f7ff fbf3 	bl	800c452 <clust2sect>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	68ba      	ldr	r2, [r7, #8]
 800cc76:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cc84:	441a      	add	r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3718      	adds	r7, #24
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cca4:	2100      	movs	r1, #0
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f7ff feb4 	bl	800ca14 <dir_sdi>
 800ccac:	4603      	mov	r3, r0
 800ccae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ccb0:	7dfb      	ldrb	r3, [r7, #23]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d12b      	bne.n	800cd0e <dir_alloc+0x7a>
		n = 0;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	69db      	ldr	r3, [r3, #28]
 800ccbe:	4619      	mov	r1, r3
 800ccc0:	68f8      	ldr	r0, [r7, #12]
 800ccc2:	f7ff fb99 	bl	800c3f8 <move_window>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ccca:	7dfb      	ldrb	r3, [r7, #23]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d11d      	bne.n	800cd0c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a1b      	ldr	r3, [r3, #32]
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	2be5      	cmp	r3, #229	; 0xe5
 800ccd8:	d004      	beq.n	800cce4 <dir_alloc+0x50>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6a1b      	ldr	r3, [r3, #32]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d107      	bne.n	800ccf4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	3301      	adds	r3, #1
 800cce8:	613b      	str	r3, [r7, #16]
 800ccea:	693a      	ldr	r2, [r7, #16]
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	429a      	cmp	r2, r3
 800ccf0:	d102      	bne.n	800ccf8 <dir_alloc+0x64>
 800ccf2:	e00c      	b.n	800cd0e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ccf8:	2101      	movs	r1, #1
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f7ff ff05 	bl	800cb0a <dir_next>
 800cd00:	4603      	mov	r3, r0
 800cd02:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cd04:	7dfb      	ldrb	r3, [r7, #23]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d0d7      	beq.n	800ccba <dir_alloc+0x26>
 800cd0a:	e000      	b.n	800cd0e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cd0c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cd0e:	7dfb      	ldrb	r3, [r7, #23]
 800cd10:	2b04      	cmp	r3, #4
 800cd12:	d101      	bne.n	800cd18 <dir_alloc+0x84>
 800cd14:	2307      	movs	r3, #7
 800cd16:	75fb      	strb	r3, [r7, #23]
	return res;
 800cd18:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3718      	adds	r7, #24
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}

0800cd22 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cd22:	b580      	push	{r7, lr}
 800cd24:	b084      	sub	sp, #16
 800cd26:	af00      	add	r7, sp, #0
 800cd28:	6078      	str	r0, [r7, #4]
 800cd2a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	331a      	adds	r3, #26
 800cd30:	4618      	mov	r0, r3
 800cd32:	f7ff f8ed 	bl	800bf10 <ld_word>
 800cd36:	4603      	mov	r3, r0
 800cd38:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	781b      	ldrb	r3, [r3, #0]
 800cd3e:	2b03      	cmp	r3, #3
 800cd40:	d109      	bne.n	800cd56 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	3314      	adds	r3, #20
 800cd46:	4618      	mov	r0, r3
 800cd48:	f7ff f8e2 	bl	800bf10 <ld_word>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	041b      	lsls	r3, r3, #16
 800cd50:	68fa      	ldr	r2, [r7, #12]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cd56:	68fb      	ldr	r3, [r7, #12]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b084      	sub	sp, #16
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	331a      	adds	r3, #26
 800cd70:	687a      	ldr	r2, [r7, #4]
 800cd72:	b292      	uxth	r2, r2
 800cd74:	4611      	mov	r1, r2
 800cd76:	4618      	mov	r0, r3
 800cd78:	f7ff f905 	bl	800bf86 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	2b03      	cmp	r3, #3
 800cd82:	d109      	bne.n	800cd98 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cd84:	68bb      	ldr	r3, [r7, #8]
 800cd86:	f103 0214 	add.w	r2, r3, #20
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	0c1b      	lsrs	r3, r3, #16
 800cd8e:	b29b      	uxth	r3, r3
 800cd90:	4619      	mov	r1, r3
 800cd92:	4610      	mov	r0, r2
 800cd94:	f7ff f8f7 	bl	800bf86 <st_word>
	}
}
 800cd98:	bf00      	nop
 800cd9a:	3710      	adds	r7, #16
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cda0:	b590      	push	{r4, r7, lr}
 800cda2:	b087      	sub	sp, #28
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
 800cda8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	331a      	adds	r3, #26
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7ff f8ae 	bl	800bf10 <ld_word>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d001      	beq.n	800cdbe <cmp_lfn+0x1e>
 800cdba:	2300      	movs	r3, #0
 800cdbc:	e059      	b.n	800ce72 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdc6:	1e5a      	subs	r2, r3, #1
 800cdc8:	4613      	mov	r3, r2
 800cdca:	005b      	lsls	r3, r3, #1
 800cdcc:	4413      	add	r3, r2
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	4413      	add	r3, r2
 800cdd2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	81fb      	strh	r3, [r7, #14]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	613b      	str	r3, [r7, #16]
 800cddc:	e033      	b.n	800ce46 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cdde:	4a27      	ldr	r2, [pc, #156]	; (800ce7c <cmp_lfn+0xdc>)
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	4413      	add	r3, r2
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	461a      	mov	r2, r3
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	4413      	add	r3, r2
 800cdec:	4618      	mov	r0, r3
 800cdee:	f7ff f88f 	bl	800bf10 <ld_word>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cdf6:	89fb      	ldrh	r3, [r7, #14]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d01a      	beq.n	800ce32 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cdfc:	697b      	ldr	r3, [r7, #20]
 800cdfe:	2bfe      	cmp	r3, #254	; 0xfe
 800ce00:	d812      	bhi.n	800ce28 <cmp_lfn+0x88>
 800ce02:	89bb      	ldrh	r3, [r7, #12]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f002 f915 	bl	800f034 <ff_wtoupper>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	461c      	mov	r4, r3
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	1c5a      	adds	r2, r3, #1
 800ce12:	617a      	str	r2, [r7, #20]
 800ce14:	005b      	lsls	r3, r3, #1
 800ce16:	687a      	ldr	r2, [r7, #4]
 800ce18:	4413      	add	r3, r2
 800ce1a:	881b      	ldrh	r3, [r3, #0]
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	f002 f909 	bl	800f034 <ff_wtoupper>
 800ce22:	4603      	mov	r3, r0
 800ce24:	429c      	cmp	r4, r3
 800ce26:	d001      	beq.n	800ce2c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ce28:	2300      	movs	r3, #0
 800ce2a:	e022      	b.n	800ce72 <cmp_lfn+0xd2>
			}
			wc = uc;
 800ce2c:	89bb      	ldrh	r3, [r7, #12]
 800ce2e:	81fb      	strh	r3, [r7, #14]
 800ce30:	e006      	b.n	800ce40 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ce32:	89bb      	ldrh	r3, [r7, #12]
 800ce34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d001      	beq.n	800ce40 <cmp_lfn+0xa0>
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	e018      	b.n	800ce72 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	3301      	adds	r3, #1
 800ce44:	613b      	str	r3, [r7, #16]
 800ce46:	693b      	ldr	r3, [r7, #16]
 800ce48:	2b0c      	cmp	r3, #12
 800ce4a:	d9c8      	bls.n	800cdde <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	781b      	ldrb	r3, [r3, #0]
 800ce50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d00b      	beq.n	800ce70 <cmp_lfn+0xd0>
 800ce58:	89fb      	ldrh	r3, [r7, #14]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d008      	beq.n	800ce70 <cmp_lfn+0xd0>
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	005b      	lsls	r3, r3, #1
 800ce62:	687a      	ldr	r2, [r7, #4]
 800ce64:	4413      	add	r3, r2
 800ce66:	881b      	ldrh	r3, [r3, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d001      	beq.n	800ce70 <cmp_lfn+0xd0>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	e000      	b.n	800ce72 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ce70:	2301      	movs	r3, #1
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	371c      	adds	r7, #28
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd90      	pop	{r4, r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	08012c8c 	.word	0x08012c8c

0800ce80 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b088      	sub	sp, #32
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	60f8      	str	r0, [r7, #12]
 800ce88:	60b9      	str	r1, [r7, #8]
 800ce8a:	4611      	mov	r1, r2
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	460b      	mov	r3, r1
 800ce90:	71fb      	strb	r3, [r7, #7]
 800ce92:	4613      	mov	r3, r2
 800ce94:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	330d      	adds	r3, #13
 800ce9a:	79ba      	ldrb	r2, [r7, #6]
 800ce9c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	330b      	adds	r3, #11
 800cea2:	220f      	movs	r2, #15
 800cea4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	330c      	adds	r3, #12
 800ceaa:	2200      	movs	r2, #0
 800ceac:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	331a      	adds	r3, #26
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7ff f866 	bl	800bf86 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ceba:	79fb      	ldrb	r3, [r7, #7]
 800cebc:	1e5a      	subs	r2, r3, #1
 800cebe:	4613      	mov	r3, r2
 800cec0:	005b      	lsls	r3, r3, #1
 800cec2:	4413      	add	r3, r2
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	4413      	add	r3, r2
 800cec8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ceca:	2300      	movs	r3, #0
 800cecc:	82fb      	strh	r3, [r7, #22]
 800cece:	2300      	movs	r3, #0
 800ced0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ced2:	8afb      	ldrh	r3, [r7, #22]
 800ced4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ced8:	4293      	cmp	r3, r2
 800ceda:	d007      	beq.n	800ceec <put_lfn+0x6c>
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	1c5a      	adds	r2, r3, #1
 800cee0:	61fa      	str	r2, [r7, #28]
 800cee2:	005b      	lsls	r3, r3, #1
 800cee4:	68fa      	ldr	r2, [r7, #12]
 800cee6:	4413      	add	r3, r2
 800cee8:	881b      	ldrh	r3, [r3, #0]
 800ceea:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ceec:	4a17      	ldr	r2, [pc, #92]	; (800cf4c <put_lfn+0xcc>)
 800ceee:	69bb      	ldr	r3, [r7, #24]
 800cef0:	4413      	add	r3, r2
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	461a      	mov	r2, r3
 800cef6:	68bb      	ldr	r3, [r7, #8]
 800cef8:	4413      	add	r3, r2
 800cefa:	8afa      	ldrh	r2, [r7, #22]
 800cefc:	4611      	mov	r1, r2
 800cefe:	4618      	mov	r0, r3
 800cf00:	f7ff f841 	bl	800bf86 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cf04:	8afb      	ldrh	r3, [r7, #22]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d102      	bne.n	800cf10 <put_lfn+0x90>
 800cf0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cf0e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cf10:	69bb      	ldr	r3, [r7, #24]
 800cf12:	3301      	adds	r3, #1
 800cf14:	61bb      	str	r3, [r7, #24]
 800cf16:	69bb      	ldr	r3, [r7, #24]
 800cf18:	2b0c      	cmp	r3, #12
 800cf1a:	d9da      	bls.n	800ced2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cf1c:	8afb      	ldrh	r3, [r7, #22]
 800cf1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d006      	beq.n	800cf34 <put_lfn+0xb4>
 800cf26:	69fb      	ldr	r3, [r7, #28]
 800cf28:	005b      	lsls	r3, r3, #1
 800cf2a:	68fa      	ldr	r2, [r7, #12]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	881b      	ldrh	r3, [r3, #0]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d103      	bne.n	800cf3c <put_lfn+0xbc>
 800cf34:	79fb      	ldrb	r3, [r7, #7]
 800cf36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf3a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	79fa      	ldrb	r2, [r7, #7]
 800cf40:	701a      	strb	r2, [r3, #0]
}
 800cf42:	bf00      	nop
 800cf44:	3720      	adds	r7, #32
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	08012c8c 	.word	0x08012c8c

0800cf50 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b08c      	sub	sp, #48	; 0x30
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	607a      	str	r2, [r7, #4]
 800cf5c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cf5e:	220b      	movs	r2, #11
 800cf60:	68b9      	ldr	r1, [r7, #8]
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f7ff f856 	bl	800c014 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	2b05      	cmp	r3, #5
 800cf6c:	d929      	bls.n	800cfc2 <gen_numname+0x72>
		sr = seq;
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cf72:	e020      	b.n	800cfb6 <gen_numname+0x66>
			wc = *lfn++;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	1c9a      	adds	r2, r3, #2
 800cf78:	607a      	str	r2, [r7, #4]
 800cf7a:	881b      	ldrh	r3, [r3, #0]
 800cf7c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800cf7e:	2300      	movs	r3, #0
 800cf80:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf82:	e015      	b.n	800cfb0 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800cf84:	69fb      	ldr	r3, [r7, #28]
 800cf86:	005a      	lsls	r2, r3, #1
 800cf88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf8a:	f003 0301 	and.w	r3, r3, #1
 800cf8e:	4413      	add	r3, r2
 800cf90:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cf92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf94:	085b      	lsrs	r3, r3, #1
 800cf96:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cf98:	69fb      	ldr	r3, [r7, #28]
 800cf9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d003      	beq.n	800cfaa <gen_numname+0x5a>
 800cfa2:	69fa      	ldr	r2, [r7, #28]
 800cfa4:	4b31      	ldr	r3, [pc, #196]	; (800d06c <gen_numname+0x11c>)
 800cfa6:	4053      	eors	r3, r2
 800cfa8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cfaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfac:	3301      	adds	r3, #1
 800cfae:	62bb      	str	r3, [r7, #40]	; 0x28
 800cfb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfb2:	2b0f      	cmp	r3, #15
 800cfb4:	d9e6      	bls.n	800cf84 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	881b      	ldrh	r3, [r3, #0]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d1da      	bne.n	800cf74 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cfbe:	69fb      	ldr	r3, [r7, #28]
 800cfc0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cfc2:	2307      	movs	r3, #7
 800cfc4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	b2db      	uxtb	r3, r3
 800cfca:	f003 030f 	and.w	r3, r3, #15
 800cfce:	b2db      	uxtb	r3, r3
 800cfd0:	3330      	adds	r3, #48	; 0x30
 800cfd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800cfd6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cfda:	2b39      	cmp	r3, #57	; 0x39
 800cfdc:	d904      	bls.n	800cfe8 <gen_numname+0x98>
 800cfde:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cfe2:	3307      	adds	r3, #7
 800cfe4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800cfe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfea:	1e5a      	subs	r2, r3, #1
 800cfec:	62ba      	str	r2, [r7, #40]	; 0x28
 800cfee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800cff2:	4413      	add	r3, r2
 800cff4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800cff8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	091b      	lsrs	r3, r3, #4
 800d000:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d1de      	bne.n	800cfc6 <gen_numname+0x76>
	ns[i] = '~';
 800d008:	f107 0214 	add.w	r2, r7, #20
 800d00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d00e:	4413      	add	r3, r2
 800d010:	227e      	movs	r2, #126	; 0x7e
 800d012:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d014:	2300      	movs	r3, #0
 800d016:	627b      	str	r3, [r7, #36]	; 0x24
 800d018:	e002      	b.n	800d020 <gen_numname+0xd0>
 800d01a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01c:	3301      	adds	r3, #1
 800d01e:	627b      	str	r3, [r7, #36]	; 0x24
 800d020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d024:	429a      	cmp	r2, r3
 800d026:	d205      	bcs.n	800d034 <gen_numname+0xe4>
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d02c:	4413      	add	r3, r2
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	2b20      	cmp	r3, #32
 800d032:	d1f2      	bne.n	800d01a <gen_numname+0xca>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d036:	2b07      	cmp	r3, #7
 800d038:	d808      	bhi.n	800d04c <gen_numname+0xfc>
 800d03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d03c:	1c5a      	adds	r2, r3, #1
 800d03e:	62ba      	str	r2, [r7, #40]	; 0x28
 800d040:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d044:	4413      	add	r3, r2
 800d046:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d04a:	e000      	b.n	800d04e <gen_numname+0xfe>
 800d04c:	2120      	movs	r1, #32
 800d04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d050:	1c5a      	adds	r2, r3, #1
 800d052:	627a      	str	r2, [r7, #36]	; 0x24
 800d054:	68fa      	ldr	r2, [r7, #12]
 800d056:	4413      	add	r3, r2
 800d058:	460a      	mov	r2, r1
 800d05a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05e:	2b07      	cmp	r3, #7
 800d060:	d9e8      	bls.n	800d034 <gen_numname+0xe4>
}
 800d062:	bf00      	nop
 800d064:	3730      	adds	r7, #48	; 0x30
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	00011021 	.word	0x00011021

0800d070 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d070:	b480      	push	{r7}
 800d072:	b085      	sub	sp, #20
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d078:	2300      	movs	r3, #0
 800d07a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d07c:	230b      	movs	r3, #11
 800d07e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d080:	7bfb      	ldrb	r3, [r7, #15]
 800d082:	b2da      	uxtb	r2, r3
 800d084:	0852      	lsrs	r2, r2, #1
 800d086:	01db      	lsls	r3, r3, #7
 800d088:	4313      	orrs	r3, r2
 800d08a:	b2da      	uxtb	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	1c59      	adds	r1, r3, #1
 800d090:	6079      	str	r1, [r7, #4]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	4413      	add	r3, r2
 800d096:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	3b01      	subs	r3, #1
 800d09c:	60bb      	str	r3, [r7, #8]
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d1ed      	bne.n	800d080 <sum_sfn+0x10>
	return sum;
 800d0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3714      	adds	r7, #20
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr

0800d0b2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d0b2:	b580      	push	{r7, lr}
 800d0b4:	b086      	sub	sp, #24
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d0c0:	2100      	movs	r1, #0
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f7ff fca6 	bl	800ca14 <dir_sdi>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d0cc:	7dfb      	ldrb	r3, [r7, #23]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d001      	beq.n	800d0d6 <dir_find+0x24>
 800d0d2:	7dfb      	ldrb	r3, [r7, #23]
 800d0d4:	e0a9      	b.n	800d22a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d0d6:	23ff      	movs	r3, #255	; 0xff
 800d0d8:	753b      	strb	r3, [r7, #20]
 800d0da:	7d3b      	ldrb	r3, [r7, #20]
 800d0dc:	757b      	strb	r3, [r7, #21]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f04f 32ff 	mov.w	r2, #4294967295
 800d0e4:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	69db      	ldr	r3, [r3, #28]
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	6938      	ldr	r0, [r7, #16]
 800d0ee:	f7ff f983 	bl	800c3f8 <move_window>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d0f6:	7dfb      	ldrb	r3, [r7, #23]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	f040 8090 	bne.w	800d21e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	781b      	ldrb	r3, [r3, #0]
 800d104:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d106:	7dbb      	ldrb	r3, [r7, #22]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d102      	bne.n	800d112 <dir_find+0x60>
 800d10c:	2304      	movs	r3, #4
 800d10e:	75fb      	strb	r3, [r7, #23]
 800d110:	e08a      	b.n	800d228 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	330b      	adds	r3, #11
 800d118:	781b      	ldrb	r3, [r3, #0]
 800d11a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d11e:	73fb      	strb	r3, [r7, #15]
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	7bfa      	ldrb	r2, [r7, #15]
 800d124:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d126:	7dbb      	ldrb	r3, [r7, #22]
 800d128:	2be5      	cmp	r3, #229	; 0xe5
 800d12a:	d007      	beq.n	800d13c <dir_find+0x8a>
 800d12c:	7bfb      	ldrb	r3, [r7, #15]
 800d12e:	f003 0308 	and.w	r3, r3, #8
 800d132:	2b00      	cmp	r3, #0
 800d134:	d009      	beq.n	800d14a <dir_find+0x98>
 800d136:	7bfb      	ldrb	r3, [r7, #15]
 800d138:	2b0f      	cmp	r3, #15
 800d13a:	d006      	beq.n	800d14a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d13c:	23ff      	movs	r3, #255	; 0xff
 800d13e:	757b      	strb	r3, [r7, #21]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f04f 32ff 	mov.w	r2, #4294967295
 800d146:	631a      	str	r2, [r3, #48]	; 0x30
 800d148:	e05e      	b.n	800d208 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d14a:	7bfb      	ldrb	r3, [r7, #15]
 800d14c:	2b0f      	cmp	r3, #15
 800d14e:	d136      	bne.n	800d1be <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d154      	bne.n	800d208 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d15e:	7dbb      	ldrb	r3, [r7, #22]
 800d160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d164:	2b00      	cmp	r3, #0
 800d166:	d00d      	beq.n	800d184 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6a1b      	ldr	r3, [r3, #32]
 800d16c:	7b5b      	ldrb	r3, [r3, #13]
 800d16e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d170:	7dbb      	ldrb	r3, [r7, #22]
 800d172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d176:	75bb      	strb	r3, [r7, #22]
 800d178:	7dbb      	ldrb	r3, [r7, #22]
 800d17a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	695a      	ldr	r2, [r3, #20]
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d184:	7dba      	ldrb	r2, [r7, #22]
 800d186:	7d7b      	ldrb	r3, [r7, #21]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d115      	bne.n	800d1b8 <dir_find+0x106>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6a1b      	ldr	r3, [r3, #32]
 800d190:	330d      	adds	r3, #13
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	7d3a      	ldrb	r2, [r7, #20]
 800d196:	429a      	cmp	r2, r3
 800d198:	d10e      	bne.n	800d1b8 <dir_find+0x106>
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	68da      	ldr	r2, [r3, #12]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6a1b      	ldr	r3, [r3, #32]
 800d1a2:	4619      	mov	r1, r3
 800d1a4:	4610      	mov	r0, r2
 800d1a6:	f7ff fdfb 	bl	800cda0 <cmp_lfn>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d003      	beq.n	800d1b8 <dir_find+0x106>
 800d1b0:	7d7b      	ldrb	r3, [r7, #21]
 800d1b2:	3b01      	subs	r3, #1
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	e000      	b.n	800d1ba <dir_find+0x108>
 800d1b8:	23ff      	movs	r3, #255	; 0xff
 800d1ba:	757b      	strb	r3, [r7, #21]
 800d1bc:	e024      	b.n	800d208 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d1be:	7d7b      	ldrb	r3, [r7, #21]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d109      	bne.n	800d1d8 <dir_find+0x126>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6a1b      	ldr	r3, [r3, #32]
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	f7ff ff51 	bl	800d070 <sum_sfn>
 800d1ce:	4603      	mov	r3, r0
 800d1d0:	461a      	mov	r2, r3
 800d1d2:	7d3b      	ldrb	r3, [r7, #20]
 800d1d4:	4293      	cmp	r3, r2
 800d1d6:	d024      	beq.n	800d222 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d10a      	bne.n	800d1fc <dir_find+0x14a>
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6a18      	ldr	r0, [r3, #32]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	3324      	adds	r3, #36	; 0x24
 800d1ee:	220b      	movs	r2, #11
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	f7fe ff4a 	bl	800c08a <mem_cmp>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d014      	beq.n	800d226 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d1fc:	23ff      	movs	r3, #255	; 0xff
 800d1fe:	757b      	strb	r3, [r7, #21]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f04f 32ff 	mov.w	r2, #4294967295
 800d206:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d208:	2100      	movs	r1, #0
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f7ff fc7d 	bl	800cb0a <dir_next>
 800d210:	4603      	mov	r3, r0
 800d212:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d214:	7dfb      	ldrb	r3, [r7, #23]
 800d216:	2b00      	cmp	r3, #0
 800d218:	f43f af65 	beq.w	800d0e6 <dir_find+0x34>
 800d21c:	e004      	b.n	800d228 <dir_find+0x176>
		if (res != FR_OK) break;
 800d21e:	bf00      	nop
 800d220:	e002      	b.n	800d228 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d222:	bf00      	nop
 800d224:	e000      	b.n	800d228 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d226:	bf00      	nop

	return res;
 800d228:	7dfb      	ldrb	r3, [r7, #23]
}
 800d22a:	4618      	mov	r0, r3
 800d22c:	3718      	adds	r7, #24
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}
	...

0800d234 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b08c      	sub	sp, #48	; 0x30
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d248:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d001      	beq.n	800d254 <dir_register+0x20>
 800d250:	2306      	movs	r3, #6
 800d252:	e0e0      	b.n	800d416 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d254:	2300      	movs	r3, #0
 800d256:	627b      	str	r3, [r7, #36]	; 0x24
 800d258:	e002      	b.n	800d260 <dir_register+0x2c>
 800d25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25c:	3301      	adds	r3, #1
 800d25e:	627b      	str	r3, [r7, #36]	; 0x24
 800d260:	69fb      	ldr	r3, [r7, #28]
 800d262:	68da      	ldr	r2, [r3, #12]
 800d264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d266:	005b      	lsls	r3, r3, #1
 800d268:	4413      	add	r3, r2
 800d26a:	881b      	ldrh	r3, [r3, #0]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d1f4      	bne.n	800d25a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d276:	f107 030c 	add.w	r3, r7, #12
 800d27a:	220c      	movs	r2, #12
 800d27c:	4618      	mov	r0, r3
 800d27e:	f7fe fec9 	bl	800c014 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d282:	7dfb      	ldrb	r3, [r7, #23]
 800d284:	f003 0301 	and.w	r3, r3, #1
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d032      	beq.n	800d2f2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2240      	movs	r2, #64	; 0x40
 800d290:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d294:	2301      	movs	r3, #1
 800d296:	62bb      	str	r3, [r7, #40]	; 0x28
 800d298:	e016      	b.n	800d2c8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	68da      	ldr	r2, [r3, #12]
 800d2a4:	f107 010c 	add.w	r1, r7, #12
 800d2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2aa:	f7ff fe51 	bl	800cf50 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f7ff feff 	bl	800d0b2 <dir_find>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d2ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d106      	bne.n	800d2d0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d2c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ca:	2b63      	cmp	r3, #99	; 0x63
 800d2cc:	d9e5      	bls.n	800d29a <dir_register+0x66>
 800d2ce:	e000      	b.n	800d2d2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d2d0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d2d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2d4:	2b64      	cmp	r3, #100	; 0x64
 800d2d6:	d101      	bne.n	800d2dc <dir_register+0xa8>
 800d2d8:	2307      	movs	r3, #7
 800d2da:	e09c      	b.n	800d416 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d2dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2e0:	2b04      	cmp	r3, #4
 800d2e2:	d002      	beq.n	800d2ea <dir_register+0xb6>
 800d2e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2e8:	e095      	b.n	800d416 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d2ea:	7dfa      	ldrb	r2, [r7, #23]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
 800d2f4:	f003 0302 	and.w	r3, r3, #2
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d007      	beq.n	800d30c <dir_register+0xd8>
 800d2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2fe:	330c      	adds	r3, #12
 800d300:	4a47      	ldr	r2, [pc, #284]	; (800d420 <dir_register+0x1ec>)
 800d302:	fba2 2303 	umull	r2, r3, r2, r3
 800d306:	089b      	lsrs	r3, r3, #2
 800d308:	3301      	adds	r3, #1
 800d30a:	e000      	b.n	800d30e <dir_register+0xda>
 800d30c:	2301      	movs	r3, #1
 800d30e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d310:	6a39      	ldr	r1, [r7, #32]
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f7ff fcbe 	bl	800cc94 <dir_alloc>
 800d318:	4603      	mov	r3, r0
 800d31a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d31e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d322:	2b00      	cmp	r3, #0
 800d324:	d148      	bne.n	800d3b8 <dir_register+0x184>
 800d326:	6a3b      	ldr	r3, [r7, #32]
 800d328:	3b01      	subs	r3, #1
 800d32a:	623b      	str	r3, [r7, #32]
 800d32c:	6a3b      	ldr	r3, [r7, #32]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d042      	beq.n	800d3b8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	695a      	ldr	r2, [r3, #20]
 800d336:	6a3b      	ldr	r3, [r7, #32]
 800d338:	015b      	lsls	r3, r3, #5
 800d33a:	1ad3      	subs	r3, r2, r3
 800d33c:	4619      	mov	r1, r3
 800d33e:	6878      	ldr	r0, [r7, #4]
 800d340:	f7ff fb68 	bl	800ca14 <dir_sdi>
 800d344:	4603      	mov	r3, r0
 800d346:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d34a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d132      	bne.n	800d3b8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	3324      	adds	r3, #36	; 0x24
 800d356:	4618      	mov	r0, r3
 800d358:	f7ff fe8a 	bl	800d070 <sum_sfn>
 800d35c:	4603      	mov	r3, r0
 800d35e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	69db      	ldr	r3, [r3, #28]
 800d364:	4619      	mov	r1, r3
 800d366:	69f8      	ldr	r0, [r7, #28]
 800d368:	f7ff f846 	bl	800c3f8 <move_window>
 800d36c:	4603      	mov	r3, r0
 800d36e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d372:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d376:	2b00      	cmp	r3, #0
 800d378:	d11d      	bne.n	800d3b6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d37a:	69fb      	ldr	r3, [r7, #28]
 800d37c:	68d8      	ldr	r0, [r3, #12]
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	6a19      	ldr	r1, [r3, #32]
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	b2da      	uxtb	r2, r3
 800d386:	7efb      	ldrb	r3, [r7, #27]
 800d388:	f7ff fd7a 	bl	800ce80 <put_lfn>
				fs->wflag = 1;
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	2201      	movs	r2, #1
 800d390:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d392:	2100      	movs	r1, #0
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f7ff fbb8 	bl	800cb0a <dir_next>
 800d39a:	4603      	mov	r3, r0
 800d39c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d3a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d107      	bne.n	800d3b8 <dir_register+0x184>
 800d3a8:	6a3b      	ldr	r3, [r7, #32]
 800d3aa:	3b01      	subs	r3, #1
 800d3ac:	623b      	str	r3, [r7, #32]
 800d3ae:	6a3b      	ldr	r3, [r7, #32]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d1d5      	bne.n	800d360 <dir_register+0x12c>
 800d3b4:	e000      	b.n	800d3b8 <dir_register+0x184>
				if (res != FR_OK) break;
 800d3b6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d3b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d128      	bne.n	800d412 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	69db      	ldr	r3, [r3, #28]
 800d3c4:	4619      	mov	r1, r3
 800d3c6:	69f8      	ldr	r0, [r7, #28]
 800d3c8:	f7ff f816 	bl	800c3f8 <move_window>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d3d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d11b      	bne.n	800d412 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6a1b      	ldr	r3, [r3, #32]
 800d3de:	2220      	movs	r2, #32
 800d3e0:	2100      	movs	r1, #0
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fe fe37 	bl	800c056 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6a18      	ldr	r0, [r3, #32]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	3324      	adds	r3, #36	; 0x24
 800d3f0:	220b      	movs	r2, #11
 800d3f2:	4619      	mov	r1, r3
 800d3f4:	f7fe fe0e 	bl	800c014 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6a1b      	ldr	r3, [r3, #32]
 800d402:	330c      	adds	r3, #12
 800d404:	f002 0218 	and.w	r2, r2, #24
 800d408:	b2d2      	uxtb	r2, r2
 800d40a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	2201      	movs	r2, #1
 800d410:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d412:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d416:	4618      	mov	r0, r3
 800d418:	3730      	adds	r7, #48	; 0x30
 800d41a:	46bd      	mov	sp, r7
 800d41c:	bd80      	pop	{r7, pc}
 800d41e:	bf00      	nop
 800d420:	4ec4ec4f 	.word	0x4ec4ec4f

0800d424 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b08a      	sub	sp, #40	; 0x28
 800d428:	af00      	add	r7, sp, #0
 800d42a:	6078      	str	r0, [r7, #4]
 800d42c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	613b      	str	r3, [r7, #16]
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	60fb      	str	r3, [r7, #12]
 800d43c:	2300      	movs	r3, #0
 800d43e:	617b      	str	r3, [r7, #20]
 800d440:	697b      	ldr	r3, [r7, #20]
 800d442:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	1c5a      	adds	r2, r3, #1
 800d448:	61ba      	str	r2, [r7, #24]
 800d44a:	693a      	ldr	r2, [r7, #16]
 800d44c:	4413      	add	r3, r2
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d452:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d454:	2b1f      	cmp	r3, #31
 800d456:	d940      	bls.n	800d4da <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d458:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d45a:	2b2f      	cmp	r3, #47	; 0x2f
 800d45c:	d006      	beq.n	800d46c <create_name+0x48>
 800d45e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d460:	2b5c      	cmp	r3, #92	; 0x5c
 800d462:	d110      	bne.n	800d486 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d464:	e002      	b.n	800d46c <create_name+0x48>
 800d466:	69bb      	ldr	r3, [r7, #24]
 800d468:	3301      	adds	r3, #1
 800d46a:	61bb      	str	r3, [r7, #24]
 800d46c:	693a      	ldr	r2, [r7, #16]
 800d46e:	69bb      	ldr	r3, [r7, #24]
 800d470:	4413      	add	r3, r2
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	2b2f      	cmp	r3, #47	; 0x2f
 800d476:	d0f6      	beq.n	800d466 <create_name+0x42>
 800d478:	693a      	ldr	r2, [r7, #16]
 800d47a:	69bb      	ldr	r3, [r7, #24]
 800d47c:	4413      	add	r3, r2
 800d47e:	781b      	ldrb	r3, [r3, #0]
 800d480:	2b5c      	cmp	r3, #92	; 0x5c
 800d482:	d0f0      	beq.n	800d466 <create_name+0x42>
			break;
 800d484:	e02a      	b.n	800d4dc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	2bfe      	cmp	r3, #254	; 0xfe
 800d48a:	d901      	bls.n	800d490 <create_name+0x6c>
 800d48c:	2306      	movs	r3, #6
 800d48e:	e177      	b.n	800d780 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d490:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d492:	b2db      	uxtb	r3, r3
 800d494:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d496:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d498:	2101      	movs	r1, #1
 800d49a:	4618      	mov	r0, r3
 800d49c:	f001 fd8e 	bl	800efbc <ff_convert>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d4a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d101      	bne.n	800d4ae <create_name+0x8a>
 800d4aa:	2306      	movs	r3, #6
 800d4ac:	e168      	b.n	800d780 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d4ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4b0:	2b7f      	cmp	r3, #127	; 0x7f
 800d4b2:	d809      	bhi.n	800d4c8 <create_name+0xa4>
 800d4b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	48b3      	ldr	r0, [pc, #716]	; (800d788 <create_name+0x364>)
 800d4ba:	f7fe fe0d 	bl	800c0d8 <chk_chr>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d001      	beq.n	800d4c8 <create_name+0xa4>
 800d4c4:	2306      	movs	r3, #6
 800d4c6:	e15b      	b.n	800d780 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800d4c8:	697b      	ldr	r3, [r7, #20]
 800d4ca:	1c5a      	adds	r2, r3, #1
 800d4cc:	617a      	str	r2, [r7, #20]
 800d4ce:	005b      	lsls	r3, r3, #1
 800d4d0:	68fa      	ldr	r2, [r7, #12]
 800d4d2:	4413      	add	r3, r2
 800d4d4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d4d6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d4d8:	e7b4      	b.n	800d444 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d4da:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d4dc:	693a      	ldr	r2, [r7, #16]
 800d4de:	69bb      	ldr	r3, [r7, #24]
 800d4e0:	441a      	add	r2, r3
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d4e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4e8:	2b1f      	cmp	r3, #31
 800d4ea:	d801      	bhi.n	800d4f0 <create_name+0xcc>
 800d4ec:	2304      	movs	r3, #4
 800d4ee:	e000      	b.n	800d4f2 <create_name+0xce>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d4f6:	e011      	b.n	800d51c <create_name+0xf8>
		w = lfn[di - 1];
 800d4f8:	697a      	ldr	r2, [r7, #20]
 800d4fa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d4fe:	4413      	add	r3, r2
 800d500:	005b      	lsls	r3, r3, #1
 800d502:	68fa      	ldr	r2, [r7, #12]
 800d504:	4413      	add	r3, r2
 800d506:	881b      	ldrh	r3, [r3, #0]
 800d508:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d50a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d50c:	2b20      	cmp	r3, #32
 800d50e:	d002      	beq.n	800d516 <create_name+0xf2>
 800d510:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d512:	2b2e      	cmp	r3, #46	; 0x2e
 800d514:	d106      	bne.n	800d524 <create_name+0x100>
		di--;
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	3b01      	subs	r3, #1
 800d51a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d1ea      	bne.n	800d4f8 <create_name+0xd4>
 800d522:	e000      	b.n	800d526 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d524:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d526:	697b      	ldr	r3, [r7, #20]
 800d528:	005b      	lsls	r3, r3, #1
 800d52a:	68fa      	ldr	r2, [r7, #12]
 800d52c:	4413      	add	r3, r2
 800d52e:	2200      	movs	r2, #0
 800d530:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d532:	697b      	ldr	r3, [r7, #20]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d101      	bne.n	800d53c <create_name+0x118>
 800d538:	2306      	movs	r3, #6
 800d53a:	e121      	b.n	800d780 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	3324      	adds	r3, #36	; 0x24
 800d540:	220b      	movs	r2, #11
 800d542:	2120      	movs	r1, #32
 800d544:	4618      	mov	r0, r3
 800d546:	f7fe fd86 	bl	800c056 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d54a:	2300      	movs	r3, #0
 800d54c:	61bb      	str	r3, [r7, #24]
 800d54e:	e002      	b.n	800d556 <create_name+0x132>
 800d550:	69bb      	ldr	r3, [r7, #24]
 800d552:	3301      	adds	r3, #1
 800d554:	61bb      	str	r3, [r7, #24]
 800d556:	69bb      	ldr	r3, [r7, #24]
 800d558:	005b      	lsls	r3, r3, #1
 800d55a:	68fa      	ldr	r2, [r7, #12]
 800d55c:	4413      	add	r3, r2
 800d55e:	881b      	ldrh	r3, [r3, #0]
 800d560:	2b20      	cmp	r3, #32
 800d562:	d0f5      	beq.n	800d550 <create_name+0x12c>
 800d564:	69bb      	ldr	r3, [r7, #24]
 800d566:	005b      	lsls	r3, r3, #1
 800d568:	68fa      	ldr	r2, [r7, #12]
 800d56a:	4413      	add	r3, r2
 800d56c:	881b      	ldrh	r3, [r3, #0]
 800d56e:	2b2e      	cmp	r3, #46	; 0x2e
 800d570:	d0ee      	beq.n	800d550 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d572:	69bb      	ldr	r3, [r7, #24]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d009      	beq.n	800d58c <create_name+0x168>
 800d578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d57c:	f043 0303 	orr.w	r3, r3, #3
 800d580:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d584:	e002      	b.n	800d58c <create_name+0x168>
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	3b01      	subs	r3, #1
 800d58a:	617b      	str	r3, [r7, #20]
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d009      	beq.n	800d5a6 <create_name+0x182>
 800d592:	697a      	ldr	r2, [r7, #20]
 800d594:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d598:	4413      	add	r3, r2
 800d59a:	005b      	lsls	r3, r3, #1
 800d59c:	68fa      	ldr	r2, [r7, #12]
 800d59e:	4413      	add	r3, r2
 800d5a0:	881b      	ldrh	r3, [r3, #0]
 800d5a2:	2b2e      	cmp	r3, #46	; 0x2e
 800d5a4:	d1ef      	bne.n	800d586 <create_name+0x162>

	i = b = 0; ni = 8;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	623b      	str	r3, [r7, #32]
 800d5b0:	2308      	movs	r3, #8
 800d5b2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d5b4:	69bb      	ldr	r3, [r7, #24]
 800d5b6:	1c5a      	adds	r2, r3, #1
 800d5b8:	61ba      	str	r2, [r7, #24]
 800d5ba:	005b      	lsls	r3, r3, #1
 800d5bc:	68fa      	ldr	r2, [r7, #12]
 800d5be:	4413      	add	r3, r2
 800d5c0:	881b      	ldrh	r3, [r3, #0]
 800d5c2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d5c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 8090 	beq.w	800d6ec <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d5cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5ce:	2b20      	cmp	r3, #32
 800d5d0:	d006      	beq.n	800d5e0 <create_name+0x1bc>
 800d5d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5d4:	2b2e      	cmp	r3, #46	; 0x2e
 800d5d6:	d10a      	bne.n	800d5ee <create_name+0x1ca>
 800d5d8:	69ba      	ldr	r2, [r7, #24]
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d006      	beq.n	800d5ee <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d5e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5e4:	f043 0303 	orr.w	r3, r3, #3
 800d5e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d5ec:	e07d      	b.n	800d6ea <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d5ee:	6a3a      	ldr	r2, [r7, #32]
 800d5f0:	69fb      	ldr	r3, [r7, #28]
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d203      	bcs.n	800d5fe <create_name+0x1da>
 800d5f6:	69ba      	ldr	r2, [r7, #24]
 800d5f8:	697b      	ldr	r3, [r7, #20]
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	d123      	bne.n	800d646 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	2b0b      	cmp	r3, #11
 800d602:	d106      	bne.n	800d612 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d604:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d608:	f043 0303 	orr.w	r3, r3, #3
 800d60c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d610:	e06f      	b.n	800d6f2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d612:	69ba      	ldr	r2, [r7, #24]
 800d614:	697b      	ldr	r3, [r7, #20]
 800d616:	429a      	cmp	r2, r3
 800d618:	d005      	beq.n	800d626 <create_name+0x202>
 800d61a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d61e:	f043 0303 	orr.w	r3, r3, #3
 800d622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d626:	69ba      	ldr	r2, [r7, #24]
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d860      	bhi.n	800d6f0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	61bb      	str	r3, [r7, #24]
 800d632:	2308      	movs	r3, #8
 800d634:	623b      	str	r3, [r7, #32]
 800d636:	230b      	movs	r3, #11
 800d638:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d63a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d63e:	009b      	lsls	r3, r3, #2
 800d640:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d644:	e051      	b.n	800d6ea <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d646:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d648:	2b7f      	cmp	r3, #127	; 0x7f
 800d64a:	d914      	bls.n	800d676 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d64c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d64e:	2100      	movs	r1, #0
 800d650:	4618      	mov	r0, r3
 800d652:	f001 fcb3 	bl	800efbc <ff_convert>
 800d656:	4603      	mov	r3, r0
 800d658:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d65a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d004      	beq.n	800d66a <create_name+0x246>
 800d660:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d662:	3b80      	subs	r3, #128	; 0x80
 800d664:	4a49      	ldr	r2, [pc, #292]	; (800d78c <create_name+0x368>)
 800d666:	5cd3      	ldrb	r3, [r2, r3]
 800d668:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d66a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d66e:	f043 0302 	orr.w	r3, r3, #2
 800d672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d676:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d007      	beq.n	800d68c <create_name+0x268>
 800d67c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d67e:	4619      	mov	r1, r3
 800d680:	4843      	ldr	r0, [pc, #268]	; (800d790 <create_name+0x36c>)
 800d682:	f7fe fd29 	bl	800c0d8 <chk_chr>
 800d686:	4603      	mov	r3, r0
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d008      	beq.n	800d69e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d68c:	235f      	movs	r3, #95	; 0x5f
 800d68e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d694:	f043 0303 	orr.w	r3, r3, #3
 800d698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d69c:	e01b      	b.n	800d6d6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d69e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6a0:	2b40      	cmp	r3, #64	; 0x40
 800d6a2:	d909      	bls.n	800d6b8 <create_name+0x294>
 800d6a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6a6:	2b5a      	cmp	r3, #90	; 0x5a
 800d6a8:	d806      	bhi.n	800d6b8 <create_name+0x294>
					b |= 2;
 800d6aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6ae:	f043 0302 	orr.w	r3, r3, #2
 800d6b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d6b6:	e00e      	b.n	800d6d6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d6b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6ba:	2b60      	cmp	r3, #96	; 0x60
 800d6bc:	d90b      	bls.n	800d6d6 <create_name+0x2b2>
 800d6be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6c0:	2b7a      	cmp	r3, #122	; 0x7a
 800d6c2:	d808      	bhi.n	800d6d6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d6c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6c8:	f043 0301 	orr.w	r3, r3, #1
 800d6cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d6d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6d2:	3b20      	subs	r3, #32
 800d6d4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d6d6:	6a3b      	ldr	r3, [r7, #32]
 800d6d8:	1c5a      	adds	r2, r3, #1
 800d6da:	623a      	str	r2, [r7, #32]
 800d6dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d6de:	b2d1      	uxtb	r1, r2
 800d6e0:	687a      	ldr	r2, [r7, #4]
 800d6e2:	4413      	add	r3, r2
 800d6e4:	460a      	mov	r2, r1
 800d6e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d6ea:	e763      	b.n	800d5b4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d6ec:	bf00      	nop
 800d6ee:	e000      	b.n	800d6f2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800d6f0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d6f8:	2be5      	cmp	r3, #229	; 0xe5
 800d6fa:	d103      	bne.n	800d704 <create_name+0x2e0>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2205      	movs	r2, #5
 800d700:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d704:	69fb      	ldr	r3, [r7, #28]
 800d706:	2b08      	cmp	r3, #8
 800d708:	d104      	bne.n	800d714 <create_name+0x2f0>
 800d70a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d714:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d718:	f003 030c 	and.w	r3, r3, #12
 800d71c:	2b0c      	cmp	r3, #12
 800d71e:	d005      	beq.n	800d72c <create_name+0x308>
 800d720:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d724:	f003 0303 	and.w	r3, r3, #3
 800d728:	2b03      	cmp	r3, #3
 800d72a:	d105      	bne.n	800d738 <create_name+0x314>
 800d72c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d730:	f043 0302 	orr.w	r3, r3, #2
 800d734:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d73c:	f003 0302 	and.w	r3, r3, #2
 800d740:	2b00      	cmp	r3, #0
 800d742:	d117      	bne.n	800d774 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d744:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d748:	f003 0303 	and.w	r3, r3, #3
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d105      	bne.n	800d75c <create_name+0x338>
 800d750:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d754:	f043 0310 	orr.w	r3, r3, #16
 800d758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d75c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d760:	f003 030c 	and.w	r3, r3, #12
 800d764:	2b04      	cmp	r3, #4
 800d766:	d105      	bne.n	800d774 <create_name+0x350>
 800d768:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d76c:	f043 0308 	orr.w	r3, r3, #8
 800d770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d77a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d77e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d780:	4618      	mov	r0, r3
 800d782:	3728      	adds	r7, #40	; 0x28
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}
 800d788:	08012ba4 	.word	0x08012ba4
 800d78c:	08012c0c 	.word	0x08012c0c
 800d790:	08012bb0 	.word	0x08012bb0

0800d794 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b086      	sub	sp, #24
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
 800d79c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d7a2:	693b      	ldr	r3, [r7, #16]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d7a8:	e002      	b.n	800d7b0 <follow_path+0x1c>
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	3301      	adds	r3, #1
 800d7ae:	603b      	str	r3, [r7, #0]
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	2b2f      	cmp	r3, #47	; 0x2f
 800d7b6:	d0f8      	beq.n	800d7aa <follow_path+0x16>
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	2b5c      	cmp	r3, #92	; 0x5c
 800d7be:	d0f4      	beq.n	800d7aa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	781b      	ldrb	r3, [r3, #0]
 800d7ca:	2b1f      	cmp	r3, #31
 800d7cc:	d80a      	bhi.n	800d7e4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2280      	movs	r2, #128	; 0x80
 800d7d2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d7d6:	2100      	movs	r1, #0
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f7ff f91b 	bl	800ca14 <dir_sdi>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	75fb      	strb	r3, [r7, #23]
 800d7e2:	e043      	b.n	800d86c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d7e4:	463b      	mov	r3, r7
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f7ff fe1b 	bl	800d424 <create_name>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d7f2:	7dfb      	ldrb	r3, [r7, #23]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d134      	bne.n	800d862 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f7ff fc5a 	bl	800d0b2 <dir_find>
 800d7fe:	4603      	mov	r3, r0
 800d800:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d808:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d80a:	7dfb      	ldrb	r3, [r7, #23]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d00a      	beq.n	800d826 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d810:	7dfb      	ldrb	r3, [r7, #23]
 800d812:	2b04      	cmp	r3, #4
 800d814:	d127      	bne.n	800d866 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d816:	7afb      	ldrb	r3, [r7, #11]
 800d818:	f003 0304 	and.w	r3, r3, #4
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d122      	bne.n	800d866 <follow_path+0xd2>
 800d820:	2305      	movs	r3, #5
 800d822:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d824:	e01f      	b.n	800d866 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d826:	7afb      	ldrb	r3, [r7, #11]
 800d828:	f003 0304 	and.w	r3, r3, #4
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d11c      	bne.n	800d86a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	799b      	ldrb	r3, [r3, #6]
 800d834:	f003 0310 	and.w	r3, r3, #16
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d102      	bne.n	800d842 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d83c:	2305      	movs	r3, #5
 800d83e:	75fb      	strb	r3, [r7, #23]
 800d840:	e014      	b.n	800d86c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	695b      	ldr	r3, [r3, #20]
 800d84c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d850:	4413      	add	r3, r2
 800d852:	4619      	mov	r1, r3
 800d854:	68f8      	ldr	r0, [r7, #12]
 800d856:	f7ff fa64 	bl	800cd22 <ld_clust>
 800d85a:	4602      	mov	r2, r0
 800d85c:	693b      	ldr	r3, [r7, #16]
 800d85e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d860:	e7c0      	b.n	800d7e4 <follow_path+0x50>
			if (res != FR_OK) break;
 800d862:	bf00      	nop
 800d864:	e002      	b.n	800d86c <follow_path+0xd8>
				break;
 800d866:	bf00      	nop
 800d868:	e000      	b.n	800d86c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d86a:	bf00      	nop
			}
		}
	}

	return res;
 800d86c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3718      	adds	r7, #24
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}

0800d876 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d876:	b480      	push	{r7}
 800d878:	b087      	sub	sp, #28
 800d87a:	af00      	add	r7, sp, #0
 800d87c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d87e:	f04f 33ff 	mov.w	r3, #4294967295
 800d882:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d031      	beq.n	800d8f0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	617b      	str	r3, [r7, #20]
 800d892:	e002      	b.n	800d89a <get_ldnumber+0x24>
 800d894:	697b      	ldr	r3, [r7, #20]
 800d896:	3301      	adds	r3, #1
 800d898:	617b      	str	r3, [r7, #20]
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	2b1f      	cmp	r3, #31
 800d8a0:	d903      	bls.n	800d8aa <get_ldnumber+0x34>
 800d8a2:	697b      	ldr	r3, [r7, #20]
 800d8a4:	781b      	ldrb	r3, [r3, #0]
 800d8a6:	2b3a      	cmp	r3, #58	; 0x3a
 800d8a8:	d1f4      	bne.n	800d894 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	781b      	ldrb	r3, [r3, #0]
 800d8ae:	2b3a      	cmp	r3, #58	; 0x3a
 800d8b0:	d11c      	bne.n	800d8ec <get_ldnumber+0x76>
			tp = *path;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	1c5a      	adds	r2, r3, #1
 800d8bc:	60fa      	str	r2, [r7, #12]
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	3b30      	subs	r3, #48	; 0x30
 800d8c2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	2b09      	cmp	r3, #9
 800d8c8:	d80e      	bhi.n	800d8e8 <get_ldnumber+0x72>
 800d8ca:	68fa      	ldr	r2, [r7, #12]
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	429a      	cmp	r2, r3
 800d8d0:	d10a      	bne.n	800d8e8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d107      	bne.n	800d8e8 <get_ldnumber+0x72>
					vol = (int)i;
 800d8d8:	68bb      	ldr	r3, [r7, #8]
 800d8da:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	3301      	adds	r3, #1
 800d8e0:	617b      	str	r3, [r7, #20]
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	697a      	ldr	r2, [r7, #20]
 800d8e6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	e002      	b.n	800d8f2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d8f0:	693b      	ldr	r3, [r7, #16]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	371c      	adds	r7, #28
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fc:	4770      	bx	lr
	...

0800d900 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b082      	sub	sp, #8
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2200      	movs	r2, #0
 800d90e:	70da      	strb	r2, [r3, #3]
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	f04f 32ff 	mov.w	r2, #4294967295
 800d916:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d918:	6839      	ldr	r1, [r7, #0]
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f7fe fd6c 	bl	800c3f8 <move_window>
 800d920:	4603      	mov	r3, r0
 800d922:	2b00      	cmp	r3, #0
 800d924:	d001      	beq.n	800d92a <check_fs+0x2a>
 800d926:	2304      	movs	r3, #4
 800d928:	e038      	b.n	800d99c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	3334      	adds	r3, #52	; 0x34
 800d92e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d932:	4618      	mov	r0, r3
 800d934:	f7fe faec 	bl	800bf10 <ld_word>
 800d938:	4603      	mov	r3, r0
 800d93a:	461a      	mov	r2, r3
 800d93c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d940:	429a      	cmp	r2, r3
 800d942:	d001      	beq.n	800d948 <check_fs+0x48>
 800d944:	2303      	movs	r3, #3
 800d946:	e029      	b.n	800d99c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d94e:	2be9      	cmp	r3, #233	; 0xe9
 800d950:	d009      	beq.n	800d966 <check_fs+0x66>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d958:	2beb      	cmp	r3, #235	; 0xeb
 800d95a:	d11e      	bne.n	800d99a <check_fs+0x9a>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800d962:	2b90      	cmp	r3, #144	; 0x90
 800d964:	d119      	bne.n	800d99a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	3334      	adds	r3, #52	; 0x34
 800d96a:	3336      	adds	r3, #54	; 0x36
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7fe fae7 	bl	800bf40 <ld_dword>
 800d972:	4603      	mov	r3, r0
 800d974:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d978:	4a0a      	ldr	r2, [pc, #40]	; (800d9a4 <check_fs+0xa4>)
 800d97a:	4293      	cmp	r3, r2
 800d97c:	d101      	bne.n	800d982 <check_fs+0x82>
 800d97e:	2300      	movs	r3, #0
 800d980:	e00c      	b.n	800d99c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	3334      	adds	r3, #52	; 0x34
 800d986:	3352      	adds	r3, #82	; 0x52
 800d988:	4618      	mov	r0, r3
 800d98a:	f7fe fad9 	bl	800bf40 <ld_dword>
 800d98e:	4602      	mov	r2, r0
 800d990:	4b05      	ldr	r3, [pc, #20]	; (800d9a8 <check_fs+0xa8>)
 800d992:	429a      	cmp	r2, r3
 800d994:	d101      	bne.n	800d99a <check_fs+0x9a>
 800d996:	2300      	movs	r3, #0
 800d998:	e000      	b.n	800d99c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d99a:	2302      	movs	r3, #2
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3708      	adds	r7, #8
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	00544146 	.word	0x00544146
 800d9a8:	33544146 	.word	0x33544146

0800d9ac <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b096      	sub	sp, #88	; 0x58
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	60f8      	str	r0, [r7, #12]
 800d9b4:	60b9      	str	r1, [r7, #8]
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	2200      	movs	r2, #0
 800d9be:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f7ff ff58 	bl	800d876 <get_ldnumber>
 800d9c6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d9c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	da01      	bge.n	800d9d2 <find_volume+0x26>
 800d9ce:	230b      	movs	r3, #11
 800d9d0:	e231      	b.n	800de36 <find_volume+0x48a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d9d2:	4aa8      	ldr	r2, [pc, #672]	; (800dc74 <find_volume+0x2c8>)
 800d9d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9da:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d101      	bne.n	800d9e6 <find_volume+0x3a>
 800d9e2:	230c      	movs	r3, #12
 800d9e4:	e227      	b.n	800de36 <find_volume+0x48a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d9ea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d9ec:	79fb      	ldrb	r3, [r7, #7]
 800d9ee:	f023 0301 	bic.w	r3, r3, #1
 800d9f2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f6:	781b      	ldrb	r3, [r3, #0]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d01a      	beq.n	800da32 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9fe:	785b      	ldrb	r3, [r3, #1]
 800da00:	4618      	mov	r0, r3
 800da02:	f7fe f9e7 	bl	800bdd4 <disk_status>
 800da06:	4603      	mov	r3, r0
 800da08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800da0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da10:	f003 0301 	and.w	r3, r3, #1
 800da14:	2b00      	cmp	r3, #0
 800da16:	d10c      	bne.n	800da32 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800da18:	79fb      	ldrb	r3, [r7, #7]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d007      	beq.n	800da2e <find_volume+0x82>
 800da1e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da22:	f003 0304 	and.w	r3, r3, #4
 800da26:	2b00      	cmp	r3, #0
 800da28:	d001      	beq.n	800da2e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800da2a:	230a      	movs	r3, #10
 800da2c:	e203      	b.n	800de36 <find_volume+0x48a>
			}
			return FR_OK;				/* The file system object is valid */
 800da2e:	2300      	movs	r3, #0
 800da30:	e201      	b.n	800de36 <find_volume+0x48a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800da32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da34:	2200      	movs	r2, #0
 800da36:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800da38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da3a:	b2da      	uxtb	r2, r3
 800da3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da3e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800da40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da42:	785b      	ldrb	r3, [r3, #1]
 800da44:	4618      	mov	r0, r3
 800da46:	f7fe f9df 	bl	800be08 <disk_initialize>
 800da4a:	4603      	mov	r3, r0
 800da4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800da50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da54:	f003 0301 	and.w	r3, r3, #1
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d001      	beq.n	800da60 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800da5c:	2303      	movs	r3, #3
 800da5e:	e1ea      	b.n	800de36 <find_volume+0x48a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800da60:	79fb      	ldrb	r3, [r7, #7]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d007      	beq.n	800da76 <find_volume+0xca>
 800da66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da6a:	f003 0304 	and.w	r3, r3, #4
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d001      	beq.n	800da76 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800da72:	230a      	movs	r3, #10
 800da74:	e1df      	b.n	800de36 <find_volume+0x48a>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800da76:	2300      	movs	r3, #0
 800da78:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800da7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800da7e:	f7ff ff3f 	bl	800d900 <check_fs>
 800da82:	4603      	mov	r3, r0
 800da84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800da88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da8c:	2b02      	cmp	r3, #2
 800da8e:	d14b      	bne.n	800db28 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800da90:	2300      	movs	r3, #0
 800da92:	643b      	str	r3, [r7, #64]	; 0x40
 800da94:	e01f      	b.n	800dad6 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800da96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da98:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800da9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da9e:	011b      	lsls	r3, r3, #4
 800daa0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800daa4:	4413      	add	r3, r2
 800daa6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800daa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daaa:	3304      	adds	r3, #4
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d006      	beq.n	800dac0 <find_volume+0x114>
 800dab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab4:	3308      	adds	r3, #8
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7fe fa42 	bl	800bf40 <ld_dword>
 800dabc:	4602      	mov	r2, r0
 800dabe:	e000      	b.n	800dac2 <find_volume+0x116>
 800dac0:	2200      	movs	r2, #0
 800dac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dac4:	009b      	lsls	r3, r3, #2
 800dac6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800daca:	440b      	add	r3, r1
 800dacc:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dad0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad2:	3301      	adds	r3, #1
 800dad4:	643b      	str	r3, [r7, #64]	; 0x40
 800dad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad8:	2b03      	cmp	r3, #3
 800dada:	d9dc      	bls.n	800da96 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dadc:	2300      	movs	r3, #0
 800dade:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800dae0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d002      	beq.n	800daec <find_volume+0x140>
 800dae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dae8:	3b01      	subs	r3, #1
 800daea:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800daec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800daee:	009b      	lsls	r3, r3, #2
 800daf0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800daf4:	4413      	add	r3, r2
 800daf6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dafa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dafc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d005      	beq.n	800db0e <find_volume+0x162>
 800db02:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800db04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800db06:	f7ff fefb 	bl	800d900 <check_fs>
 800db0a:	4603      	mov	r3, r0
 800db0c:	e000      	b.n	800db10 <find_volume+0x164>
 800db0e:	2303      	movs	r3, #3
 800db10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800db14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d905      	bls.n	800db28 <find_volume+0x17c>
 800db1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db1e:	3301      	adds	r3, #1
 800db20:	643b      	str	r3, [r7, #64]	; 0x40
 800db22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db24:	2b03      	cmp	r3, #3
 800db26:	d9e1      	bls.n	800daec <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800db28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db2c:	2b04      	cmp	r3, #4
 800db2e:	d101      	bne.n	800db34 <find_volume+0x188>
 800db30:	2301      	movs	r3, #1
 800db32:	e180      	b.n	800de36 <find_volume+0x48a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800db34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db38:	2b01      	cmp	r3, #1
 800db3a:	d901      	bls.n	800db40 <find_volume+0x194>
 800db3c:	230d      	movs	r3, #13
 800db3e:	e17a      	b.n	800de36 <find_volume+0x48a>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800db40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db42:	3334      	adds	r3, #52	; 0x34
 800db44:	330b      	adds	r3, #11
 800db46:	4618      	mov	r0, r3
 800db48:	f7fe f9e2 	bl	800bf10 <ld_word>
 800db4c:	4603      	mov	r3, r0
 800db4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800db52:	d001      	beq.n	800db58 <find_volume+0x1ac>
 800db54:	230d      	movs	r3, #13
 800db56:	e16e      	b.n	800de36 <find_volume+0x48a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800db58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db5a:	3334      	adds	r3, #52	; 0x34
 800db5c:	3316      	adds	r3, #22
 800db5e:	4618      	mov	r0, r3
 800db60:	f7fe f9d6 	bl	800bf10 <ld_word>
 800db64:	4603      	mov	r3, r0
 800db66:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800db68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d106      	bne.n	800db7c <find_volume+0x1d0>
 800db6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db70:	3334      	adds	r3, #52	; 0x34
 800db72:	3324      	adds	r3, #36	; 0x24
 800db74:	4618      	mov	r0, r3
 800db76:	f7fe f9e3 	bl	800bf40 <ld_dword>
 800db7a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800db7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800db80:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800db82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db84:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800db88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db8a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800db8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db8e:	789b      	ldrb	r3, [r3, #2]
 800db90:	2b01      	cmp	r3, #1
 800db92:	d005      	beq.n	800dba0 <find_volume+0x1f4>
 800db94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db96:	789b      	ldrb	r3, [r3, #2]
 800db98:	2b02      	cmp	r3, #2
 800db9a:	d001      	beq.n	800dba0 <find_volume+0x1f4>
 800db9c:	230d      	movs	r3, #13
 800db9e:	e14a      	b.n	800de36 <find_volume+0x48a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba2:	789b      	ldrb	r3, [r3, #2]
 800dba4:	461a      	mov	r2, r3
 800dba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dba8:	fb02 f303 	mul.w	r3, r2, r3
 800dbac:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800dbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dbb4:	b29a      	uxth	r2, r3
 800dbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dbba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbbc:	895b      	ldrh	r3, [r3, #10]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d008      	beq.n	800dbd4 <find_volume+0x228>
 800dbc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc4:	895b      	ldrh	r3, [r3, #10]
 800dbc6:	461a      	mov	r2, r3
 800dbc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbca:	895b      	ldrh	r3, [r3, #10]
 800dbcc:	3b01      	subs	r3, #1
 800dbce:	4013      	ands	r3, r2
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <find_volume+0x22c>
 800dbd4:	230d      	movs	r3, #13
 800dbd6:	e12e      	b.n	800de36 <find_volume+0x48a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dbd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbda:	3334      	adds	r3, #52	; 0x34
 800dbdc:	3311      	adds	r3, #17
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7fe f996 	bl	800bf10 <ld_word>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	461a      	mov	r2, r3
 800dbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbee:	891b      	ldrh	r3, [r3, #8]
 800dbf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbf4:	b29b      	uxth	r3, r3
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d001      	beq.n	800dbfe <find_volume+0x252>
 800dbfa:	230d      	movs	r3, #13
 800dbfc:	e11b      	b.n	800de36 <find_volume+0x48a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dbfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc00:	3334      	adds	r3, #52	; 0x34
 800dc02:	3313      	adds	r3, #19
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7fe f983 	bl	800bf10 <ld_word>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dc0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d106      	bne.n	800dc22 <find_volume+0x276>
 800dc14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc16:	3334      	adds	r3, #52	; 0x34
 800dc18:	3320      	adds	r3, #32
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f7fe f990 	bl	800bf40 <ld_dword>
 800dc20:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dc22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc24:	3334      	adds	r3, #52	; 0x34
 800dc26:	330e      	adds	r3, #14
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f7fe f971 	bl	800bf10 <ld_word>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dc32:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d101      	bne.n	800dc3c <find_volume+0x290>
 800dc38:	230d      	movs	r3, #13
 800dc3a:	e0fc      	b.n	800de36 <find_volume+0x48a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dc3c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dc3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc40:	4413      	add	r3, r2
 800dc42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc44:	8912      	ldrh	r2, [r2, #8]
 800dc46:	09d2      	lsrs	r2, r2, #7
 800dc48:	b292      	uxth	r2, r2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dc4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc52:	429a      	cmp	r2, r3
 800dc54:	d201      	bcs.n	800dc5a <find_volume+0x2ae>
 800dc56:	230d      	movs	r3, #13
 800dc58:	e0ed      	b.n	800de36 <find_volume+0x48a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dc5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc5e:	1ad3      	subs	r3, r2, r3
 800dc60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc62:	8952      	ldrh	r2, [r2, #10]
 800dc64:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc68:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dc6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d103      	bne.n	800dc78 <find_volume+0x2cc>
 800dc70:	230d      	movs	r3, #13
 800dc72:	e0e0      	b.n	800de36 <find_volume+0x48a>
 800dc74:	20000f30 	.word	0x20000f30
		fmt = FS_FAT32;
 800dc78:	2303      	movs	r3, #3
 800dc7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc80:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d802      	bhi.n	800dc8e <find_volume+0x2e2>
 800dc88:	2302      	movs	r3, #2
 800dc8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dc8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc90:	f640 72f5 	movw	r2, #4085	; 0xff5
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d802      	bhi.n	800dc9e <find_volume+0x2f2>
 800dc98:	2301      	movs	r3, #1
 800dc9a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dc9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca0:	1c9a      	adds	r2, r3, #2
 800dca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dca4:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800dca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dca8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dcaa:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dcac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dcae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dcb0:	441a      	add	r2, r3
 800dcb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcb4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800dcb6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dcb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcba:	441a      	add	r2, r3
 800dcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcbe:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800dcc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dcc4:	2b03      	cmp	r3, #3
 800dcc6:	d11e      	bne.n	800dd06 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dcc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcca:	3334      	adds	r3, #52	; 0x34
 800dccc:	332a      	adds	r3, #42	; 0x2a
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f7fe f91e 	bl	800bf10 <ld_word>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d001      	beq.n	800dcde <find_volume+0x332>
 800dcda:	230d      	movs	r3, #13
 800dcdc:	e0ab      	b.n	800de36 <find_volume+0x48a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dcde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce0:	891b      	ldrh	r3, [r3, #8]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d001      	beq.n	800dcea <find_volume+0x33e>
 800dce6:	230d      	movs	r3, #13
 800dce8:	e0a5      	b.n	800de36 <find_volume+0x48a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dcea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcec:	3334      	adds	r3, #52	; 0x34
 800dcee:	332c      	adds	r3, #44	; 0x2c
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7fe f925 	bl	800bf40 <ld_dword>
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcfa:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dcfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcfe:	699b      	ldr	r3, [r3, #24]
 800dd00:	009b      	lsls	r3, r3, #2
 800dd02:	647b      	str	r3, [r7, #68]	; 0x44
 800dd04:	e01f      	b.n	800dd46 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dd06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd08:	891b      	ldrh	r3, [r3, #8]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d101      	bne.n	800dd12 <find_volume+0x366>
 800dd0e:	230d      	movs	r3, #13
 800dd10:	e091      	b.n	800de36 <find_volume+0x48a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dd12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd18:	441a      	add	r2, r3
 800dd1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd1c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dd1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd22:	2b02      	cmp	r3, #2
 800dd24:	d103      	bne.n	800dd2e <find_volume+0x382>
 800dd26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd28:	699b      	ldr	r3, [r3, #24]
 800dd2a:	005b      	lsls	r3, r3, #1
 800dd2c:	e00a      	b.n	800dd44 <find_volume+0x398>
 800dd2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd30:	699a      	ldr	r2, [r3, #24]
 800dd32:	4613      	mov	r3, r2
 800dd34:	005b      	lsls	r3, r3, #1
 800dd36:	4413      	add	r3, r2
 800dd38:	085a      	lsrs	r2, r3, #1
 800dd3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd3c:	699b      	ldr	r3, [r3, #24]
 800dd3e:	f003 0301 	and.w	r3, r3, #1
 800dd42:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dd44:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dd46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd48:	69da      	ldr	r2, [r3, #28]
 800dd4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dd4c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800dd50:	0b1b      	lsrs	r3, r3, #12
 800dd52:	429a      	cmp	r2, r3
 800dd54:	d201      	bcs.n	800dd5a <find_volume+0x3ae>
 800dd56:	230d      	movs	r3, #13
 800dd58:	e06d      	b.n	800de36 <find_volume+0x48a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dd5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd5c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd60:	615a      	str	r2, [r3, #20]
 800dd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd64:	695a      	ldr	r2, [r3, #20]
 800dd66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd68:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800dd6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6c:	2280      	movs	r2, #128	; 0x80
 800dd6e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dd70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd74:	2b03      	cmp	r3, #3
 800dd76:	d149      	bne.n	800de0c <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd7a:	3334      	adds	r3, #52	; 0x34
 800dd7c:	3330      	adds	r3, #48	; 0x30
 800dd7e:	4618      	mov	r0, r3
 800dd80:	f7fe f8c6 	bl	800bf10 <ld_word>
 800dd84:	4603      	mov	r3, r0
 800dd86:	2b01      	cmp	r3, #1
 800dd88:	d140      	bne.n	800de0c <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dd8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd8c:	3301      	adds	r3, #1
 800dd8e:	4619      	mov	r1, r3
 800dd90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dd92:	f7fe fb31 	bl	800c3f8 <move_window>
 800dd96:	4603      	mov	r3, r0
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d137      	bne.n	800de0c <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800dd9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd9e:	2200      	movs	r2, #0
 800dda0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dda2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda4:	3334      	adds	r3, #52	; 0x34
 800dda6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7fe f8b0 	bl	800bf10 <ld_word>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	461a      	mov	r2, r3
 800ddb4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ddb8:	429a      	cmp	r2, r3
 800ddba:	d127      	bne.n	800de0c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ddbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddbe:	3334      	adds	r3, #52	; 0x34
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f7fe f8bd 	bl	800bf40 <ld_dword>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	4b1d      	ldr	r3, [pc, #116]	; (800de40 <find_volume+0x494>)
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d11e      	bne.n	800de0c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ddce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd0:	3334      	adds	r3, #52	; 0x34
 800ddd2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	f7fe f8b2 	bl	800bf40 <ld_dword>
 800dddc:	4602      	mov	r2, r0
 800ddde:	4b19      	ldr	r3, [pc, #100]	; (800de44 <find_volume+0x498>)
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d113      	bne.n	800de0c <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dde4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dde6:	3334      	adds	r3, #52	; 0x34
 800dde8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7fe f8a7 	bl	800bf40 <ld_dword>
 800ddf2:	4602      	mov	r2, r0
 800ddf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf6:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ddf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddfa:	3334      	adds	r3, #52	; 0x34
 800ddfc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800de00:	4618      	mov	r0, r3
 800de02:	f7fe f89d 	bl	800bf40 <ld_dword>
 800de06:	4602      	mov	r2, r0
 800de08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de0a:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800de0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de0e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800de12:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800de14:	4b0c      	ldr	r3, [pc, #48]	; (800de48 <find_volume+0x49c>)
 800de16:	881b      	ldrh	r3, [r3, #0]
 800de18:	3301      	adds	r3, #1
 800de1a:	b29a      	uxth	r2, r3
 800de1c:	4b0a      	ldr	r3, [pc, #40]	; (800de48 <find_volume+0x49c>)
 800de1e:	801a      	strh	r2, [r3, #0]
 800de20:	4b09      	ldr	r3, [pc, #36]	; (800de48 <find_volume+0x49c>)
 800de22:	881a      	ldrh	r2, [r3, #0]
 800de24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de26:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800de28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de2a:	4a08      	ldr	r2, [pc, #32]	; (800de4c <find_volume+0x4a0>)
 800de2c:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800de2e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800de30:	f7fe fa7a 	bl	800c328 <clear_lock>
#endif
	return FR_OK;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3758      	adds	r7, #88	; 0x58
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	41615252 	.word	0x41615252
 800de44:	61417272 	.word	0x61417272
 800de48:	20000f34 	.word	0x20000f34
 800de4c:	20000f58 	.word	0x20000f58

0800de50 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b084      	sub	sp, #16
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
 800de58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800de5a:	2309      	movs	r3, #9
 800de5c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d01c      	beq.n	800de9e <validate+0x4e>
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d018      	beq.n	800de9e <validate+0x4e>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d013      	beq.n	800de9e <validate+0x4e>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	889a      	ldrh	r2, [r3, #4]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	88db      	ldrh	r3, [r3, #6]
 800de80:	429a      	cmp	r2, r3
 800de82:	d10c      	bne.n	800de9e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	785b      	ldrb	r3, [r3, #1]
 800de8a:	4618      	mov	r0, r3
 800de8c:	f7fd ffa2 	bl	800bdd4 <disk_status>
 800de90:	4603      	mov	r3, r0
 800de92:	f003 0301 	and.w	r3, r3, #1
 800de96:	2b00      	cmp	r3, #0
 800de98:	d101      	bne.n	800de9e <validate+0x4e>
			res = FR_OK;
 800de9a:	2300      	movs	r3, #0
 800de9c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800de9e:	7bfb      	ldrb	r3, [r7, #15]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d102      	bne.n	800deaa <validate+0x5a>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	e000      	b.n	800deac <validate+0x5c>
 800deaa:	2300      	movs	r3, #0
 800deac:	683a      	ldr	r2, [r7, #0]
 800deae:	6013      	str	r3, [r2, #0]
	return res;
 800deb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3710      	adds	r7, #16
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}
	...

0800debc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b088      	sub	sp, #32
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	60f8      	str	r0, [r7, #12]
 800dec4:	60b9      	str	r1, [r7, #8]
 800dec6:	4613      	mov	r3, r2
 800dec8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dece:	f107 0310 	add.w	r3, r7, #16
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7ff fccf 	bl	800d876 <get_ldnumber>
 800ded8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800deda:	69fb      	ldr	r3, [r7, #28]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	da01      	bge.n	800dee4 <f_mount+0x28>
 800dee0:	230b      	movs	r3, #11
 800dee2:	e02b      	b.n	800df3c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dee4:	4a17      	ldr	r2, [pc, #92]	; (800df44 <f_mount+0x88>)
 800dee6:	69fb      	ldr	r3, [r7, #28]
 800dee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800deec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800deee:	69bb      	ldr	r3, [r7, #24]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d005      	beq.n	800df00 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800def4:	69b8      	ldr	r0, [r7, #24]
 800def6:	f7fe fa17 	bl	800c328 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800defa:	69bb      	ldr	r3, [r7, #24]
 800defc:	2200      	movs	r2, #0
 800defe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d002      	beq.n	800df0c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2200      	movs	r2, #0
 800df0a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800df0c:	68fa      	ldr	r2, [r7, #12]
 800df0e:	490d      	ldr	r1, [pc, #52]	; (800df44 <f_mount+0x88>)
 800df10:	69fb      	ldr	r3, [r7, #28]
 800df12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d002      	beq.n	800df22 <f_mount+0x66>
 800df1c:	79fb      	ldrb	r3, [r7, #7]
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d001      	beq.n	800df26 <f_mount+0x6a>
 800df22:	2300      	movs	r3, #0
 800df24:	e00a      	b.n	800df3c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800df26:	f107 010c 	add.w	r1, r7, #12
 800df2a:	f107 0308 	add.w	r3, r7, #8
 800df2e:	2200      	movs	r2, #0
 800df30:	4618      	mov	r0, r3
 800df32:	f7ff fd3b 	bl	800d9ac <find_volume>
 800df36:	4603      	mov	r3, r0
 800df38:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800df3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800df3c:	4618      	mov	r0, r3
 800df3e:	3720      	adds	r7, #32
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}
 800df44:	20000f30 	.word	0x20000f30

0800df48 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b09a      	sub	sp, #104	; 0x68
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	60b9      	str	r1, [r7, #8]
 800df52:	4613      	mov	r3, r2
 800df54:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d101      	bne.n	800df60 <f_open+0x18>
 800df5c:	2309      	movs	r3, #9
 800df5e:	e1ad      	b.n	800e2bc <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800df60:	79fb      	ldrb	r3, [r7, #7]
 800df62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800df66:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800df68:	79fa      	ldrb	r2, [r7, #7]
 800df6a:	f107 0110 	add.w	r1, r7, #16
 800df6e:	f107 0308 	add.w	r3, r7, #8
 800df72:	4618      	mov	r0, r3
 800df74:	f7ff fd1a 	bl	800d9ac <find_volume>
 800df78:	4603      	mov	r3, r0
 800df7a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800df7e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df82:	2b00      	cmp	r3, #0
 800df84:	f040 8191 	bne.w	800e2aa <f_open+0x362>
		dj.obj.fs = fs;
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800df8c:	68ba      	ldr	r2, [r7, #8]
 800df8e:	f107 0314 	add.w	r3, r7, #20
 800df92:	4611      	mov	r1, r2
 800df94:	4618      	mov	r0, r3
 800df96:	f7ff fbfd 	bl	800d794 <follow_path>
 800df9a:	4603      	mov	r3, r0
 800df9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800dfa0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d11a      	bne.n	800dfde <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800dfa8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dfac:	b25b      	sxtb	r3, r3
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	da03      	bge.n	800dfba <f_open+0x72>
				res = FR_INVALID_NAME;
 800dfb2:	2306      	movs	r3, #6
 800dfb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800dfb8:	e011      	b.n	800dfde <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dfba:	79fb      	ldrb	r3, [r7, #7]
 800dfbc:	f023 0301 	bic.w	r3, r3, #1
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	bf14      	ite	ne
 800dfc4:	2301      	movne	r3, #1
 800dfc6:	2300      	moveq	r3, #0
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	461a      	mov	r2, r3
 800dfcc:	f107 0314 	add.w	r3, r7, #20
 800dfd0:	4611      	mov	r1, r2
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f7fe f89c 	bl	800c110 <chk_lock>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800dfde:	79fb      	ldrb	r3, [r7, #7]
 800dfe0:	f003 031c 	and.w	r3, r3, #28
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d07f      	beq.n	800e0e8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800dfe8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d017      	beq.n	800e020 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800dff0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dff4:	2b04      	cmp	r3, #4
 800dff6:	d10e      	bne.n	800e016 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800dff8:	f7fe f8e6 	bl	800c1c8 <enq_lock>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d006      	beq.n	800e010 <f_open+0xc8>
 800e002:	f107 0314 	add.w	r3, r7, #20
 800e006:	4618      	mov	r0, r3
 800e008:	f7ff f914 	bl	800d234 <dir_register>
 800e00c:	4603      	mov	r3, r0
 800e00e:	e000      	b.n	800e012 <f_open+0xca>
 800e010:	2312      	movs	r3, #18
 800e012:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e016:	79fb      	ldrb	r3, [r7, #7]
 800e018:	f043 0308 	orr.w	r3, r3, #8
 800e01c:	71fb      	strb	r3, [r7, #7]
 800e01e:	e010      	b.n	800e042 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e020:	7ebb      	ldrb	r3, [r7, #26]
 800e022:	f003 0311 	and.w	r3, r3, #17
 800e026:	2b00      	cmp	r3, #0
 800e028:	d003      	beq.n	800e032 <f_open+0xea>
					res = FR_DENIED;
 800e02a:	2307      	movs	r3, #7
 800e02c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e030:	e007      	b.n	800e042 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e032:	79fb      	ldrb	r3, [r7, #7]
 800e034:	f003 0304 	and.w	r3, r3, #4
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d002      	beq.n	800e042 <f_open+0xfa>
 800e03c:	2308      	movs	r3, #8
 800e03e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e042:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e046:	2b00      	cmp	r3, #0
 800e048:	d168      	bne.n	800e11c <f_open+0x1d4>
 800e04a:	79fb      	ldrb	r3, [r7, #7]
 800e04c:	f003 0308 	and.w	r3, r3, #8
 800e050:	2b00      	cmp	r3, #0
 800e052:	d063      	beq.n	800e11c <f_open+0x1d4>
				dw = GET_FATTIME();
 800e054:	f7f3 ff7a 	bl	8001f4c <get_fattime>
 800e058:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e05a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e05c:	330e      	adds	r3, #14
 800e05e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e060:	4618      	mov	r0, r3
 800e062:	f7fd ffab 	bl	800bfbc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e068:	3316      	adds	r3, #22
 800e06a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fd ffa5 	bl	800bfbc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e074:	330b      	adds	r3, #11
 800e076:	2220      	movs	r2, #32
 800e078:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e07a:	693b      	ldr	r3, [r7, #16]
 800e07c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e07e:	4611      	mov	r1, r2
 800e080:	4618      	mov	r0, r3
 800e082:	f7fe fe4e 	bl	800cd22 <ld_clust>
 800e086:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e088:	693b      	ldr	r3, [r7, #16]
 800e08a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e08c:	2200      	movs	r2, #0
 800e08e:	4618      	mov	r0, r3
 800e090:	f7fe fe66 	bl	800cd60 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e096:	331c      	adds	r3, #28
 800e098:	2100      	movs	r1, #0
 800e09a:	4618      	mov	r0, r3
 800e09c:	f7fd ff8e 	bl	800bfbc <st_dword>
					fs->wflag = 1;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e0a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d037      	beq.n	800e11c <f_open+0x1d4>
						dw = fs->winsect;
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0b0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e0b2:	f107 0314 	add.w	r3, r7, #20
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f7fe fb79 	bl	800c7b2 <remove_chain>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e0c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d126      	bne.n	800e11c <f_open+0x1d4>
							res = move_window(fs, dw);
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f7fe f990 	bl	800c3f8 <move_window>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e0e2:	3a01      	subs	r2, #1
 800e0e4:	611a      	str	r2, [r3, #16]
 800e0e6:	e019      	b.n	800e11c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e0e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d115      	bne.n	800e11c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e0f0:	7ebb      	ldrb	r3, [r7, #26]
 800e0f2:	f003 0310 	and.w	r3, r3, #16
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d003      	beq.n	800e102 <f_open+0x1ba>
					res = FR_NO_FILE;
 800e0fa:	2304      	movs	r3, #4
 800e0fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e100:	e00c      	b.n	800e11c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e102:	79fb      	ldrb	r3, [r7, #7]
 800e104:	f003 0302 	and.w	r3, r3, #2
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d007      	beq.n	800e11c <f_open+0x1d4>
 800e10c:	7ebb      	ldrb	r3, [r7, #26]
 800e10e:	f003 0301 	and.w	r3, r3, #1
 800e112:	2b00      	cmp	r3, #0
 800e114:	d002      	beq.n	800e11c <f_open+0x1d4>
						res = FR_DENIED;
 800e116:	2307      	movs	r3, #7
 800e118:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e11c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e120:	2b00      	cmp	r3, #0
 800e122:	d128      	bne.n	800e176 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e124:	79fb      	ldrb	r3, [r7, #7]
 800e126:	f003 0308 	and.w	r3, r3, #8
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d003      	beq.n	800e136 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e12e:	79fb      	ldrb	r3, [r7, #7]
 800e130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e134:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e13e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e144:	79fb      	ldrb	r3, [r7, #7]
 800e146:	f023 0301 	bic.w	r3, r3, #1
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	bf14      	ite	ne
 800e14e:	2301      	movne	r3, #1
 800e150:	2300      	moveq	r3, #0
 800e152:	b2db      	uxtb	r3, r3
 800e154:	461a      	mov	r2, r3
 800e156:	f107 0314 	add.w	r3, r7, #20
 800e15a:	4611      	mov	r1, r2
 800e15c:	4618      	mov	r0, r3
 800e15e:	f7fe f855 	bl	800c20c <inc_lock>
 800e162:	4602      	mov	r2, r0
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	691b      	ldr	r3, [r3, #16]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d102      	bne.n	800e176 <f_open+0x22e>
 800e170:	2302      	movs	r3, #2
 800e172:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e176:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	f040 8095 	bne.w	800e2aa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e180:	693b      	ldr	r3, [r7, #16]
 800e182:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e184:	4611      	mov	r1, r2
 800e186:	4618      	mov	r0, r3
 800e188:	f7fe fdcb 	bl	800cd22 <ld_clust>
 800e18c:	4602      	mov	r2, r0
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e194:	331c      	adds	r3, #28
 800e196:	4618      	mov	r0, r3
 800e198:	f7fd fed2 	bl	800bf40 <ld_dword>
 800e19c:	4602      	mov	r2, r0
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e1a8:	693a      	ldr	r2, [r7, #16]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e1ae:	693b      	ldr	r3, [r7, #16]
 800e1b0:	88da      	ldrh	r2, [r3, #6]
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	79fa      	ldrb	r2, [r7, #7]
 800e1ba:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	3330      	adds	r3, #48	; 0x30
 800e1d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7fd ff3c 	bl	800c056 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e1de:	79fb      	ldrb	r3, [r7, #7]
 800e1e0:	f003 0320 	and.w	r3, r3, #32
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d060      	beq.n	800e2aa <f_open+0x362>
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	68db      	ldr	r3, [r3, #12]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d05c      	beq.n	800e2aa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	68da      	ldr	r2, [r3, #12]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e1f8:	693b      	ldr	r3, [r7, #16]
 800e1fa:	895b      	ldrh	r3, [r3, #10]
 800e1fc:	031b      	lsls	r3, r3, #12
 800e1fe:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	689b      	ldr	r3, [r3, #8]
 800e204:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e20c:	e016      	b.n	800e23c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e212:	4618      	mov	r0, r3
 800e214:	f7fe f93c 	bl	800c490 <get_fat>
 800e218:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e21a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	d802      	bhi.n	800e226 <f_open+0x2de>
 800e220:	2302      	movs	r3, #2
 800e222:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e226:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e22c:	d102      	bne.n	800e234 <f_open+0x2ec>
 800e22e:	2301      	movs	r3, #1
 800e230:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e234:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e238:	1ad3      	subs	r3, r2, r3
 800e23a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e23c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e240:	2b00      	cmp	r3, #0
 800e242:	d103      	bne.n	800e24c <f_open+0x304>
 800e244:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e248:	429a      	cmp	r2, r3
 800e24a:	d8e0      	bhi.n	800e20e <f_open+0x2c6>
				}
				fp->clust = clst;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e250:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e252:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e256:	2b00      	cmp	r3, #0
 800e258:	d127      	bne.n	800e2aa <f_open+0x362>
 800e25a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e25c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e260:	2b00      	cmp	r3, #0
 800e262:	d022      	beq.n	800e2aa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e268:	4618      	mov	r0, r3
 800e26a:	f7fe f8f2 	bl	800c452 <clust2sect>
 800e26e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e272:	2b00      	cmp	r3, #0
 800e274:	d103      	bne.n	800e27e <f_open+0x336>
						res = FR_INT_ERR;
 800e276:	2302      	movs	r3, #2
 800e278:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e27c:	e015      	b.n	800e2aa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e27e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e280:	0b1a      	lsrs	r2, r3, #12
 800e282:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e284:	441a      	add	r2, r3
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	7858      	ldrb	r0, [r3, #1]
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	6a1a      	ldr	r2, [r3, #32]
 800e298:	2301      	movs	r3, #1
 800e29a:	f7fd fddb 	bl	800be54 <disk_read>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d002      	beq.n	800e2aa <f_open+0x362>
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e2aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d002      	beq.n	800e2b8 <f_open+0x370>
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e2b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	3768      	adds	r7, #104	; 0x68
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b08e      	sub	sp, #56	; 0x38
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	60f8      	str	r0, [r7, #12]
 800e2cc:	60b9      	str	r1, [r7, #8]
 800e2ce:	607a      	str	r2, [r7, #4]
 800e2d0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e2d2:	68bb      	ldr	r3, [r7, #8]
 800e2d4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	2200      	movs	r2, #0
 800e2da:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	f107 0214 	add.w	r2, r7, #20
 800e2e2:	4611      	mov	r1, r2
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f7ff fdb3 	bl	800de50 <validate>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e2f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d107      	bne.n	800e308 <f_read+0x44>
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	7d5b      	ldrb	r3, [r3, #21]
 800e2fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e300:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e304:	2b00      	cmp	r3, #0
 800e306:	d002      	beq.n	800e30e <f_read+0x4a>
 800e308:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e30c:	e115      	b.n	800e53a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	7d1b      	ldrb	r3, [r3, #20]
 800e312:	f003 0301 	and.w	r3, r3, #1
 800e316:	2b00      	cmp	r3, #0
 800e318:	d101      	bne.n	800e31e <f_read+0x5a>
 800e31a:	2307      	movs	r3, #7
 800e31c:	e10d      	b.n	800e53a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	68da      	ldr	r2, [r3, #12]
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	699b      	ldr	r3, [r3, #24]
 800e326:	1ad3      	subs	r3, r2, r3
 800e328:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e32a:	687a      	ldr	r2, [r7, #4]
 800e32c:	6a3b      	ldr	r3, [r7, #32]
 800e32e:	429a      	cmp	r2, r3
 800e330:	f240 80fe 	bls.w	800e530 <f_read+0x26c>
 800e334:	6a3b      	ldr	r3, [r7, #32]
 800e336:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e338:	e0fa      	b.n	800e530 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	699b      	ldr	r3, [r3, #24]
 800e33e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e342:	2b00      	cmp	r3, #0
 800e344:	f040 80c6 	bne.w	800e4d4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	699b      	ldr	r3, [r3, #24]
 800e34c:	0b1b      	lsrs	r3, r3, #12
 800e34e:	697a      	ldr	r2, [r7, #20]
 800e350:	8952      	ldrh	r2, [r2, #10]
 800e352:	3a01      	subs	r2, #1
 800e354:	4013      	ands	r3, r2
 800e356:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e358:	69fb      	ldr	r3, [r7, #28]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d12f      	bne.n	800e3be <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	699b      	ldr	r3, [r3, #24]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d103      	bne.n	800e36e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	689b      	ldr	r3, [r3, #8]
 800e36a:	633b      	str	r3, [r7, #48]	; 0x30
 800e36c:	e013      	b.n	800e396 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e372:	2b00      	cmp	r3, #0
 800e374:	d007      	beq.n	800e386 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	699b      	ldr	r3, [r3, #24]
 800e37a:	4619      	mov	r1, r3
 800e37c:	68f8      	ldr	r0, [r7, #12]
 800e37e:	f7fe fb15 	bl	800c9ac <clmt_clust>
 800e382:	6338      	str	r0, [r7, #48]	; 0x30
 800e384:	e007      	b.n	800e396 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e386:	68fa      	ldr	r2, [r7, #12]
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	69db      	ldr	r3, [r3, #28]
 800e38c:	4619      	mov	r1, r3
 800e38e:	4610      	mov	r0, r2
 800e390:	f7fe f87e 	bl	800c490 <get_fat>
 800e394:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e398:	2b01      	cmp	r3, #1
 800e39a:	d804      	bhi.n	800e3a6 <f_read+0xe2>
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2202      	movs	r2, #2
 800e3a0:	755a      	strb	r2, [r3, #21]
 800e3a2:	2302      	movs	r3, #2
 800e3a4:	e0c9      	b.n	800e53a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ac:	d104      	bne.n	800e3b8 <f_read+0xf4>
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	755a      	strb	r2, [r3, #21]
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	e0c0      	b.n	800e53a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3bc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e3be:	697a      	ldr	r2, [r7, #20]
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	69db      	ldr	r3, [r3, #28]
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	4610      	mov	r0, r2
 800e3c8:	f7fe f843 	bl	800c452 <clust2sect>
 800e3cc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e3ce:	69bb      	ldr	r3, [r7, #24]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d104      	bne.n	800e3de <f_read+0x11a>
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2202      	movs	r2, #2
 800e3d8:	755a      	strb	r2, [r3, #21]
 800e3da:	2302      	movs	r3, #2
 800e3dc:	e0ad      	b.n	800e53a <f_read+0x276>
			sect += csect;
 800e3de:	69ba      	ldr	r2, [r7, #24]
 800e3e0:	69fb      	ldr	r3, [r7, #28]
 800e3e2:	4413      	add	r3, r2
 800e3e4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	0b1b      	lsrs	r3, r3, #12
 800e3ea:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d039      	beq.n	800e466 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e3f2:	69fa      	ldr	r2, [r7, #28]
 800e3f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f6:	4413      	add	r3, r2
 800e3f8:	697a      	ldr	r2, [r7, #20]
 800e3fa:	8952      	ldrh	r2, [r2, #10]
 800e3fc:	4293      	cmp	r3, r2
 800e3fe:	d905      	bls.n	800e40c <f_read+0x148>
					cc = fs->csize - csect;
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	895b      	ldrh	r3, [r3, #10]
 800e404:	461a      	mov	r2, r3
 800e406:	69fb      	ldr	r3, [r7, #28]
 800e408:	1ad3      	subs	r3, r2, r3
 800e40a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	7858      	ldrb	r0, [r3, #1]
 800e410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e412:	69ba      	ldr	r2, [r7, #24]
 800e414:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e416:	f7fd fd1d 	bl	800be54 <disk_read>
 800e41a:	4603      	mov	r3, r0
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d004      	beq.n	800e42a <f_read+0x166>
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2201      	movs	r2, #1
 800e424:	755a      	strb	r2, [r3, #21]
 800e426:	2301      	movs	r3, #1
 800e428:	e087      	b.n	800e53a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	7d1b      	ldrb	r3, [r3, #20]
 800e42e:	b25b      	sxtb	r3, r3
 800e430:	2b00      	cmp	r3, #0
 800e432:	da14      	bge.n	800e45e <f_read+0x19a>
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	6a1a      	ldr	r2, [r3, #32]
 800e438:	69bb      	ldr	r3, [r7, #24]
 800e43a:	1ad3      	subs	r3, r2, r3
 800e43c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e43e:	429a      	cmp	r2, r3
 800e440:	d90d      	bls.n	800e45e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	6a1a      	ldr	r2, [r3, #32]
 800e446:	69bb      	ldr	r3, [r7, #24]
 800e448:	1ad3      	subs	r3, r2, r3
 800e44a:	031b      	lsls	r3, r3, #12
 800e44c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e44e:	18d0      	adds	r0, r2, r3
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	3330      	adds	r3, #48	; 0x30
 800e454:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e458:	4619      	mov	r1, r3
 800e45a:	f7fd fddb 	bl	800c014 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e460:	031b      	lsls	r3, r3, #12
 800e462:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e464:	e050      	b.n	800e508 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	6a1b      	ldr	r3, [r3, #32]
 800e46a:	69ba      	ldr	r2, [r7, #24]
 800e46c:	429a      	cmp	r2, r3
 800e46e:	d02e      	beq.n	800e4ce <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	7d1b      	ldrb	r3, [r3, #20]
 800e474:	b25b      	sxtb	r3, r3
 800e476:	2b00      	cmp	r3, #0
 800e478:	da18      	bge.n	800e4ac <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e47a:	697b      	ldr	r3, [r7, #20]
 800e47c:	7858      	ldrb	r0, [r3, #1]
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	6a1a      	ldr	r2, [r3, #32]
 800e488:	2301      	movs	r3, #1
 800e48a:	f7fd fd03 	bl	800be94 <disk_write>
 800e48e:	4603      	mov	r3, r0
 800e490:	2b00      	cmp	r3, #0
 800e492:	d004      	beq.n	800e49e <f_read+0x1da>
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	2201      	movs	r2, #1
 800e498:	755a      	strb	r2, [r3, #21]
 800e49a:	2301      	movs	r3, #1
 800e49c:	e04d      	b.n	800e53a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	7d1b      	ldrb	r3, [r3, #20]
 800e4a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e4a6:	b2da      	uxtb	r2, r3
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	7858      	ldrb	r0, [r3, #1]
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e4b6:	2301      	movs	r3, #1
 800e4b8:	69ba      	ldr	r2, [r7, #24]
 800e4ba:	f7fd fccb 	bl	800be54 <disk_read>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d004      	beq.n	800e4ce <f_read+0x20a>
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	755a      	strb	r2, [r3, #21]
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	e035      	b.n	800e53a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	69ba      	ldr	r2, [r7, #24]
 800e4d2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	699b      	ldr	r3, [r3, #24]
 800e4d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e4dc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800e4e0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e4e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	429a      	cmp	r2, r3
 800e4e8:	d901      	bls.n	800e4ee <f_read+0x22a>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	699b      	ldr	r3, [r3, #24]
 800e4f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e4fc:	4413      	add	r3, r2
 800e4fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e500:	4619      	mov	r1, r3
 800e502:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e504:	f7fd fd86 	bl	800c014 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e50a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e50c:	4413      	add	r3, r2
 800e50e:	627b      	str	r3, [r7, #36]	; 0x24
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	699a      	ldr	r2, [r3, #24]
 800e514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e516:	441a      	add	r2, r3
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	619a      	str	r2, [r3, #24]
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e522:	441a      	add	r2, r3
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	601a      	str	r2, [r3, #0]
 800e528:	687a      	ldr	r2, [r7, #4]
 800e52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e52c:	1ad3      	subs	r3, r2, r3
 800e52e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2b00      	cmp	r3, #0
 800e534:	f47f af01 	bne.w	800e33a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e538:	2300      	movs	r3, #0
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3738      	adds	r7, #56	; 0x38
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}

0800e542 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800e542:	b580      	push	{r7, lr}
 800e544:	b092      	sub	sp, #72	; 0x48
 800e546:	af00      	add	r7, sp, #0
 800e548:	60f8      	str	r0, [r7, #12]
 800e54a:	60b9      	str	r1, [r7, #8]
 800e54c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800e54e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800e552:	f107 030c 	add.w	r3, r7, #12
 800e556:	2200      	movs	r2, #0
 800e558:	4618      	mov	r0, r3
 800e55a:	f7ff fa27 	bl	800d9ac <find_volume>
 800e55e:	4603      	mov	r3, r0
 800e560:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800e564:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e568:	2b00      	cmp	r3, #0
 800e56a:	f040 8099 	bne.w	800e6a0 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800e56e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800e574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e576:	695a      	ldr	r2, [r3, #20]
 800e578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e57a:	699b      	ldr	r3, [r3, #24]
 800e57c:	3b02      	subs	r3, #2
 800e57e:	429a      	cmp	r2, r3
 800e580:	d804      	bhi.n	800e58c <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800e582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e584:	695a      	ldr	r2, [r3, #20]
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	601a      	str	r2, [r3, #0]
 800e58a:	e089      	b.n	800e6a0 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800e58c:	2300      	movs	r3, #0
 800e58e:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800e590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	2b01      	cmp	r3, #1
 800e596:	d128      	bne.n	800e5ea <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800e598:	2302      	movs	r3, #2
 800e59a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e59c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e59e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800e5a0:	f107 0314 	add.w	r3, r7, #20
 800e5a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f7fd ff72 	bl	800c490 <get_fat>
 800e5ac:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800e5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5b4:	d103      	bne.n	800e5be <f_getfree+0x7c>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e5bc:	e063      	b.n	800e686 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800e5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5c0:	2b01      	cmp	r3, #1
 800e5c2:	d103      	bne.n	800e5cc <f_getfree+0x8a>
 800e5c4:	2302      	movs	r3, #2
 800e5c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800e5ca:	e05c      	b.n	800e686 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800e5cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d102      	bne.n	800e5d8 <f_getfree+0x96>
 800e5d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800e5d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5da:	3301      	adds	r3, #1
 800e5dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5e0:	699b      	ldr	r3, [r3, #24]
 800e5e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	d3db      	bcc.n	800e5a0 <f_getfree+0x5e>
 800e5e8:	e04d      	b.n	800e686 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800e5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ec:	699b      	ldr	r3, [r3, #24]
 800e5ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e5f4:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	637b      	str	r3, [r7, #52]	; 0x34
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800e5fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e600:	2b00      	cmp	r3, #0
 800e602:	d113      	bne.n	800e62c <f_getfree+0xea>
							res = move_window(fs, sect++);
 800e604:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e608:	1c5a      	adds	r2, r3, #1
 800e60a:	63ba      	str	r2, [r7, #56]	; 0x38
 800e60c:	4619      	mov	r1, r3
 800e60e:	f7fd fef3 	bl	800c3f8 <move_window>
 800e612:	4603      	mov	r3, r0
 800e614:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800e618:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d131      	bne.n	800e684 <f_getfree+0x142>
							p = fs->win;
 800e620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e622:	3334      	adds	r3, #52	; 0x34
 800e624:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800e626:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e62a:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800e62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e62e:	781b      	ldrb	r3, [r3, #0]
 800e630:	2b02      	cmp	r3, #2
 800e632:	d10f      	bne.n	800e654 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800e634:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e636:	f7fd fc6b 	bl	800bf10 <ld_word>
 800e63a:	4603      	mov	r3, r0
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d102      	bne.n	800e646 <f_getfree+0x104>
 800e640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e642:	3301      	adds	r3, #1
 800e644:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800e646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e648:	3302      	adds	r3, #2
 800e64a:	633b      	str	r3, [r7, #48]	; 0x30
 800e64c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e64e:	3b02      	subs	r3, #2
 800e650:	637b      	str	r3, [r7, #52]	; 0x34
 800e652:	e010      	b.n	800e676 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800e654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e656:	f7fd fc73 	bl	800bf40 <ld_dword>
 800e65a:	4603      	mov	r3, r0
 800e65c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e660:	2b00      	cmp	r3, #0
 800e662:	d102      	bne.n	800e66a <f_getfree+0x128>
 800e664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e666:	3301      	adds	r3, #1
 800e668:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800e66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e66c:	3304      	adds	r3, #4
 800e66e:	633b      	str	r3, [r7, #48]	; 0x30
 800e670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e672:	3b04      	subs	r3, #4
 800e674:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800e676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e678:	3b01      	subs	r3, #1
 800e67a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e67c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d1bd      	bne.n	800e5fe <f_getfree+0xbc>
 800e682:	e000      	b.n	800e686 <f_getfree+0x144>
							if (res != FR_OK) break;
 800e684:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800e686:	68bb      	ldr	r3, [r7, #8]
 800e688:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e68a:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800e68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e690:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800e692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e694:	791a      	ldrb	r2, [r3, #4]
 800e696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e698:	f042 0201 	orr.w	r2, r2, #1
 800e69c:	b2d2      	uxtb	r2, r2
 800e69e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800e6a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	3748      	adds	r7, #72	; 0x48
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}

0800e6ac <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800e6ac:	b590      	push	{r4, r7, lr}
 800e6ae:	b09d      	sub	sp, #116	; 0x74
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	60f8      	str	r0, [r7, #12]
 800e6b4:	607a      	str	r2, [r7, #4]
 800e6b6:	603b      	str	r3, [r7, #0]
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800e6bc:	2301      	movs	r3, #1
 800e6be:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800e6c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e6c4:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800e6c6:	f107 030c 	add.w	r3, r7, #12
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f7ff f8d3 	bl	800d876 <get_ldnumber>
 800e6d0:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e6d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	da02      	bge.n	800e6de <f_mkfs+0x32>
 800e6d8:	230b      	movs	r3, #11
 800e6da:	f000 bc0d 	b.w	800eef8 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800e6de:	4a94      	ldr	r2, [pc, #592]	; (800e930 <f_mkfs+0x284>)
 800e6e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d005      	beq.n	800e6f6 <f_mkfs+0x4a>
 800e6ea:	4a91      	ldr	r2, [pc, #580]	; (800e930 <f_mkfs+0x284>)
 800e6ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800e6f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6f8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800e702:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e706:	4618      	mov	r0, r3
 800e708:	f7fd fb7e 	bl	800be08 <disk_initialize>
 800e70c:	4603      	mov	r3, r0
 800e70e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800e712:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800e716:	f003 0301 	and.w	r3, r3, #1
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d001      	beq.n	800e722 <f_mkfs+0x76>
 800e71e:	2303      	movs	r3, #3
 800e720:	e3ea      	b.n	800eef8 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800e722:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800e726:	f003 0304 	and.w	r3, r3, #4
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d001      	beq.n	800e732 <f_mkfs+0x86>
 800e72e:	230a      	movs	r3, #10
 800e730:	e3e2      	b.n	800eef8 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800e732:	f107 0214 	add.w	r2, r7, #20
 800e736:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e73a:	2103      	movs	r1, #3
 800e73c:	4618      	mov	r0, r3
 800e73e:	f7fd fbc9 	bl	800bed4 <disk_ioctl>
 800e742:	4603      	mov	r3, r0
 800e744:	2b00      	cmp	r3, #0
 800e746:	d10c      	bne.n	800e762 <f_mkfs+0xb6>
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d009      	beq.n	800e762 <f_mkfs+0xb6>
 800e74e:	697b      	ldr	r3, [r7, #20]
 800e750:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e754:	d805      	bhi.n	800e762 <f_mkfs+0xb6>
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	1e5a      	subs	r2, r3, #1
 800e75a:	697b      	ldr	r3, [r7, #20]
 800e75c:	4013      	ands	r3, r2
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d001      	beq.n	800e766 <f_mkfs+0xba>
 800e762:	2301      	movs	r3, #1
 800e764:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800e766:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e76a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d003      	beq.n	800e77a <f_mkfs+0xce>
 800e772:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e774:	687a      	ldr	r2, [r7, #4]
 800e776:	429a      	cmp	r2, r3
 800e778:	d309      	bcc.n	800e78e <f_mkfs+0xe2>
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e780:	d805      	bhi.n	800e78e <f_mkfs+0xe2>
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	1e5a      	subs	r2, r3, #1
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4013      	ands	r3, r2
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d001      	beq.n	800e792 <f_mkfs+0xe6>
 800e78e:	2313      	movs	r3, #19
 800e790:	e3b2      	b.n	800eef8 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800e792:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	fbb2 f3f3 	udiv	r3, r2, r3
 800e79a:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800e7a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e7a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e7a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800e7ac:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7b0:	fb02 f303 	mul.w	r3, r2, r3
 800e7b4:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800e7b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d101      	bne.n	800e7c0 <f_mkfs+0x114>
 800e7bc:	230e      	movs	r3, #14
 800e7be:	e39b      	b.n	800eef8 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800e7c0:	f107 0210 	add.w	r2, r7, #16
 800e7c4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e7c8:	2101      	movs	r1, #1
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f7fd fb82 	bl	800bed4 <disk_ioctl>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d001      	beq.n	800e7da <f_mkfs+0x12e>
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	e38e      	b.n	800eef8 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800e7da:	7afb      	ldrb	r3, [r7, #11]
 800e7dc:	f003 0308 	and.w	r3, r3, #8
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d001      	beq.n	800e7e8 <f_mkfs+0x13c>
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	e000      	b.n	800e7ea <f_mkfs+0x13e>
 800e7e8:	233f      	movs	r3, #63	; 0x3f
 800e7ea:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800e7ec:	693b      	ldr	r3, [r7, #16]
 800e7ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	d901      	bls.n	800e7f8 <f_mkfs+0x14c>
 800e7f4:	230e      	movs	r3, #14
 800e7f6:	e37f      	b.n	800eef8 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800e7f8:	693a      	ldr	r2, [r7, #16]
 800e7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7fc:	1ad3      	subs	r3, r2, r3
 800e7fe:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	2b7f      	cmp	r3, #127	; 0x7f
 800e804:	d801      	bhi.n	800e80a <f_mkfs+0x15e>
 800e806:	230e      	movs	r3, #14
 800e808:	e376      	b.n	800eef8 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	2b80      	cmp	r3, #128	; 0x80
 800e80e:	d901      	bls.n	800e814 <f_mkfs+0x168>
 800e810:	2313      	movs	r3, #19
 800e812:	e371      	b.n	800eef8 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800e814:	7afb      	ldrb	r3, [r7, #11]
 800e816:	f003 0302 	and.w	r3, r3, #2
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d00d      	beq.n	800e83a <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800e81e:	7afb      	ldrb	r3, [r7, #11]
 800e820:	f003 0307 	and.w	r3, r3, #7
 800e824:	2b02      	cmp	r3, #2
 800e826:	d004      	beq.n	800e832 <f_mkfs+0x186>
 800e828:	7afb      	ldrb	r3, [r7, #11]
 800e82a:	f003 0301 	and.w	r3, r3, #1
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d103      	bne.n	800e83a <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800e832:	2303      	movs	r3, #3
 800e834:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800e838:	e009      	b.n	800e84e <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800e83a:	7afb      	ldrb	r3, [r7, #11]
 800e83c:	f003 0301 	and.w	r3, r3, #1
 800e840:	2b00      	cmp	r3, #0
 800e842:	d101      	bne.n	800e848 <f_mkfs+0x19c>
 800e844:	2313      	movs	r3, #19
 800e846:	e357      	b.n	800eef8 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800e848:	2302      	movs	r3, #2
 800e84a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	66fb      	str	r3, [r7, #108]	; 0x6c
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800e852:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e856:	2b03      	cmp	r3, #3
 800e858:	d13c      	bne.n	800e8d4 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800e85a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d11b      	bne.n	800e898 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800e860:	693b      	ldr	r3, [r7, #16]
 800e862:	0c5b      	lsrs	r3, r3, #17
 800e864:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e866:	2300      	movs	r3, #0
 800e868:	64bb      	str	r3, [r7, #72]	; 0x48
 800e86a:	2301      	movs	r3, #1
 800e86c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e86e:	e005      	b.n	800e87c <f_mkfs+0x1d0>
 800e870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e872:	3301      	adds	r3, #1
 800e874:	64bb      	str	r3, [r7, #72]	; 0x48
 800e876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e878:	005b      	lsls	r3, r3, #1
 800e87a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e87c:	4a2d      	ldr	r2, [pc, #180]	; (800e934 <f_mkfs+0x288>)
 800e87e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e880:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d007      	beq.n	800e898 <f_mkfs+0x1ec>
 800e888:	4a2a      	ldr	r2, [pc, #168]	; (800e934 <f_mkfs+0x288>)
 800e88a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e88c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e890:	461a      	mov	r2, r3
 800e892:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e894:	4293      	cmp	r3, r2
 800e896:	d2eb      	bcs.n	800e870 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800e898:	693a      	ldr	r2, [r7, #16]
 800e89a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e89c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8a0:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800e8a2:	6a3b      	ldr	r3, [r7, #32]
 800e8a4:	3302      	adds	r3, #2
 800e8a6:	009a      	lsls	r2, r3, #2
 800e8a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e8aa:	4413      	add	r3, r2
 800e8ac:	1e5a      	subs	r2, r3, #1
 800e8ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8b4:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 800e8b6:	2320      	movs	r3, #32
 800e8b8:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = 0;		/* No static directory */
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	653b      	str	r3, [r7, #80]	; 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800e8be:	6a3b      	ldr	r3, [r7, #32]
 800e8c0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d903      	bls.n	800e8d0 <f_mkfs+0x224>
 800e8c8:	6a3b      	ldr	r3, [r7, #32]
 800e8ca:	4a1b      	ldr	r2, [pc, #108]	; (800e938 <f_mkfs+0x28c>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d952      	bls.n	800e976 <f_mkfs+0x2ca>
 800e8d0:	230e      	movs	r3, #14
 800e8d2:	e311      	b.n	800eef8 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800e8d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d11b      	bne.n	800e912 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	0b1b      	lsrs	r3, r3, #12
 800e8de:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	64bb      	str	r3, [r7, #72]	; 0x48
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e8e8:	e005      	b.n	800e8f6 <f_mkfs+0x24a>
 800e8ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e8ec:	3301      	adds	r3, #1
 800e8ee:	64bb      	str	r3, [r7, #72]	; 0x48
 800e8f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8f2:	005b      	lsls	r3, r3, #1
 800e8f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e8f6:	4a11      	ldr	r2, [pc, #68]	; (800e93c <f_mkfs+0x290>)
 800e8f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e8fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d007      	beq.n	800e912 <f_mkfs+0x266>
 800e902:	4a0e      	ldr	r2, [pc, #56]	; (800e93c <f_mkfs+0x290>)
 800e904:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e906:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e90a:	461a      	mov	r2, r3
 800e90c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e90e:	4293      	cmp	r3, r2
 800e910:	d2eb      	bcs.n	800e8ea <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800e912:	693a      	ldr	r2, [r7, #16]
 800e914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e916:	fbb2 f3f3 	udiv	r3, r2, r3
 800e91a:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800e91c:	6a3b      	ldr	r3, [r7, #32]
 800e91e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e922:	4293      	cmp	r3, r2
 800e924:	d90c      	bls.n	800e940 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800e926:	6a3b      	ldr	r3, [r7, #32]
 800e928:	3302      	adds	r3, #2
 800e92a:	005b      	lsls	r3, r3, #1
 800e92c:	663b      	str	r3, [r7, #96]	; 0x60
 800e92e:	e012      	b.n	800e956 <f_mkfs+0x2aa>
 800e930:	20000f30 	.word	0x20000f30
 800e934:	08012c9c 	.word	0x08012c9c
 800e938:	0ffffff5 	.word	0x0ffffff5
 800e93c:	08012cac 	.word	0x08012cac
				} else {
					fmt = FS_FAT12;
 800e940:	2301      	movs	r3, #1
 800e942:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800e946:	6a3a      	ldr	r2, [r7, #32]
 800e948:	4613      	mov	r3, r2
 800e94a:	005b      	lsls	r3, r3, #1
 800e94c:	4413      	add	r3, r2
 800e94e:	3301      	adds	r3, #1
 800e950:	085b      	lsrs	r3, r3, #1
 800e952:	3303      	adds	r3, #3
 800e954:	663b      	str	r3, [r7, #96]	; 0x60
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800e956:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e958:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e95a:	4413      	add	r3, r2
 800e95c:	1e5a      	subs	r2, r3, #1
 800e95e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e960:	fbb2 f3f3 	udiv	r3, r2, r3
 800e964:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 800e966:	2301      	movs	r3, #1
 800e968:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800e96a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e96c:	015a      	lsls	r2, r3, #5
 800e96e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e970:	fbb2 f3f3 	udiv	r3, r2, r3
 800e974:	653b      	str	r3, [r7, #80]	; 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800e976:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e978:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e97a:	4413      	add	r3, r2
 800e97c:	65fb      	str	r3, [r7, #92]	; 0x5c
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800e97e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e980:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e982:	fb02 f203 	mul.w	r2, r2, r3
 800e986:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e988:	4413      	add	r3, r2
 800e98a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e98c:	4413      	add	r3, r2
 800e98e:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800e990:	697a      	ldr	r2, [r7, #20]
 800e992:	69fb      	ldr	r3, [r7, #28]
 800e994:	4413      	add	r3, r2
 800e996:	1e5a      	subs	r2, r3, #1
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	425b      	negs	r3, r3
 800e99c:	401a      	ands	r2, r3
 800e99e:	69fb      	ldr	r3, [r7, #28]
 800e9a0:	1ad3      	subs	r3, r2, r3
 800e9a2:	663b      	str	r3, [r7, #96]	; 0x60
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800e9a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800e9a8:	2b03      	cmp	r3, #3
 800e9aa:	d108      	bne.n	800e9be <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800e9ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e9ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9b0:	4413      	add	r3, r2
 800e9b2:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e9b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9b8:	4413      	add	r3, r2
 800e9ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e9bc:	e006      	b.n	800e9cc <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800e9be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e9c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e9c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9c6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e9c8:	4413      	add	r3, r2
 800e9ca:	657b      	str	r3, [r7, #84]	; 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800e9cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9ce:	011a      	lsls	r2, r3, #4
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	441a      	add	r2, r3
 800e9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d6:	1ad2      	subs	r2, r2, r3
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	429a      	cmp	r2, r3
 800e9dc:	d901      	bls.n	800e9e2 <f_mkfs+0x336>
 800e9de:	230e      	movs	r3, #14
 800e9e0:	e28a      	b.n	800eef8 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800e9e2:	693a      	ldr	r2, [r7, #16]
 800e9e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e9e6:	1ad2      	subs	r2, r2, r3
 800e9e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e9ec:	fb01 f303 	mul.w	r3, r1, r3
 800e9f0:	1ad2      	subs	r2, r2, r3
 800e9f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9f4:	1ad2      	subs	r2, r2, r3
 800e9f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9fc:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800e9fe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ea02:	2b03      	cmp	r3, #3
 800ea04:	d10f      	bne.n	800ea26 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800ea06:	6a3b      	ldr	r3, [r7, #32]
 800ea08:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	d80a      	bhi.n	800ea26 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d105      	bne.n	800ea22 <f_mkfs+0x376>
 800ea16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea18:	085b      	lsrs	r3, r3, #1
 800ea1a:	607b      	str	r3, [r7, #4]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d144      	bne.n	800eaac <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800ea22:	230e      	movs	r3, #14
 800ea24:	e268      	b.n	800eef8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800ea26:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ea2a:	2b02      	cmp	r3, #2
 800ea2c:	d133      	bne.n	800ea96 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800ea2e:	6a3b      	ldr	r3, [r7, #32]
 800ea30:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ea34:	4293      	cmp	r3, r2
 800ea36:	d91e      	bls.n	800ea76 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d107      	bne.n	800ea4e <f_mkfs+0x3a2>
 800ea3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea40:	005b      	lsls	r3, r3, #1
 800ea42:	2b40      	cmp	r3, #64	; 0x40
 800ea44:	d803      	bhi.n	800ea4e <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800ea46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea48:	005b      	lsls	r3, r3, #1
 800ea4a:	607b      	str	r3, [r7, #4]
 800ea4c:	e033      	b.n	800eab6 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800ea4e:	7afb      	ldrb	r3, [r7, #11]
 800ea50:	f003 0302 	and.w	r3, r3, #2
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d003      	beq.n	800ea60 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800ea58:	2303      	movs	r3, #3
 800ea5a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ea5e:	e02a      	b.n	800eab6 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d105      	bne.n	800ea72 <f_mkfs+0x3c6>
 800ea66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea68:	005b      	lsls	r3, r3, #1
 800ea6a:	607b      	str	r3, [r7, #4]
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2b80      	cmp	r3, #128	; 0x80
 800ea70:	d91e      	bls.n	800eab0 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800ea72:	230e      	movs	r3, #14
 800ea74:	e240      	b.n	800eef8 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800ea76:	6a3b      	ldr	r3, [r7, #32]
 800ea78:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ea7c:	4293      	cmp	r3, r2
 800ea7e:	d80a      	bhi.n	800ea96 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d105      	bne.n	800ea92 <f_mkfs+0x3e6>
 800ea86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea88:	005b      	lsls	r3, r3, #1
 800ea8a:	607b      	str	r3, [r7, #4]
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2b80      	cmp	r3, #128	; 0x80
 800ea90:	d910      	bls.n	800eab4 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800ea92:	230e      	movs	r3, #14
 800ea94:	e230      	b.n	800eef8 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800ea96:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ea9a:	2b01      	cmp	r3, #1
 800ea9c:	d10c      	bne.n	800eab8 <f_mkfs+0x40c>
 800ea9e:	6a3b      	ldr	r3, [r7, #32]
 800eaa0:	f640 72f5 	movw	r2, #4085	; 0xff5
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d907      	bls.n	800eab8 <f_mkfs+0x40c>
 800eaa8:	230e      	movs	r3, #14
 800eaaa:	e225      	b.n	800eef8 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800eaac:	bf00      	nop
 800eaae:	e6ce      	b.n	800e84e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800eab0:	bf00      	nop
 800eab2:	e6cc      	b.n	800e84e <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800eab4:	bf00      	nop
			pau = au;
 800eab6:	e6ca      	b.n	800e84e <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800eab8:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800eaba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800eabc:	461a      	mov	r2, r3
 800eabe:	2100      	movs	r1, #0
 800eac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eac2:	f7fd fac8 	bl	800c056 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800eac6:	220b      	movs	r2, #11
 800eac8:	49bc      	ldr	r1, [pc, #752]	; (800edbc <f_mkfs+0x710>)
 800eaca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eacc:	f7fd faa2 	bl	800c014 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800ead0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ead2:	330b      	adds	r3, #11
 800ead4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ead6:	4611      	mov	r1, r2
 800ead8:	4618      	mov	r0, r3
 800eada:	f7fd fa54 	bl	800bf86 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800eade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae0:	330d      	adds	r3, #13
 800eae2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800eae4:	b2d2      	uxtb	r2, r2
 800eae6:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800eae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaea:	330e      	adds	r3, #14
 800eaec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800eaee:	b292      	uxth	r2, r2
 800eaf0:	4611      	mov	r1, r2
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f7fd fa47 	bl	800bf86 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800eaf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eafa:	3310      	adds	r3, #16
 800eafc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eafe:	b2d2      	uxtb	r2, r2
 800eb00:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800eb02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb04:	f103 0211 	add.w	r2, r3, #17
 800eb08:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800eb0c:	2b03      	cmp	r3, #3
 800eb0e:	d002      	beq.n	800eb16 <f_mkfs+0x46a>
 800eb10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb12:	b29b      	uxth	r3, r3
 800eb14:	e000      	b.n	800eb18 <f_mkfs+0x46c>
 800eb16:	2300      	movs	r3, #0
 800eb18:	4619      	mov	r1, r3
 800eb1a:	4610      	mov	r0, r2
 800eb1c:	f7fd fa33 	bl	800bf86 <st_word>
		if (sz_vol < 0x10000) {
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb26:	d208      	bcs.n	800eb3a <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800eb28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb2a:	3313      	adds	r3, #19
 800eb2c:	693a      	ldr	r2, [r7, #16]
 800eb2e:	b292      	uxth	r2, r2
 800eb30:	4611      	mov	r1, r2
 800eb32:	4618      	mov	r0, r3
 800eb34:	f7fd fa27 	bl	800bf86 <st_word>
 800eb38:	e006      	b.n	800eb48 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800eb3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb3c:	3320      	adds	r3, #32
 800eb3e:	693a      	ldr	r2, [r7, #16]
 800eb40:	4611      	mov	r1, r2
 800eb42:	4618      	mov	r0, r3
 800eb44:	f7fd fa3a 	bl	800bfbc <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800eb48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb4a:	3315      	adds	r3, #21
 800eb4c:	22f8      	movs	r2, #248	; 0xf8
 800eb4e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800eb50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb52:	3318      	adds	r3, #24
 800eb54:	213f      	movs	r1, #63	; 0x3f
 800eb56:	4618      	mov	r0, r3
 800eb58:	f7fd fa15 	bl	800bf86 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800eb5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb5e:	331a      	adds	r3, #26
 800eb60:	21ff      	movs	r1, #255	; 0xff
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7fd fa0f 	bl	800bf86 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800eb68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb6a:	331c      	adds	r3, #28
 800eb6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f7fd fa24 	bl	800bfbc <st_dword>
		if (fmt == FS_FAT32) {
 800eb74:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800eb78:	2b03      	cmp	r3, #3
 800eb7a:	d131      	bne.n	800ebe0 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800eb7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb7e:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800eb82:	f7f3 f9e3 	bl	8001f4c <get_fattime>
 800eb86:	4603      	mov	r3, r0
 800eb88:	4619      	mov	r1, r3
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f7fd fa16 	bl	800bfbc <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800eb90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb92:	3324      	adds	r3, #36	; 0x24
 800eb94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7fd fa10 	bl	800bfbc <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800eb9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb9e:	332c      	adds	r3, #44	; 0x2c
 800eba0:	2102      	movs	r1, #2
 800eba2:	4618      	mov	r0, r3
 800eba4:	f7fd fa0a 	bl	800bfbc <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800eba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebaa:	3330      	adds	r3, #48	; 0x30
 800ebac:	2101      	movs	r1, #1
 800ebae:	4618      	mov	r0, r3
 800ebb0:	f7fd f9e9 	bl	800bf86 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800ebb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebb6:	3332      	adds	r3, #50	; 0x32
 800ebb8:	2106      	movs	r1, #6
 800ebba:	4618      	mov	r0, r3
 800ebbc:	f7fd f9e3 	bl	800bf86 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800ebc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebc2:	3340      	adds	r3, #64	; 0x40
 800ebc4:	2280      	movs	r2, #128	; 0x80
 800ebc6:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800ebc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebca:	3342      	adds	r3, #66	; 0x42
 800ebcc:	2229      	movs	r2, #41	; 0x29
 800ebce:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800ebd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd2:	3347      	adds	r3, #71	; 0x47
 800ebd4:	2213      	movs	r2, #19
 800ebd6:	497a      	ldr	r1, [pc, #488]	; (800edc0 <f_mkfs+0x714>)
 800ebd8:	4618      	mov	r0, r3
 800ebda:	f7fd fa1b 	bl	800c014 <mem_cpy>
 800ebde:	e020      	b.n	800ec22 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800ebe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe2:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800ebe6:	f7f3 f9b1 	bl	8001f4c <get_fattime>
 800ebea:	4603      	mov	r3, r0
 800ebec:	4619      	mov	r1, r3
 800ebee:	4620      	mov	r0, r4
 800ebf0:	f7fd f9e4 	bl	800bfbc <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800ebf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf6:	3316      	adds	r3, #22
 800ebf8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ebfa:	b292      	uxth	r2, r2
 800ebfc:	4611      	mov	r1, r2
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7fd f9c1 	bl	800bf86 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800ec04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec06:	3324      	adds	r3, #36	; 0x24
 800ec08:	2280      	movs	r2, #128	; 0x80
 800ec0a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800ec0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec0e:	3326      	adds	r3, #38	; 0x26
 800ec10:	2229      	movs	r2, #41	; 0x29
 800ec12:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800ec14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec16:	332b      	adds	r3, #43	; 0x2b
 800ec18:	2213      	movs	r2, #19
 800ec1a:	496a      	ldr	r1, [pc, #424]	; (800edc4 <f_mkfs+0x718>)
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f7fd f9f9 	bl	800c014 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800ec22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec24:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ec28:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7fd f9aa 	bl	800bf86 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800ec32:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ec36:	2301      	movs	r3, #1
 800ec38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ec3c:	f7fd f92a 	bl	800be94 <disk_write>
 800ec40:	4603      	mov	r3, r0
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d001      	beq.n	800ec4a <f_mkfs+0x59e>
 800ec46:	2301      	movs	r3, #1
 800ec48:	e156      	b.n	800eef8 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800ec4a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ec4e:	2b03      	cmp	r3, #3
 800ec50:	d140      	bne.n	800ecd4 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800ec52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec54:	1d9a      	adds	r2, r3, #6
 800ec56:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ec5e:	f7fd f919 	bl	800be94 <disk_write>
			mem_set(buf, 0, ss);
 800ec62:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ec64:	461a      	mov	r2, r3
 800ec66:	2100      	movs	r1, #0
 800ec68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ec6a:	f7fd f9f4 	bl	800c056 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800ec6e:	4956      	ldr	r1, [pc, #344]	; (800edc8 <f_mkfs+0x71c>)
 800ec70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ec72:	f7fd f9a3 	bl	800bfbc <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800ec76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec78:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ec7c:	4953      	ldr	r1, [pc, #332]	; (800edcc <f_mkfs+0x720>)
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f7fd f99c 	bl	800bfbc <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800ec84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec86:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ec8a:	6a3b      	ldr	r3, [r7, #32]
 800ec8c:	3b01      	subs	r3, #1
 800ec8e:	4619      	mov	r1, r3
 800ec90:	4610      	mov	r0, r2
 800ec92:	f7fd f993 	bl	800bfbc <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800ec96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec98:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ec9c:	2102      	movs	r1, #2
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f7fd f98c 	bl	800bfbc <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800eca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eca6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ecaa:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f7fd f969 	bl	800bf86 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800ecb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecb6:	1dda      	adds	r2, r3, #7
 800ecb8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ecc0:	f7fd f8e8 	bl	800be94 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800ecc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc6:	1c5a      	adds	r2, r3, #1
 800ecc8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800eccc:	2301      	movs	r3, #1
 800ecce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ecd0:	f7fd f8e0 	bl	800be94 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800ecd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ecd6:	2100      	movs	r1, #0
 800ecd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ecda:	f7fd f9bc 	bl	800c056 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800ecde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ece0:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800ece2:	2300      	movs	r3, #0
 800ece4:	64bb      	str	r3, [r7, #72]	; 0x48
 800ece6:	e04b      	b.n	800ed80 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800ece8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ecec:	2b03      	cmp	r3, #3
 800ecee:	d113      	bne.n	800ed18 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800ecf0:	f06f 0107 	mvn.w	r1, #7
 800ecf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ecf6:	f7fd f961 	bl	800bfbc <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800ecfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecfc:	3304      	adds	r3, #4
 800ecfe:	f04f 31ff 	mov.w	r1, #4294967295
 800ed02:	4618      	mov	r0, r3
 800ed04:	f7fd f95a 	bl	800bfbc <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800ed08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed0a:	3308      	adds	r3, #8
 800ed0c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ed10:	4618      	mov	r0, r3
 800ed12:	f7fd f953 	bl	800bfbc <st_dword>
 800ed16:	e00b      	b.n	800ed30 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800ed18:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ed1c:	2b01      	cmp	r3, #1
 800ed1e:	d101      	bne.n	800ed24 <f_mkfs+0x678>
 800ed20:	4b2b      	ldr	r3, [pc, #172]	; (800edd0 <f_mkfs+0x724>)
 800ed22:	e001      	b.n	800ed28 <f_mkfs+0x67c>
 800ed24:	f06f 0307 	mvn.w	r3, #7
 800ed28:	4619      	mov	r1, r3
 800ed2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ed2c:	f7fd f946 	bl	800bfbc <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800ed30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed32:	667b      	str	r3, [r7, #100]	; 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800ed34:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ed36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed38:	4293      	cmp	r3, r2
 800ed3a:	bf28      	it	cs
 800ed3c:	4613      	movcs	r3, r2
 800ed3e:	663b      	str	r3, [r7, #96]	; 0x60
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800ed40:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ed44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ed48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ed4a:	f7fd f8a3 	bl	800be94 <disk_write>
 800ed4e:	4603      	mov	r3, r0
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d001      	beq.n	800ed58 <f_mkfs+0x6ac>
 800ed54:	2301      	movs	r3, #1
 800ed56:	e0cf      	b.n	800eef8 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800ed58:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ed5a:	461a      	mov	r2, r3
 800ed5c:	2100      	movs	r1, #0
 800ed5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ed60:	f7fd f979 	bl	800c056 <mem_set>
				sect += n; nsect -= n;
 800ed64:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ed66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed68:	4413      	add	r3, r2
 800ed6a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ed6c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ed6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed70:	1ad3      	subs	r3, r2, r3
 800ed72:	667b      	str	r3, [r7, #100]	; 0x64
			} while (nsect);
 800ed74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d1dc      	bne.n	800ed34 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800ed7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ed7c:	3301      	adds	r3, #1
 800ed7e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ed80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ed82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d3af      	bcc.n	800ece8 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800ed88:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ed8c:	2b03      	cmp	r3, #3
 800ed8e:	d101      	bne.n	800ed94 <f_mkfs+0x6e8>
 800ed90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed92:	e000      	b.n	800ed96 <f_mkfs+0x6ea>
 800ed94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed96:	667b      	str	r3, [r7, #100]	; 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800ed98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ed9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	bf28      	it	cs
 800eda0:	4613      	movcs	r3, r2
 800eda2:	663b      	str	r3, [r7, #96]	; 0x60
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800eda4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800eda8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800edaa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800edac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800edae:	f7fd f871 	bl	800be94 <disk_write>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d00d      	beq.n	800edd4 <f_mkfs+0x728>
 800edb8:	2301      	movs	r3, #1
 800edba:	e09d      	b.n	800eef8 <f_mkfs+0x84c>
 800edbc:	08012bb8 	.word	0x08012bb8
 800edc0:	08012bc4 	.word	0x08012bc4
 800edc4:	08012bd8 	.word	0x08012bd8
 800edc8:	41615252 	.word	0x41615252
 800edcc:	61417272 	.word	0x61417272
 800edd0:	00fffff8 	.word	0x00fffff8
			sect += n; nsect -= n;
 800edd4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800edd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800edd8:	4413      	add	r3, r2
 800edda:	66bb      	str	r3, [r7, #104]	; 0x68
 800eddc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800edde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ede0:	1ad3      	subs	r3, r2, r3
 800ede2:	667b      	str	r3, [r7, #100]	; 0x64
		} while (nsect);
 800ede4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d1d6      	bne.n	800ed98 <f_mkfs+0x6ec>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800edea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800edee:	2b03      	cmp	r3, #3
 800edf0:	d103      	bne.n	800edfa <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800edf2:	230c      	movs	r3, #12
 800edf4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800edf8:	e010      	b.n	800ee1c <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800edfa:	693b      	ldr	r3, [r7, #16]
 800edfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ee00:	d303      	bcc.n	800ee0a <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800ee02:	2306      	movs	r3, #6
 800ee04:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800ee08:	e008      	b.n	800ee1c <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800ee0a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ee0e:	2b02      	cmp	r3, #2
 800ee10:	d101      	bne.n	800ee16 <f_mkfs+0x76a>
 800ee12:	2304      	movs	r3, #4
 800ee14:	e000      	b.n	800ee18 <f_mkfs+0x76c>
 800ee16:	2301      	movs	r3, #1
 800ee18:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800ee1c:	7afb      	ldrb	r3, [r7, #11]
 800ee1e:	f003 0308 	and.w	r3, r3, #8
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d15b      	bne.n	800eede <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800ee26:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ee28:	461a      	mov	r2, r3
 800ee2a:	2100      	movs	r1, #0
 800ee2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee2e:	f7fd f912 	bl	800c056 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800ee32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee34:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ee38:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7fd f8a2 	bl	800bf86 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800ee42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee44:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ee48:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800ee4a:	69bb      	ldr	r3, [r7, #24]
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800ee50:	69bb      	ldr	r3, [r7, #24]
 800ee52:	3301      	adds	r3, #1
 800ee54:	2201      	movs	r2, #1
 800ee56:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800ee58:	69bb      	ldr	r3, [r7, #24]
 800ee5a:	3302      	adds	r3, #2
 800ee5c:	2201      	movs	r2, #1
 800ee5e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800ee60:	69bb      	ldr	r3, [r7, #24]
 800ee62:	3303      	adds	r3, #3
 800ee64:	2200      	movs	r2, #0
 800ee66:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800ee68:	69bb      	ldr	r3, [r7, #24]
 800ee6a:	3304      	adds	r3, #4
 800ee6c:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800ee70:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800ee72:	693a      	ldr	r2, [r7, #16]
 800ee74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee76:	441a      	add	r2, r3
 800ee78:	4b21      	ldr	r3, [pc, #132]	; (800ef00 <f_mkfs+0x854>)
 800ee7a:	fba3 1302 	umull	r1, r3, r3, r2
 800ee7e:	1ad2      	subs	r2, r2, r3
 800ee80:	0852      	lsrs	r2, r2, #1
 800ee82:	4413      	add	r3, r2
 800ee84:	0b5b      	lsrs	r3, r3, #13
 800ee86:	663b      	str	r3, [r7, #96]	; 0x60
			pte[PTE_EdHead] = 254;				/* End head */
 800ee88:	69bb      	ldr	r3, [r7, #24]
 800ee8a:	3305      	adds	r3, #5
 800ee8c:	22fe      	movs	r2, #254	; 0xfe
 800ee8e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800ee90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ee92:	089b      	lsrs	r3, r3, #2
 800ee94:	b2da      	uxtb	r2, r3
 800ee96:	69bb      	ldr	r3, [r7, #24]
 800ee98:	3306      	adds	r3, #6
 800ee9a:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800ee9e:	b2d2      	uxtb	r2, r2
 800eea0:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800eea2:	69bb      	ldr	r3, [r7, #24]
 800eea4:	3307      	adds	r3, #7
 800eea6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800eea8:	b2d2      	uxtb	r2, r2
 800eeaa:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800eeac:	69bb      	ldr	r3, [r7, #24]
 800eeae:	3308      	adds	r3, #8
 800eeb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f7fd f882 	bl	800bfbc <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800eeb8:	69bb      	ldr	r3, [r7, #24]
 800eeba:	330c      	adds	r3, #12
 800eebc:	693a      	ldr	r2, [r7, #16]
 800eebe:	4611      	mov	r1, r2
 800eec0:	4618      	mov	r0, r3
 800eec2:	f7fd f87b 	bl	800bfbc <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800eec6:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800eeca:	2301      	movs	r3, #1
 800eecc:	2200      	movs	r2, #0
 800eece:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eed0:	f7fc ffe0 	bl	800be94 <disk_write>
 800eed4:	4603      	mov	r3, r0
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d001      	beq.n	800eede <f_mkfs+0x832>
 800eeda:	2301      	movs	r3, #1
 800eedc:	e00c      	b.n	800eef8 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800eede:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800eee2:	2200      	movs	r2, #0
 800eee4:	2100      	movs	r1, #0
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7fc fff4 	bl	800bed4 <disk_ioctl>
 800eeec:	4603      	mov	r3, r0
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d001      	beq.n	800eef6 <f_mkfs+0x84a>
 800eef2:	2301      	movs	r3, #1
 800eef4:	e000      	b.n	800eef8 <f_mkfs+0x84c>

	return FR_OK;
 800eef6:	2300      	movs	r3, #0
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3774      	adds	r7, #116	; 0x74
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd90      	pop	{r4, r7, pc}
 800ef00:	0515565b 	.word	0x0515565b

0800ef04 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ef04:	b480      	push	{r7}
 800ef06:	b087      	sub	sp, #28
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	60f8      	str	r0, [r7, #12]
 800ef0c:	60b9      	str	r1, [r7, #8]
 800ef0e:	4613      	mov	r3, r2
 800ef10:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ef12:	2301      	movs	r3, #1
 800ef14:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ef16:	2300      	movs	r3, #0
 800ef18:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ef1a:	4b1f      	ldr	r3, [pc, #124]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef1c:	7a5b      	ldrb	r3, [r3, #9]
 800ef1e:	b2db      	uxtb	r3, r3
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d131      	bne.n	800ef88 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ef24:	4b1c      	ldr	r3, [pc, #112]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef26:	7a5b      	ldrb	r3, [r3, #9]
 800ef28:	b2db      	uxtb	r3, r3
 800ef2a:	461a      	mov	r2, r3
 800ef2c:	4b1a      	ldr	r3, [pc, #104]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef2e:	2100      	movs	r1, #0
 800ef30:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ef32:	4b19      	ldr	r3, [pc, #100]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef34:	7a5b      	ldrb	r3, [r3, #9]
 800ef36:	b2db      	uxtb	r3, r3
 800ef38:	4a17      	ldr	r2, [pc, #92]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef3a:	009b      	lsls	r3, r3, #2
 800ef3c:	4413      	add	r3, r2
 800ef3e:	68fa      	ldr	r2, [r7, #12]
 800ef40:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ef42:	4b15      	ldr	r3, [pc, #84]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef44:	7a5b      	ldrb	r3, [r3, #9]
 800ef46:	b2db      	uxtb	r3, r3
 800ef48:	461a      	mov	r2, r3
 800ef4a:	4b13      	ldr	r3, [pc, #76]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef4c:	4413      	add	r3, r2
 800ef4e:	79fa      	ldrb	r2, [r7, #7]
 800ef50:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ef52:	4b11      	ldr	r3, [pc, #68]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef54:	7a5b      	ldrb	r3, [r3, #9]
 800ef56:	b2db      	uxtb	r3, r3
 800ef58:	1c5a      	adds	r2, r3, #1
 800ef5a:	b2d1      	uxtb	r1, r2
 800ef5c:	4a0e      	ldr	r2, [pc, #56]	; (800ef98 <FATFS_LinkDriverEx+0x94>)
 800ef5e:	7251      	strb	r1, [r2, #9]
 800ef60:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ef62:	7dbb      	ldrb	r3, [r7, #22]
 800ef64:	3330      	adds	r3, #48	; 0x30
 800ef66:	b2da      	uxtb	r2, r3
 800ef68:	68bb      	ldr	r3, [r7, #8]
 800ef6a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ef6c:	68bb      	ldr	r3, [r7, #8]
 800ef6e:	3301      	adds	r3, #1
 800ef70:	223a      	movs	r2, #58	; 0x3a
 800ef72:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	3302      	adds	r3, #2
 800ef78:	222f      	movs	r2, #47	; 0x2f
 800ef7a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ef7c:	68bb      	ldr	r3, [r7, #8]
 800ef7e:	3303      	adds	r3, #3
 800ef80:	2200      	movs	r2, #0
 800ef82:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ef84:	2300      	movs	r3, #0
 800ef86:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ef88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	371c      	adds	r7, #28
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr
 800ef96:	bf00      	nop
 800ef98:	20001158 	.word	0x20001158

0800ef9c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b082      	sub	sp, #8
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
 800efa4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800efa6:	2200      	movs	r2, #0
 800efa8:	6839      	ldr	r1, [r7, #0]
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f7ff ffaa 	bl	800ef04 <FATFS_LinkDriverEx>
 800efb0:	4603      	mov	r3, r0
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3708      	adds	r7, #8
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
	...

0800efbc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b085      	sub	sp, #20
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	4603      	mov	r3, r0
 800efc4:	6039      	str	r1, [r7, #0]
 800efc6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800efc8:	88fb      	ldrh	r3, [r7, #6]
 800efca:	2b7f      	cmp	r3, #127	; 0x7f
 800efcc:	d802      	bhi.n	800efd4 <ff_convert+0x18>
		c = chr;
 800efce:	88fb      	ldrh	r3, [r7, #6]
 800efd0:	81fb      	strh	r3, [r7, #14]
 800efd2:	e025      	b.n	800f020 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d00b      	beq.n	800eff2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800efda:	88fb      	ldrh	r3, [r7, #6]
 800efdc:	2bff      	cmp	r3, #255	; 0xff
 800efde:	d805      	bhi.n	800efec <ff_convert+0x30>
 800efe0:	88fb      	ldrh	r3, [r7, #6]
 800efe2:	3b80      	subs	r3, #128	; 0x80
 800efe4:	4a12      	ldr	r2, [pc, #72]	; (800f030 <ff_convert+0x74>)
 800efe6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800efea:	e000      	b.n	800efee <ff_convert+0x32>
 800efec:	2300      	movs	r3, #0
 800efee:	81fb      	strh	r3, [r7, #14]
 800eff0:	e016      	b.n	800f020 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800eff2:	2300      	movs	r3, #0
 800eff4:	81fb      	strh	r3, [r7, #14]
 800eff6:	e009      	b.n	800f00c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800eff8:	89fb      	ldrh	r3, [r7, #14]
 800effa:	4a0d      	ldr	r2, [pc, #52]	; (800f030 <ff_convert+0x74>)
 800effc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f000:	88fa      	ldrh	r2, [r7, #6]
 800f002:	429a      	cmp	r2, r3
 800f004:	d006      	beq.n	800f014 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f006:	89fb      	ldrh	r3, [r7, #14]
 800f008:	3301      	adds	r3, #1
 800f00a:	81fb      	strh	r3, [r7, #14]
 800f00c:	89fb      	ldrh	r3, [r7, #14]
 800f00e:	2b7f      	cmp	r3, #127	; 0x7f
 800f010:	d9f2      	bls.n	800eff8 <ff_convert+0x3c>
 800f012:	e000      	b.n	800f016 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f014:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f016:	89fb      	ldrh	r3, [r7, #14]
 800f018:	3380      	adds	r3, #128	; 0x80
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	b2db      	uxtb	r3, r3
 800f01e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f020:	89fb      	ldrh	r3, [r7, #14]
}
 800f022:	4618      	mov	r0, r3
 800f024:	3714      	adds	r7, #20
 800f026:	46bd      	mov	sp, r7
 800f028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02c:	4770      	bx	lr
 800f02e:	bf00      	nop
 800f030:	08012cbc 	.word	0x08012cbc

0800f034 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f034:	b480      	push	{r7}
 800f036:	b087      	sub	sp, #28
 800f038:	af00      	add	r7, sp, #0
 800f03a:	4603      	mov	r3, r0
 800f03c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f03e:	88fb      	ldrh	r3, [r7, #6]
 800f040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f044:	d201      	bcs.n	800f04a <ff_wtoupper+0x16>
 800f046:	4b3e      	ldr	r3, [pc, #248]	; (800f140 <ff_wtoupper+0x10c>)
 800f048:	e000      	b.n	800f04c <ff_wtoupper+0x18>
 800f04a:	4b3e      	ldr	r3, [pc, #248]	; (800f144 <ff_wtoupper+0x110>)
 800f04c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	1c9a      	adds	r2, r3, #2
 800f052:	617a      	str	r2, [r7, #20]
 800f054:	881b      	ldrh	r3, [r3, #0]
 800f056:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f058:	8a7b      	ldrh	r3, [r7, #18]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d068      	beq.n	800f130 <ff_wtoupper+0xfc>
 800f05e:	88fa      	ldrh	r2, [r7, #6]
 800f060:	8a7b      	ldrh	r3, [r7, #18]
 800f062:	429a      	cmp	r2, r3
 800f064:	d364      	bcc.n	800f130 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f066:	697b      	ldr	r3, [r7, #20]
 800f068:	1c9a      	adds	r2, r3, #2
 800f06a:	617a      	str	r2, [r7, #20]
 800f06c:	881b      	ldrh	r3, [r3, #0]
 800f06e:	823b      	strh	r3, [r7, #16]
 800f070:	8a3b      	ldrh	r3, [r7, #16]
 800f072:	0a1b      	lsrs	r3, r3, #8
 800f074:	81fb      	strh	r3, [r7, #14]
 800f076:	8a3b      	ldrh	r3, [r7, #16]
 800f078:	b2db      	uxtb	r3, r3
 800f07a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f07c:	88fa      	ldrh	r2, [r7, #6]
 800f07e:	8a79      	ldrh	r1, [r7, #18]
 800f080:	8a3b      	ldrh	r3, [r7, #16]
 800f082:	440b      	add	r3, r1
 800f084:	429a      	cmp	r2, r3
 800f086:	da49      	bge.n	800f11c <ff_wtoupper+0xe8>
			switch (cmd) {
 800f088:	89fb      	ldrh	r3, [r7, #14]
 800f08a:	2b08      	cmp	r3, #8
 800f08c:	d84f      	bhi.n	800f12e <ff_wtoupper+0xfa>
 800f08e:	a201      	add	r2, pc, #4	; (adr r2, 800f094 <ff_wtoupper+0x60>)
 800f090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f094:	0800f0b9 	.word	0x0800f0b9
 800f098:	0800f0cb 	.word	0x0800f0cb
 800f09c:	0800f0e1 	.word	0x0800f0e1
 800f0a0:	0800f0e9 	.word	0x0800f0e9
 800f0a4:	0800f0f1 	.word	0x0800f0f1
 800f0a8:	0800f0f9 	.word	0x0800f0f9
 800f0ac:	0800f101 	.word	0x0800f101
 800f0b0:	0800f109 	.word	0x0800f109
 800f0b4:	0800f111 	.word	0x0800f111
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f0b8:	88fa      	ldrh	r2, [r7, #6]
 800f0ba:	8a7b      	ldrh	r3, [r7, #18]
 800f0bc:	1ad3      	subs	r3, r2, r3
 800f0be:	005b      	lsls	r3, r3, #1
 800f0c0:	697a      	ldr	r2, [r7, #20]
 800f0c2:	4413      	add	r3, r2
 800f0c4:	881b      	ldrh	r3, [r3, #0]
 800f0c6:	80fb      	strh	r3, [r7, #6]
 800f0c8:	e027      	b.n	800f11a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f0ca:	88fa      	ldrh	r2, [r7, #6]
 800f0cc:	8a7b      	ldrh	r3, [r7, #18]
 800f0ce:	1ad3      	subs	r3, r2, r3
 800f0d0:	b29b      	uxth	r3, r3
 800f0d2:	f003 0301 	and.w	r3, r3, #1
 800f0d6:	b29b      	uxth	r3, r3
 800f0d8:	88fa      	ldrh	r2, [r7, #6]
 800f0da:	1ad3      	subs	r3, r2, r3
 800f0dc:	80fb      	strh	r3, [r7, #6]
 800f0de:	e01c      	b.n	800f11a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f0e0:	88fb      	ldrh	r3, [r7, #6]
 800f0e2:	3b10      	subs	r3, #16
 800f0e4:	80fb      	strh	r3, [r7, #6]
 800f0e6:	e018      	b.n	800f11a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f0e8:	88fb      	ldrh	r3, [r7, #6]
 800f0ea:	3b20      	subs	r3, #32
 800f0ec:	80fb      	strh	r3, [r7, #6]
 800f0ee:	e014      	b.n	800f11a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f0f0:	88fb      	ldrh	r3, [r7, #6]
 800f0f2:	3b30      	subs	r3, #48	; 0x30
 800f0f4:	80fb      	strh	r3, [r7, #6]
 800f0f6:	e010      	b.n	800f11a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f0f8:	88fb      	ldrh	r3, [r7, #6]
 800f0fa:	3b1a      	subs	r3, #26
 800f0fc:	80fb      	strh	r3, [r7, #6]
 800f0fe:	e00c      	b.n	800f11a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f100:	88fb      	ldrh	r3, [r7, #6]
 800f102:	3308      	adds	r3, #8
 800f104:	80fb      	strh	r3, [r7, #6]
 800f106:	e008      	b.n	800f11a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f108:	88fb      	ldrh	r3, [r7, #6]
 800f10a:	3b50      	subs	r3, #80	; 0x50
 800f10c:	80fb      	strh	r3, [r7, #6]
 800f10e:	e004      	b.n	800f11a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f110:	88fb      	ldrh	r3, [r7, #6]
 800f112:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800f116:	80fb      	strh	r3, [r7, #6]
 800f118:	bf00      	nop
			}
			break;
 800f11a:	e008      	b.n	800f12e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f11c:	89fb      	ldrh	r3, [r7, #14]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d195      	bne.n	800f04e <ff_wtoupper+0x1a>
 800f122:	8a3b      	ldrh	r3, [r7, #16]
 800f124:	005b      	lsls	r3, r3, #1
 800f126:	697a      	ldr	r2, [r7, #20]
 800f128:	4413      	add	r3, r2
 800f12a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f12c:	e78f      	b.n	800f04e <ff_wtoupper+0x1a>
			break;
 800f12e:	bf00      	nop
	}

	return chr;
 800f130:	88fb      	ldrh	r3, [r7, #6]
}
 800f132:	4618      	mov	r0, r3
 800f134:	371c      	adds	r7, #28
 800f136:	46bd      	mov	sp, r7
 800f138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f13c:	4770      	bx	lr
 800f13e:	bf00      	nop
 800f140:	08012dbc 	.word	0x08012dbc
 800f144:	08012fb0 	.word	0x08012fb0

0800f148 <__errno>:
 800f148:	4b01      	ldr	r3, [pc, #4]	; (800f150 <__errno+0x8>)
 800f14a:	6818      	ldr	r0, [r3, #0]
 800f14c:	4770      	bx	lr
 800f14e:	bf00      	nop
 800f150:	20000028 	.word	0x20000028

0800f154 <__libc_init_array>:
 800f154:	b570      	push	{r4, r5, r6, lr}
 800f156:	4e0d      	ldr	r6, [pc, #52]	; (800f18c <__libc_init_array+0x38>)
 800f158:	4c0d      	ldr	r4, [pc, #52]	; (800f190 <__libc_init_array+0x3c>)
 800f15a:	1ba4      	subs	r4, r4, r6
 800f15c:	10a4      	asrs	r4, r4, #2
 800f15e:	2500      	movs	r5, #0
 800f160:	42a5      	cmp	r5, r4
 800f162:	d109      	bne.n	800f178 <__libc_init_array+0x24>
 800f164:	4e0b      	ldr	r6, [pc, #44]	; (800f194 <__libc_init_array+0x40>)
 800f166:	4c0c      	ldr	r4, [pc, #48]	; (800f198 <__libc_init_array+0x44>)
 800f168:	f003 fc90 	bl	8012a8c <_init>
 800f16c:	1ba4      	subs	r4, r4, r6
 800f16e:	10a4      	asrs	r4, r4, #2
 800f170:	2500      	movs	r5, #0
 800f172:	42a5      	cmp	r5, r4
 800f174:	d105      	bne.n	800f182 <__libc_init_array+0x2e>
 800f176:	bd70      	pop	{r4, r5, r6, pc}
 800f178:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f17c:	4798      	blx	r3
 800f17e:	3501      	adds	r5, #1
 800f180:	e7ee      	b.n	800f160 <__libc_init_array+0xc>
 800f182:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f186:	4798      	blx	r3
 800f188:	3501      	adds	r5, #1
 800f18a:	e7f2      	b.n	800f172 <__libc_init_array+0x1e>
 800f18c:	08013328 	.word	0x08013328
 800f190:	08013328 	.word	0x08013328
 800f194:	08013328 	.word	0x08013328
 800f198:	0801332c 	.word	0x0801332c

0800f19c <memset>:
 800f19c:	4402      	add	r2, r0
 800f19e:	4603      	mov	r3, r0
 800f1a0:	4293      	cmp	r3, r2
 800f1a2:	d100      	bne.n	800f1a6 <memset+0xa>
 800f1a4:	4770      	bx	lr
 800f1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800f1aa:	e7f9      	b.n	800f1a0 <memset+0x4>

0800f1ac <__cvt>:
 800f1ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1ae:	ed2d 8b02 	vpush	{d8}
 800f1b2:	eeb0 8b40 	vmov.f64	d8, d0
 800f1b6:	b085      	sub	sp, #20
 800f1b8:	4617      	mov	r7, r2
 800f1ba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f1bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f1be:	ee18 2a90 	vmov	r2, s17
 800f1c2:	f025 0520 	bic.w	r5, r5, #32
 800f1c6:	2a00      	cmp	r2, #0
 800f1c8:	bfb6      	itet	lt
 800f1ca:	222d      	movlt	r2, #45	; 0x2d
 800f1cc:	2200      	movge	r2, #0
 800f1ce:	eeb1 8b40 	vneglt.f64	d8, d0
 800f1d2:	2d46      	cmp	r5, #70	; 0x46
 800f1d4:	460c      	mov	r4, r1
 800f1d6:	701a      	strb	r2, [r3, #0]
 800f1d8:	d004      	beq.n	800f1e4 <__cvt+0x38>
 800f1da:	2d45      	cmp	r5, #69	; 0x45
 800f1dc:	d100      	bne.n	800f1e0 <__cvt+0x34>
 800f1de:	3401      	adds	r4, #1
 800f1e0:	2102      	movs	r1, #2
 800f1e2:	e000      	b.n	800f1e6 <__cvt+0x3a>
 800f1e4:	2103      	movs	r1, #3
 800f1e6:	ab03      	add	r3, sp, #12
 800f1e8:	9301      	str	r3, [sp, #4]
 800f1ea:	ab02      	add	r3, sp, #8
 800f1ec:	9300      	str	r3, [sp, #0]
 800f1ee:	4622      	mov	r2, r4
 800f1f0:	4633      	mov	r3, r6
 800f1f2:	eeb0 0b48 	vmov.f64	d0, d8
 800f1f6:	f001 fd1f 	bl	8010c38 <_dtoa_r>
 800f1fa:	2d47      	cmp	r5, #71	; 0x47
 800f1fc:	d101      	bne.n	800f202 <__cvt+0x56>
 800f1fe:	07fb      	lsls	r3, r7, #31
 800f200:	d51e      	bpl.n	800f240 <__cvt+0x94>
 800f202:	2d46      	cmp	r5, #70	; 0x46
 800f204:	eb00 0304 	add.w	r3, r0, r4
 800f208:	d10c      	bne.n	800f224 <__cvt+0x78>
 800f20a:	7802      	ldrb	r2, [r0, #0]
 800f20c:	2a30      	cmp	r2, #48	; 0x30
 800f20e:	d107      	bne.n	800f220 <__cvt+0x74>
 800f210:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f218:	bf1c      	itt	ne
 800f21a:	f1c4 0401 	rsbne	r4, r4, #1
 800f21e:	6034      	strne	r4, [r6, #0]
 800f220:	6832      	ldr	r2, [r6, #0]
 800f222:	4413      	add	r3, r2
 800f224:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f22c:	d007      	beq.n	800f23e <__cvt+0x92>
 800f22e:	2130      	movs	r1, #48	; 0x30
 800f230:	9a03      	ldr	r2, [sp, #12]
 800f232:	429a      	cmp	r2, r3
 800f234:	d204      	bcs.n	800f240 <__cvt+0x94>
 800f236:	1c54      	adds	r4, r2, #1
 800f238:	9403      	str	r4, [sp, #12]
 800f23a:	7011      	strb	r1, [r2, #0]
 800f23c:	e7f8      	b.n	800f230 <__cvt+0x84>
 800f23e:	9303      	str	r3, [sp, #12]
 800f240:	9b03      	ldr	r3, [sp, #12]
 800f242:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f244:	1a1b      	subs	r3, r3, r0
 800f246:	6013      	str	r3, [r2, #0]
 800f248:	b005      	add	sp, #20
 800f24a:	ecbd 8b02 	vpop	{d8}
 800f24e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f250 <__exponent>:
 800f250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f252:	2900      	cmp	r1, #0
 800f254:	4604      	mov	r4, r0
 800f256:	bfba      	itte	lt
 800f258:	4249      	neglt	r1, r1
 800f25a:	232d      	movlt	r3, #45	; 0x2d
 800f25c:	232b      	movge	r3, #43	; 0x2b
 800f25e:	2909      	cmp	r1, #9
 800f260:	f804 2b02 	strb.w	r2, [r4], #2
 800f264:	7043      	strb	r3, [r0, #1]
 800f266:	dd20      	ble.n	800f2aa <__exponent+0x5a>
 800f268:	f10d 0307 	add.w	r3, sp, #7
 800f26c:	461f      	mov	r7, r3
 800f26e:	260a      	movs	r6, #10
 800f270:	fb91 f5f6 	sdiv	r5, r1, r6
 800f274:	fb06 1115 	mls	r1, r6, r5, r1
 800f278:	3130      	adds	r1, #48	; 0x30
 800f27a:	2d09      	cmp	r5, #9
 800f27c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f280:	f103 32ff 	add.w	r2, r3, #4294967295
 800f284:	4629      	mov	r1, r5
 800f286:	dc09      	bgt.n	800f29c <__exponent+0x4c>
 800f288:	3130      	adds	r1, #48	; 0x30
 800f28a:	3b02      	subs	r3, #2
 800f28c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f290:	42bb      	cmp	r3, r7
 800f292:	4622      	mov	r2, r4
 800f294:	d304      	bcc.n	800f2a0 <__exponent+0x50>
 800f296:	1a10      	subs	r0, r2, r0
 800f298:	b003      	add	sp, #12
 800f29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f29c:	4613      	mov	r3, r2
 800f29e:	e7e7      	b.n	800f270 <__exponent+0x20>
 800f2a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2a4:	f804 2b01 	strb.w	r2, [r4], #1
 800f2a8:	e7f2      	b.n	800f290 <__exponent+0x40>
 800f2aa:	2330      	movs	r3, #48	; 0x30
 800f2ac:	4419      	add	r1, r3
 800f2ae:	7083      	strb	r3, [r0, #2]
 800f2b0:	1d02      	adds	r2, r0, #4
 800f2b2:	70c1      	strb	r1, [r0, #3]
 800f2b4:	e7ef      	b.n	800f296 <__exponent+0x46>
	...

0800f2b8 <_printf_float>:
 800f2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2bc:	b08d      	sub	sp, #52	; 0x34
 800f2be:	460c      	mov	r4, r1
 800f2c0:	4616      	mov	r6, r2
 800f2c2:	461f      	mov	r7, r3
 800f2c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800f2c8:	4605      	mov	r5, r0
 800f2ca:	f002 fd2d 	bl	8011d28 <_localeconv_r>
 800f2ce:	f8d0 b000 	ldr.w	fp, [r0]
 800f2d2:	4658      	mov	r0, fp
 800f2d4:	f7f0 ffb4 	bl	8000240 <strlen>
 800f2d8:	2300      	movs	r3, #0
 800f2da:	930a      	str	r3, [sp, #40]	; 0x28
 800f2dc:	f8d8 3000 	ldr.w	r3, [r8]
 800f2e0:	9005      	str	r0, [sp, #20]
 800f2e2:	3307      	adds	r3, #7
 800f2e4:	f023 0307 	bic.w	r3, r3, #7
 800f2e8:	f103 0108 	add.w	r1, r3, #8
 800f2ec:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f2f0:	6822      	ldr	r2, [r4, #0]
 800f2f2:	f8c8 1000 	str.w	r1, [r8]
 800f2f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f2fa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800f2fe:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 800f588 <_printf_float+0x2d0>
 800f302:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800f306:	eeb0 6bc0 	vabs.f64	d6, d0
 800f30a:	eeb4 6b47 	vcmp.f64	d6, d7
 800f30e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f312:	dd24      	ble.n	800f35e <_printf_float+0xa6>
 800f314:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f31c:	d502      	bpl.n	800f324 <_printf_float+0x6c>
 800f31e:	232d      	movs	r3, #45	; 0x2d
 800f320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f324:	499a      	ldr	r1, [pc, #616]	; (800f590 <_printf_float+0x2d8>)
 800f326:	4b9b      	ldr	r3, [pc, #620]	; (800f594 <_printf_float+0x2dc>)
 800f328:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f32c:	bf8c      	ite	hi
 800f32e:	4688      	movhi	r8, r1
 800f330:	4698      	movls	r8, r3
 800f332:	f022 0204 	bic.w	r2, r2, #4
 800f336:	2303      	movs	r3, #3
 800f338:	6123      	str	r3, [r4, #16]
 800f33a:	6022      	str	r2, [r4, #0]
 800f33c:	f04f 0a00 	mov.w	sl, #0
 800f340:	9700      	str	r7, [sp, #0]
 800f342:	4633      	mov	r3, r6
 800f344:	aa0b      	add	r2, sp, #44	; 0x2c
 800f346:	4621      	mov	r1, r4
 800f348:	4628      	mov	r0, r5
 800f34a:	f000 f9e1 	bl	800f710 <_printf_common>
 800f34e:	3001      	adds	r0, #1
 800f350:	f040 8089 	bne.w	800f466 <_printf_float+0x1ae>
 800f354:	f04f 30ff 	mov.w	r0, #4294967295
 800f358:	b00d      	add	sp, #52	; 0x34
 800f35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f35e:	eeb4 0b40 	vcmp.f64	d0, d0
 800f362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f366:	d702      	bvc.n	800f36e <_printf_float+0xb6>
 800f368:	498b      	ldr	r1, [pc, #556]	; (800f598 <_printf_float+0x2e0>)
 800f36a:	4b8c      	ldr	r3, [pc, #560]	; (800f59c <_printf_float+0x2e4>)
 800f36c:	e7dc      	b.n	800f328 <_printf_float+0x70>
 800f36e:	6861      	ldr	r1, [r4, #4]
 800f370:	1c4b      	adds	r3, r1, #1
 800f372:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f376:	ab0a      	add	r3, sp, #40	; 0x28
 800f378:	a809      	add	r0, sp, #36	; 0x24
 800f37a:	d13b      	bne.n	800f3f4 <_printf_float+0x13c>
 800f37c:	2106      	movs	r1, #6
 800f37e:	6061      	str	r1, [r4, #4]
 800f380:	f04f 0c00 	mov.w	ip, #0
 800f384:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800f388:	e9cd 0900 	strd	r0, r9, [sp]
 800f38c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f390:	6022      	str	r2, [r4, #0]
 800f392:	6861      	ldr	r1, [r4, #4]
 800f394:	4628      	mov	r0, r5
 800f396:	f7ff ff09 	bl	800f1ac <__cvt>
 800f39a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800f39e:	2b47      	cmp	r3, #71	; 0x47
 800f3a0:	4680      	mov	r8, r0
 800f3a2:	d109      	bne.n	800f3b8 <_printf_float+0x100>
 800f3a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3a6:	1cd8      	adds	r0, r3, #3
 800f3a8:	db02      	blt.n	800f3b0 <_printf_float+0xf8>
 800f3aa:	6862      	ldr	r2, [r4, #4]
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	dd47      	ble.n	800f440 <_printf_float+0x188>
 800f3b0:	f1a9 0902 	sub.w	r9, r9, #2
 800f3b4:	fa5f f989 	uxtb.w	r9, r9
 800f3b8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f3bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3be:	d824      	bhi.n	800f40a <_printf_float+0x152>
 800f3c0:	3901      	subs	r1, #1
 800f3c2:	464a      	mov	r2, r9
 800f3c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f3c8:	9109      	str	r1, [sp, #36]	; 0x24
 800f3ca:	f7ff ff41 	bl	800f250 <__exponent>
 800f3ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3d0:	1813      	adds	r3, r2, r0
 800f3d2:	2a01      	cmp	r2, #1
 800f3d4:	4682      	mov	sl, r0
 800f3d6:	6123      	str	r3, [r4, #16]
 800f3d8:	dc02      	bgt.n	800f3e0 <_printf_float+0x128>
 800f3da:	6822      	ldr	r2, [r4, #0]
 800f3dc:	07d1      	lsls	r1, r2, #31
 800f3de:	d501      	bpl.n	800f3e4 <_printf_float+0x12c>
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	6123      	str	r3, [r4, #16]
 800f3e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d0a9      	beq.n	800f340 <_printf_float+0x88>
 800f3ec:	232d      	movs	r3, #45	; 0x2d
 800f3ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f3f2:	e7a5      	b.n	800f340 <_printf_float+0x88>
 800f3f4:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 800f3f8:	f000 8178 	beq.w	800f6ec <_printf_float+0x434>
 800f3fc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f400:	d1be      	bne.n	800f380 <_printf_float+0xc8>
 800f402:	2900      	cmp	r1, #0
 800f404:	d1bc      	bne.n	800f380 <_printf_float+0xc8>
 800f406:	2101      	movs	r1, #1
 800f408:	e7b9      	b.n	800f37e <_printf_float+0xc6>
 800f40a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800f40e:	d119      	bne.n	800f444 <_printf_float+0x18c>
 800f410:	2900      	cmp	r1, #0
 800f412:	6863      	ldr	r3, [r4, #4]
 800f414:	dd0c      	ble.n	800f430 <_printf_float+0x178>
 800f416:	6121      	str	r1, [r4, #16]
 800f418:	b913      	cbnz	r3, 800f420 <_printf_float+0x168>
 800f41a:	6822      	ldr	r2, [r4, #0]
 800f41c:	07d2      	lsls	r2, r2, #31
 800f41e:	d502      	bpl.n	800f426 <_printf_float+0x16e>
 800f420:	3301      	adds	r3, #1
 800f422:	440b      	add	r3, r1
 800f424:	6123      	str	r3, [r4, #16]
 800f426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f428:	65a3      	str	r3, [r4, #88]	; 0x58
 800f42a:	f04f 0a00 	mov.w	sl, #0
 800f42e:	e7d9      	b.n	800f3e4 <_printf_float+0x12c>
 800f430:	b913      	cbnz	r3, 800f438 <_printf_float+0x180>
 800f432:	6822      	ldr	r2, [r4, #0]
 800f434:	07d0      	lsls	r0, r2, #31
 800f436:	d501      	bpl.n	800f43c <_printf_float+0x184>
 800f438:	3302      	adds	r3, #2
 800f43a:	e7f3      	b.n	800f424 <_printf_float+0x16c>
 800f43c:	2301      	movs	r3, #1
 800f43e:	e7f1      	b.n	800f424 <_printf_float+0x16c>
 800f440:	f04f 0967 	mov.w	r9, #103	; 0x67
 800f444:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f448:	4293      	cmp	r3, r2
 800f44a:	db05      	blt.n	800f458 <_printf_float+0x1a0>
 800f44c:	6822      	ldr	r2, [r4, #0]
 800f44e:	6123      	str	r3, [r4, #16]
 800f450:	07d1      	lsls	r1, r2, #31
 800f452:	d5e8      	bpl.n	800f426 <_printf_float+0x16e>
 800f454:	3301      	adds	r3, #1
 800f456:	e7e5      	b.n	800f424 <_printf_float+0x16c>
 800f458:	2b00      	cmp	r3, #0
 800f45a:	bfd4      	ite	le
 800f45c:	f1c3 0302 	rsble	r3, r3, #2
 800f460:	2301      	movgt	r3, #1
 800f462:	4413      	add	r3, r2
 800f464:	e7de      	b.n	800f424 <_printf_float+0x16c>
 800f466:	6823      	ldr	r3, [r4, #0]
 800f468:	055a      	lsls	r2, r3, #21
 800f46a:	d407      	bmi.n	800f47c <_printf_float+0x1c4>
 800f46c:	6923      	ldr	r3, [r4, #16]
 800f46e:	4642      	mov	r2, r8
 800f470:	4631      	mov	r1, r6
 800f472:	4628      	mov	r0, r5
 800f474:	47b8      	blx	r7
 800f476:	3001      	adds	r0, #1
 800f478:	d12a      	bne.n	800f4d0 <_printf_float+0x218>
 800f47a:	e76b      	b.n	800f354 <_printf_float+0x9c>
 800f47c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f480:	f240 80de 	bls.w	800f640 <_printf_float+0x388>
 800f484:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800f488:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f490:	d133      	bne.n	800f4fa <_printf_float+0x242>
 800f492:	2301      	movs	r3, #1
 800f494:	4a42      	ldr	r2, [pc, #264]	; (800f5a0 <_printf_float+0x2e8>)
 800f496:	4631      	mov	r1, r6
 800f498:	4628      	mov	r0, r5
 800f49a:	47b8      	blx	r7
 800f49c:	3001      	adds	r0, #1
 800f49e:	f43f af59 	beq.w	800f354 <_printf_float+0x9c>
 800f4a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4a6:	429a      	cmp	r2, r3
 800f4a8:	db02      	blt.n	800f4b0 <_printf_float+0x1f8>
 800f4aa:	6823      	ldr	r3, [r4, #0]
 800f4ac:	07d8      	lsls	r0, r3, #31
 800f4ae:	d50f      	bpl.n	800f4d0 <_printf_float+0x218>
 800f4b0:	9b05      	ldr	r3, [sp, #20]
 800f4b2:	465a      	mov	r2, fp
 800f4b4:	4631      	mov	r1, r6
 800f4b6:	4628      	mov	r0, r5
 800f4b8:	47b8      	blx	r7
 800f4ba:	3001      	adds	r0, #1
 800f4bc:	f43f af4a 	beq.w	800f354 <_printf_float+0x9c>
 800f4c0:	f04f 0800 	mov.w	r8, #0
 800f4c4:	f104 091a 	add.w	r9, r4, #26
 800f4c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4ca:	3b01      	subs	r3, #1
 800f4cc:	4543      	cmp	r3, r8
 800f4ce:	dc09      	bgt.n	800f4e4 <_printf_float+0x22c>
 800f4d0:	6823      	ldr	r3, [r4, #0]
 800f4d2:	079b      	lsls	r3, r3, #30
 800f4d4:	f100 8105 	bmi.w	800f6e2 <_printf_float+0x42a>
 800f4d8:	68e0      	ldr	r0, [r4, #12]
 800f4da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4dc:	4298      	cmp	r0, r3
 800f4de:	bfb8      	it	lt
 800f4e0:	4618      	movlt	r0, r3
 800f4e2:	e739      	b.n	800f358 <_printf_float+0xa0>
 800f4e4:	2301      	movs	r3, #1
 800f4e6:	464a      	mov	r2, r9
 800f4e8:	4631      	mov	r1, r6
 800f4ea:	4628      	mov	r0, r5
 800f4ec:	47b8      	blx	r7
 800f4ee:	3001      	adds	r0, #1
 800f4f0:	f43f af30 	beq.w	800f354 <_printf_float+0x9c>
 800f4f4:	f108 0801 	add.w	r8, r8, #1
 800f4f8:	e7e6      	b.n	800f4c8 <_printf_float+0x210>
 800f4fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	dc2b      	bgt.n	800f558 <_printf_float+0x2a0>
 800f500:	2301      	movs	r3, #1
 800f502:	4a27      	ldr	r2, [pc, #156]	; (800f5a0 <_printf_float+0x2e8>)
 800f504:	4631      	mov	r1, r6
 800f506:	4628      	mov	r0, r5
 800f508:	47b8      	blx	r7
 800f50a:	3001      	adds	r0, #1
 800f50c:	f43f af22 	beq.w	800f354 <_printf_float+0x9c>
 800f510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f512:	b923      	cbnz	r3, 800f51e <_printf_float+0x266>
 800f514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f516:	b913      	cbnz	r3, 800f51e <_printf_float+0x266>
 800f518:	6823      	ldr	r3, [r4, #0]
 800f51a:	07d9      	lsls	r1, r3, #31
 800f51c:	d5d8      	bpl.n	800f4d0 <_printf_float+0x218>
 800f51e:	9b05      	ldr	r3, [sp, #20]
 800f520:	465a      	mov	r2, fp
 800f522:	4631      	mov	r1, r6
 800f524:	4628      	mov	r0, r5
 800f526:	47b8      	blx	r7
 800f528:	3001      	adds	r0, #1
 800f52a:	f43f af13 	beq.w	800f354 <_printf_float+0x9c>
 800f52e:	f04f 0900 	mov.w	r9, #0
 800f532:	f104 0a1a 	add.w	sl, r4, #26
 800f536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f538:	425b      	negs	r3, r3
 800f53a:	454b      	cmp	r3, r9
 800f53c:	dc01      	bgt.n	800f542 <_printf_float+0x28a>
 800f53e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f540:	e795      	b.n	800f46e <_printf_float+0x1b6>
 800f542:	2301      	movs	r3, #1
 800f544:	4652      	mov	r2, sl
 800f546:	4631      	mov	r1, r6
 800f548:	4628      	mov	r0, r5
 800f54a:	47b8      	blx	r7
 800f54c:	3001      	adds	r0, #1
 800f54e:	f43f af01 	beq.w	800f354 <_printf_float+0x9c>
 800f552:	f109 0901 	add.w	r9, r9, #1
 800f556:	e7ee      	b.n	800f536 <_printf_float+0x27e>
 800f558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f55a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f55c:	429a      	cmp	r2, r3
 800f55e:	bfa8      	it	ge
 800f560:	461a      	movge	r2, r3
 800f562:	2a00      	cmp	r2, #0
 800f564:	4691      	mov	r9, r2
 800f566:	dd07      	ble.n	800f578 <_printf_float+0x2c0>
 800f568:	4613      	mov	r3, r2
 800f56a:	4631      	mov	r1, r6
 800f56c:	4642      	mov	r2, r8
 800f56e:	4628      	mov	r0, r5
 800f570:	47b8      	blx	r7
 800f572:	3001      	adds	r0, #1
 800f574:	f43f aeee 	beq.w	800f354 <_printf_float+0x9c>
 800f578:	f104 031a 	add.w	r3, r4, #26
 800f57c:	f04f 0a00 	mov.w	sl, #0
 800f580:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f584:	9307      	str	r3, [sp, #28]
 800f586:	e017      	b.n	800f5b8 <_printf_float+0x300>
 800f588:	ffffffff 	.word	0xffffffff
 800f58c:	7fefffff 	.word	0x7fefffff
 800f590:	08013070 	.word	0x08013070
 800f594:	0801306c 	.word	0x0801306c
 800f598:	08013078 	.word	0x08013078
 800f59c:	08013074 	.word	0x08013074
 800f5a0:	0801307c 	.word	0x0801307c
 800f5a4:	2301      	movs	r3, #1
 800f5a6:	9a07      	ldr	r2, [sp, #28]
 800f5a8:	4631      	mov	r1, r6
 800f5aa:	4628      	mov	r0, r5
 800f5ac:	47b8      	blx	r7
 800f5ae:	3001      	adds	r0, #1
 800f5b0:	f43f aed0 	beq.w	800f354 <_printf_float+0x9c>
 800f5b4:	f10a 0a01 	add.w	sl, sl, #1
 800f5b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f5ba:	9306      	str	r3, [sp, #24]
 800f5bc:	eba3 0309 	sub.w	r3, r3, r9
 800f5c0:	4553      	cmp	r3, sl
 800f5c2:	dcef      	bgt.n	800f5a4 <_printf_float+0x2ec>
 800f5c4:	9b06      	ldr	r3, [sp, #24]
 800f5c6:	4498      	add	r8, r3
 800f5c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5cc:	429a      	cmp	r2, r3
 800f5ce:	db15      	blt.n	800f5fc <_printf_float+0x344>
 800f5d0:	6823      	ldr	r3, [r4, #0]
 800f5d2:	07da      	lsls	r2, r3, #31
 800f5d4:	d412      	bmi.n	800f5fc <_printf_float+0x344>
 800f5d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5d8:	9a06      	ldr	r2, [sp, #24]
 800f5da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5dc:	1a9a      	subs	r2, r3, r2
 800f5de:	eba3 0a01 	sub.w	sl, r3, r1
 800f5e2:	4592      	cmp	sl, r2
 800f5e4:	bfa8      	it	ge
 800f5e6:	4692      	movge	sl, r2
 800f5e8:	f1ba 0f00 	cmp.w	sl, #0
 800f5ec:	dc0e      	bgt.n	800f60c <_printf_float+0x354>
 800f5ee:	f04f 0800 	mov.w	r8, #0
 800f5f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f5f6:	f104 091a 	add.w	r9, r4, #26
 800f5fa:	e019      	b.n	800f630 <_printf_float+0x378>
 800f5fc:	9b05      	ldr	r3, [sp, #20]
 800f5fe:	465a      	mov	r2, fp
 800f600:	4631      	mov	r1, r6
 800f602:	4628      	mov	r0, r5
 800f604:	47b8      	blx	r7
 800f606:	3001      	adds	r0, #1
 800f608:	d1e5      	bne.n	800f5d6 <_printf_float+0x31e>
 800f60a:	e6a3      	b.n	800f354 <_printf_float+0x9c>
 800f60c:	4653      	mov	r3, sl
 800f60e:	4642      	mov	r2, r8
 800f610:	4631      	mov	r1, r6
 800f612:	4628      	mov	r0, r5
 800f614:	47b8      	blx	r7
 800f616:	3001      	adds	r0, #1
 800f618:	d1e9      	bne.n	800f5ee <_printf_float+0x336>
 800f61a:	e69b      	b.n	800f354 <_printf_float+0x9c>
 800f61c:	2301      	movs	r3, #1
 800f61e:	464a      	mov	r2, r9
 800f620:	4631      	mov	r1, r6
 800f622:	4628      	mov	r0, r5
 800f624:	47b8      	blx	r7
 800f626:	3001      	adds	r0, #1
 800f628:	f43f ae94 	beq.w	800f354 <_printf_float+0x9c>
 800f62c:	f108 0801 	add.w	r8, r8, #1
 800f630:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f634:	1a9b      	subs	r3, r3, r2
 800f636:	eba3 030a 	sub.w	r3, r3, sl
 800f63a:	4543      	cmp	r3, r8
 800f63c:	dcee      	bgt.n	800f61c <_printf_float+0x364>
 800f63e:	e747      	b.n	800f4d0 <_printf_float+0x218>
 800f640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f642:	2a01      	cmp	r2, #1
 800f644:	dc01      	bgt.n	800f64a <_printf_float+0x392>
 800f646:	07db      	lsls	r3, r3, #31
 800f648:	d539      	bpl.n	800f6be <_printf_float+0x406>
 800f64a:	2301      	movs	r3, #1
 800f64c:	4642      	mov	r2, r8
 800f64e:	4631      	mov	r1, r6
 800f650:	4628      	mov	r0, r5
 800f652:	47b8      	blx	r7
 800f654:	3001      	adds	r0, #1
 800f656:	f43f ae7d 	beq.w	800f354 <_printf_float+0x9c>
 800f65a:	9b05      	ldr	r3, [sp, #20]
 800f65c:	465a      	mov	r2, fp
 800f65e:	4631      	mov	r1, r6
 800f660:	4628      	mov	r0, r5
 800f662:	47b8      	blx	r7
 800f664:	3001      	adds	r0, #1
 800f666:	f108 0801 	add.w	r8, r8, #1
 800f66a:	f43f ae73 	beq.w	800f354 <_printf_float+0x9c>
 800f66e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800f672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f674:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67c:	f103 33ff 	add.w	r3, r3, #4294967295
 800f680:	d018      	beq.n	800f6b4 <_printf_float+0x3fc>
 800f682:	4642      	mov	r2, r8
 800f684:	4631      	mov	r1, r6
 800f686:	4628      	mov	r0, r5
 800f688:	47b8      	blx	r7
 800f68a:	3001      	adds	r0, #1
 800f68c:	d10e      	bne.n	800f6ac <_printf_float+0x3f4>
 800f68e:	e661      	b.n	800f354 <_printf_float+0x9c>
 800f690:	2301      	movs	r3, #1
 800f692:	464a      	mov	r2, r9
 800f694:	4631      	mov	r1, r6
 800f696:	4628      	mov	r0, r5
 800f698:	47b8      	blx	r7
 800f69a:	3001      	adds	r0, #1
 800f69c:	f43f ae5a 	beq.w	800f354 <_printf_float+0x9c>
 800f6a0:	f108 0801 	add.w	r8, r8, #1
 800f6a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6a6:	3b01      	subs	r3, #1
 800f6a8:	4543      	cmp	r3, r8
 800f6aa:	dcf1      	bgt.n	800f690 <_printf_float+0x3d8>
 800f6ac:	4653      	mov	r3, sl
 800f6ae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f6b2:	e6dd      	b.n	800f470 <_printf_float+0x1b8>
 800f6b4:	f04f 0800 	mov.w	r8, #0
 800f6b8:	f104 091a 	add.w	r9, r4, #26
 800f6bc:	e7f2      	b.n	800f6a4 <_printf_float+0x3ec>
 800f6be:	2301      	movs	r3, #1
 800f6c0:	e7df      	b.n	800f682 <_printf_float+0x3ca>
 800f6c2:	2301      	movs	r3, #1
 800f6c4:	464a      	mov	r2, r9
 800f6c6:	4631      	mov	r1, r6
 800f6c8:	4628      	mov	r0, r5
 800f6ca:	47b8      	blx	r7
 800f6cc:	3001      	adds	r0, #1
 800f6ce:	f43f ae41 	beq.w	800f354 <_printf_float+0x9c>
 800f6d2:	f108 0801 	add.w	r8, r8, #1
 800f6d6:	68e3      	ldr	r3, [r4, #12]
 800f6d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f6da:	1a9b      	subs	r3, r3, r2
 800f6dc:	4543      	cmp	r3, r8
 800f6de:	dcf0      	bgt.n	800f6c2 <_printf_float+0x40a>
 800f6e0:	e6fa      	b.n	800f4d8 <_printf_float+0x220>
 800f6e2:	f04f 0800 	mov.w	r8, #0
 800f6e6:	f104 0919 	add.w	r9, r4, #25
 800f6ea:	e7f4      	b.n	800f6d6 <_printf_float+0x41e>
 800f6ec:	2900      	cmp	r1, #0
 800f6ee:	f43f ae8a 	beq.w	800f406 <_printf_float+0x14e>
 800f6f2:	f04f 0c00 	mov.w	ip, #0
 800f6f6:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800f6fa:	e9cd 0900 	strd	r0, r9, [sp]
 800f6fe:	6022      	str	r2, [r4, #0]
 800f700:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f704:	4628      	mov	r0, r5
 800f706:	f7ff fd51 	bl	800f1ac <__cvt>
 800f70a:	4680      	mov	r8, r0
 800f70c:	e64a      	b.n	800f3a4 <_printf_float+0xec>
 800f70e:	bf00      	nop

0800f710 <_printf_common>:
 800f710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f714:	4691      	mov	r9, r2
 800f716:	461f      	mov	r7, r3
 800f718:	688a      	ldr	r2, [r1, #8]
 800f71a:	690b      	ldr	r3, [r1, #16]
 800f71c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f720:	4293      	cmp	r3, r2
 800f722:	bfb8      	it	lt
 800f724:	4613      	movlt	r3, r2
 800f726:	f8c9 3000 	str.w	r3, [r9]
 800f72a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f72e:	4606      	mov	r6, r0
 800f730:	460c      	mov	r4, r1
 800f732:	b112      	cbz	r2, 800f73a <_printf_common+0x2a>
 800f734:	3301      	adds	r3, #1
 800f736:	f8c9 3000 	str.w	r3, [r9]
 800f73a:	6823      	ldr	r3, [r4, #0]
 800f73c:	0699      	lsls	r1, r3, #26
 800f73e:	bf42      	ittt	mi
 800f740:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f744:	3302      	addmi	r3, #2
 800f746:	f8c9 3000 	strmi.w	r3, [r9]
 800f74a:	6825      	ldr	r5, [r4, #0]
 800f74c:	f015 0506 	ands.w	r5, r5, #6
 800f750:	d107      	bne.n	800f762 <_printf_common+0x52>
 800f752:	f104 0a19 	add.w	sl, r4, #25
 800f756:	68e3      	ldr	r3, [r4, #12]
 800f758:	f8d9 2000 	ldr.w	r2, [r9]
 800f75c:	1a9b      	subs	r3, r3, r2
 800f75e:	42ab      	cmp	r3, r5
 800f760:	dc28      	bgt.n	800f7b4 <_printf_common+0xa4>
 800f762:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f766:	6822      	ldr	r2, [r4, #0]
 800f768:	3300      	adds	r3, #0
 800f76a:	bf18      	it	ne
 800f76c:	2301      	movne	r3, #1
 800f76e:	0692      	lsls	r2, r2, #26
 800f770:	d42d      	bmi.n	800f7ce <_printf_common+0xbe>
 800f772:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f776:	4639      	mov	r1, r7
 800f778:	4630      	mov	r0, r6
 800f77a:	47c0      	blx	r8
 800f77c:	3001      	adds	r0, #1
 800f77e:	d020      	beq.n	800f7c2 <_printf_common+0xb2>
 800f780:	6823      	ldr	r3, [r4, #0]
 800f782:	68e5      	ldr	r5, [r4, #12]
 800f784:	f8d9 2000 	ldr.w	r2, [r9]
 800f788:	f003 0306 	and.w	r3, r3, #6
 800f78c:	2b04      	cmp	r3, #4
 800f78e:	bf08      	it	eq
 800f790:	1aad      	subeq	r5, r5, r2
 800f792:	68a3      	ldr	r3, [r4, #8]
 800f794:	6922      	ldr	r2, [r4, #16]
 800f796:	bf0c      	ite	eq
 800f798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f79c:	2500      	movne	r5, #0
 800f79e:	4293      	cmp	r3, r2
 800f7a0:	bfc4      	itt	gt
 800f7a2:	1a9b      	subgt	r3, r3, r2
 800f7a4:	18ed      	addgt	r5, r5, r3
 800f7a6:	f04f 0900 	mov.w	r9, #0
 800f7aa:	341a      	adds	r4, #26
 800f7ac:	454d      	cmp	r5, r9
 800f7ae:	d11a      	bne.n	800f7e6 <_printf_common+0xd6>
 800f7b0:	2000      	movs	r0, #0
 800f7b2:	e008      	b.n	800f7c6 <_printf_common+0xb6>
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	4652      	mov	r2, sl
 800f7b8:	4639      	mov	r1, r7
 800f7ba:	4630      	mov	r0, r6
 800f7bc:	47c0      	blx	r8
 800f7be:	3001      	adds	r0, #1
 800f7c0:	d103      	bne.n	800f7ca <_printf_common+0xba>
 800f7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800f7c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7ca:	3501      	adds	r5, #1
 800f7cc:	e7c3      	b.n	800f756 <_printf_common+0x46>
 800f7ce:	18e1      	adds	r1, r4, r3
 800f7d0:	1c5a      	adds	r2, r3, #1
 800f7d2:	2030      	movs	r0, #48	; 0x30
 800f7d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f7d8:	4422      	add	r2, r4
 800f7da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f7de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f7e2:	3302      	adds	r3, #2
 800f7e4:	e7c5      	b.n	800f772 <_printf_common+0x62>
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	4622      	mov	r2, r4
 800f7ea:	4639      	mov	r1, r7
 800f7ec:	4630      	mov	r0, r6
 800f7ee:	47c0      	blx	r8
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	d0e6      	beq.n	800f7c2 <_printf_common+0xb2>
 800f7f4:	f109 0901 	add.w	r9, r9, #1
 800f7f8:	e7d8      	b.n	800f7ac <_printf_common+0x9c>
	...

0800f7fc <_printf_i>:
 800f7fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f800:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f804:	460c      	mov	r4, r1
 800f806:	7e09      	ldrb	r1, [r1, #24]
 800f808:	b085      	sub	sp, #20
 800f80a:	296e      	cmp	r1, #110	; 0x6e
 800f80c:	4617      	mov	r7, r2
 800f80e:	4606      	mov	r6, r0
 800f810:	4698      	mov	r8, r3
 800f812:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f814:	f000 80b3 	beq.w	800f97e <_printf_i+0x182>
 800f818:	d822      	bhi.n	800f860 <_printf_i+0x64>
 800f81a:	2963      	cmp	r1, #99	; 0x63
 800f81c:	d036      	beq.n	800f88c <_printf_i+0x90>
 800f81e:	d80a      	bhi.n	800f836 <_printf_i+0x3a>
 800f820:	2900      	cmp	r1, #0
 800f822:	f000 80b9 	beq.w	800f998 <_printf_i+0x19c>
 800f826:	2958      	cmp	r1, #88	; 0x58
 800f828:	f000 8083 	beq.w	800f932 <_printf_i+0x136>
 800f82c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f830:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f834:	e032      	b.n	800f89c <_printf_i+0xa0>
 800f836:	2964      	cmp	r1, #100	; 0x64
 800f838:	d001      	beq.n	800f83e <_printf_i+0x42>
 800f83a:	2969      	cmp	r1, #105	; 0x69
 800f83c:	d1f6      	bne.n	800f82c <_printf_i+0x30>
 800f83e:	6820      	ldr	r0, [r4, #0]
 800f840:	6813      	ldr	r3, [r2, #0]
 800f842:	0605      	lsls	r5, r0, #24
 800f844:	f103 0104 	add.w	r1, r3, #4
 800f848:	d52a      	bpl.n	800f8a0 <_printf_i+0xa4>
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	6011      	str	r1, [r2, #0]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	da03      	bge.n	800f85a <_printf_i+0x5e>
 800f852:	222d      	movs	r2, #45	; 0x2d
 800f854:	425b      	negs	r3, r3
 800f856:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f85a:	486f      	ldr	r0, [pc, #444]	; (800fa18 <_printf_i+0x21c>)
 800f85c:	220a      	movs	r2, #10
 800f85e:	e039      	b.n	800f8d4 <_printf_i+0xd8>
 800f860:	2973      	cmp	r1, #115	; 0x73
 800f862:	f000 809d 	beq.w	800f9a0 <_printf_i+0x1a4>
 800f866:	d808      	bhi.n	800f87a <_printf_i+0x7e>
 800f868:	296f      	cmp	r1, #111	; 0x6f
 800f86a:	d020      	beq.n	800f8ae <_printf_i+0xb2>
 800f86c:	2970      	cmp	r1, #112	; 0x70
 800f86e:	d1dd      	bne.n	800f82c <_printf_i+0x30>
 800f870:	6823      	ldr	r3, [r4, #0]
 800f872:	f043 0320 	orr.w	r3, r3, #32
 800f876:	6023      	str	r3, [r4, #0]
 800f878:	e003      	b.n	800f882 <_printf_i+0x86>
 800f87a:	2975      	cmp	r1, #117	; 0x75
 800f87c:	d017      	beq.n	800f8ae <_printf_i+0xb2>
 800f87e:	2978      	cmp	r1, #120	; 0x78
 800f880:	d1d4      	bne.n	800f82c <_printf_i+0x30>
 800f882:	2378      	movs	r3, #120	; 0x78
 800f884:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f888:	4864      	ldr	r0, [pc, #400]	; (800fa1c <_printf_i+0x220>)
 800f88a:	e055      	b.n	800f938 <_printf_i+0x13c>
 800f88c:	6813      	ldr	r3, [r2, #0]
 800f88e:	1d19      	adds	r1, r3, #4
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	6011      	str	r1, [r2, #0]
 800f894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f89c:	2301      	movs	r3, #1
 800f89e:	e08c      	b.n	800f9ba <_printf_i+0x1be>
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	6011      	str	r1, [r2, #0]
 800f8a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f8a8:	bf18      	it	ne
 800f8aa:	b21b      	sxthne	r3, r3
 800f8ac:	e7cf      	b.n	800f84e <_printf_i+0x52>
 800f8ae:	6813      	ldr	r3, [r2, #0]
 800f8b0:	6825      	ldr	r5, [r4, #0]
 800f8b2:	1d18      	adds	r0, r3, #4
 800f8b4:	6010      	str	r0, [r2, #0]
 800f8b6:	0628      	lsls	r0, r5, #24
 800f8b8:	d501      	bpl.n	800f8be <_printf_i+0xc2>
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	e002      	b.n	800f8c4 <_printf_i+0xc8>
 800f8be:	0668      	lsls	r0, r5, #25
 800f8c0:	d5fb      	bpl.n	800f8ba <_printf_i+0xbe>
 800f8c2:	881b      	ldrh	r3, [r3, #0]
 800f8c4:	4854      	ldr	r0, [pc, #336]	; (800fa18 <_printf_i+0x21c>)
 800f8c6:	296f      	cmp	r1, #111	; 0x6f
 800f8c8:	bf14      	ite	ne
 800f8ca:	220a      	movne	r2, #10
 800f8cc:	2208      	moveq	r2, #8
 800f8ce:	2100      	movs	r1, #0
 800f8d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f8d4:	6865      	ldr	r5, [r4, #4]
 800f8d6:	60a5      	str	r5, [r4, #8]
 800f8d8:	2d00      	cmp	r5, #0
 800f8da:	f2c0 8095 	blt.w	800fa08 <_printf_i+0x20c>
 800f8de:	6821      	ldr	r1, [r4, #0]
 800f8e0:	f021 0104 	bic.w	r1, r1, #4
 800f8e4:	6021      	str	r1, [r4, #0]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d13d      	bne.n	800f966 <_printf_i+0x16a>
 800f8ea:	2d00      	cmp	r5, #0
 800f8ec:	f040 808e 	bne.w	800fa0c <_printf_i+0x210>
 800f8f0:	4665      	mov	r5, ip
 800f8f2:	2a08      	cmp	r2, #8
 800f8f4:	d10b      	bne.n	800f90e <_printf_i+0x112>
 800f8f6:	6823      	ldr	r3, [r4, #0]
 800f8f8:	07db      	lsls	r3, r3, #31
 800f8fa:	d508      	bpl.n	800f90e <_printf_i+0x112>
 800f8fc:	6923      	ldr	r3, [r4, #16]
 800f8fe:	6862      	ldr	r2, [r4, #4]
 800f900:	429a      	cmp	r2, r3
 800f902:	bfde      	ittt	le
 800f904:	2330      	movle	r3, #48	; 0x30
 800f906:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f90a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f90e:	ebac 0305 	sub.w	r3, ip, r5
 800f912:	6123      	str	r3, [r4, #16]
 800f914:	f8cd 8000 	str.w	r8, [sp]
 800f918:	463b      	mov	r3, r7
 800f91a:	aa03      	add	r2, sp, #12
 800f91c:	4621      	mov	r1, r4
 800f91e:	4630      	mov	r0, r6
 800f920:	f7ff fef6 	bl	800f710 <_printf_common>
 800f924:	3001      	adds	r0, #1
 800f926:	d14d      	bne.n	800f9c4 <_printf_i+0x1c8>
 800f928:	f04f 30ff 	mov.w	r0, #4294967295
 800f92c:	b005      	add	sp, #20
 800f92e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f932:	4839      	ldr	r0, [pc, #228]	; (800fa18 <_printf_i+0x21c>)
 800f934:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f938:	6813      	ldr	r3, [r2, #0]
 800f93a:	6821      	ldr	r1, [r4, #0]
 800f93c:	1d1d      	adds	r5, r3, #4
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	6015      	str	r5, [r2, #0]
 800f942:	060a      	lsls	r2, r1, #24
 800f944:	d50b      	bpl.n	800f95e <_printf_i+0x162>
 800f946:	07ca      	lsls	r2, r1, #31
 800f948:	bf44      	itt	mi
 800f94a:	f041 0120 	orrmi.w	r1, r1, #32
 800f94e:	6021      	strmi	r1, [r4, #0]
 800f950:	b91b      	cbnz	r3, 800f95a <_printf_i+0x15e>
 800f952:	6822      	ldr	r2, [r4, #0]
 800f954:	f022 0220 	bic.w	r2, r2, #32
 800f958:	6022      	str	r2, [r4, #0]
 800f95a:	2210      	movs	r2, #16
 800f95c:	e7b7      	b.n	800f8ce <_printf_i+0xd2>
 800f95e:	064d      	lsls	r5, r1, #25
 800f960:	bf48      	it	mi
 800f962:	b29b      	uxthmi	r3, r3
 800f964:	e7ef      	b.n	800f946 <_printf_i+0x14a>
 800f966:	4665      	mov	r5, ip
 800f968:	fbb3 f1f2 	udiv	r1, r3, r2
 800f96c:	fb02 3311 	mls	r3, r2, r1, r3
 800f970:	5cc3      	ldrb	r3, [r0, r3]
 800f972:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f976:	460b      	mov	r3, r1
 800f978:	2900      	cmp	r1, #0
 800f97a:	d1f5      	bne.n	800f968 <_printf_i+0x16c>
 800f97c:	e7b9      	b.n	800f8f2 <_printf_i+0xf6>
 800f97e:	6813      	ldr	r3, [r2, #0]
 800f980:	6825      	ldr	r5, [r4, #0]
 800f982:	6961      	ldr	r1, [r4, #20]
 800f984:	1d18      	adds	r0, r3, #4
 800f986:	6010      	str	r0, [r2, #0]
 800f988:	0628      	lsls	r0, r5, #24
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	d501      	bpl.n	800f992 <_printf_i+0x196>
 800f98e:	6019      	str	r1, [r3, #0]
 800f990:	e002      	b.n	800f998 <_printf_i+0x19c>
 800f992:	066a      	lsls	r2, r5, #25
 800f994:	d5fb      	bpl.n	800f98e <_printf_i+0x192>
 800f996:	8019      	strh	r1, [r3, #0]
 800f998:	2300      	movs	r3, #0
 800f99a:	6123      	str	r3, [r4, #16]
 800f99c:	4665      	mov	r5, ip
 800f99e:	e7b9      	b.n	800f914 <_printf_i+0x118>
 800f9a0:	6813      	ldr	r3, [r2, #0]
 800f9a2:	1d19      	adds	r1, r3, #4
 800f9a4:	6011      	str	r1, [r2, #0]
 800f9a6:	681d      	ldr	r5, [r3, #0]
 800f9a8:	6862      	ldr	r2, [r4, #4]
 800f9aa:	2100      	movs	r1, #0
 800f9ac:	4628      	mov	r0, r5
 800f9ae:	f7f0 fc4f 	bl	8000250 <memchr>
 800f9b2:	b108      	cbz	r0, 800f9b8 <_printf_i+0x1bc>
 800f9b4:	1b40      	subs	r0, r0, r5
 800f9b6:	6060      	str	r0, [r4, #4]
 800f9b8:	6863      	ldr	r3, [r4, #4]
 800f9ba:	6123      	str	r3, [r4, #16]
 800f9bc:	2300      	movs	r3, #0
 800f9be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9c2:	e7a7      	b.n	800f914 <_printf_i+0x118>
 800f9c4:	6923      	ldr	r3, [r4, #16]
 800f9c6:	462a      	mov	r2, r5
 800f9c8:	4639      	mov	r1, r7
 800f9ca:	4630      	mov	r0, r6
 800f9cc:	47c0      	blx	r8
 800f9ce:	3001      	adds	r0, #1
 800f9d0:	d0aa      	beq.n	800f928 <_printf_i+0x12c>
 800f9d2:	6823      	ldr	r3, [r4, #0]
 800f9d4:	079b      	lsls	r3, r3, #30
 800f9d6:	d413      	bmi.n	800fa00 <_printf_i+0x204>
 800f9d8:	68e0      	ldr	r0, [r4, #12]
 800f9da:	9b03      	ldr	r3, [sp, #12]
 800f9dc:	4298      	cmp	r0, r3
 800f9de:	bfb8      	it	lt
 800f9e0:	4618      	movlt	r0, r3
 800f9e2:	e7a3      	b.n	800f92c <_printf_i+0x130>
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	464a      	mov	r2, r9
 800f9e8:	4639      	mov	r1, r7
 800f9ea:	4630      	mov	r0, r6
 800f9ec:	47c0      	blx	r8
 800f9ee:	3001      	adds	r0, #1
 800f9f0:	d09a      	beq.n	800f928 <_printf_i+0x12c>
 800f9f2:	3501      	adds	r5, #1
 800f9f4:	68e3      	ldr	r3, [r4, #12]
 800f9f6:	9a03      	ldr	r2, [sp, #12]
 800f9f8:	1a9b      	subs	r3, r3, r2
 800f9fa:	42ab      	cmp	r3, r5
 800f9fc:	dcf2      	bgt.n	800f9e4 <_printf_i+0x1e8>
 800f9fe:	e7eb      	b.n	800f9d8 <_printf_i+0x1dc>
 800fa00:	2500      	movs	r5, #0
 800fa02:	f104 0919 	add.w	r9, r4, #25
 800fa06:	e7f5      	b.n	800f9f4 <_printf_i+0x1f8>
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d1ac      	bne.n	800f966 <_printf_i+0x16a>
 800fa0c:	7803      	ldrb	r3, [r0, #0]
 800fa0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fa12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fa16:	e76c      	b.n	800f8f2 <_printf_i+0xf6>
 800fa18:	0801307e 	.word	0x0801307e
 800fa1c:	0801308f 	.word	0x0801308f

0800fa20 <_scanf_float>:
 800fa20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa24:	469a      	mov	sl, r3
 800fa26:	688b      	ldr	r3, [r1, #8]
 800fa28:	4616      	mov	r6, r2
 800fa2a:	1e5a      	subs	r2, r3, #1
 800fa2c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800fa30:	b087      	sub	sp, #28
 800fa32:	bf83      	ittte	hi
 800fa34:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800fa38:	189b      	addhi	r3, r3, r2
 800fa3a:	9301      	strhi	r3, [sp, #4]
 800fa3c:	2300      	movls	r3, #0
 800fa3e:	bf86      	itte	hi
 800fa40:	f240 135d 	movwhi	r3, #349	; 0x15d
 800fa44:	608b      	strhi	r3, [r1, #8]
 800fa46:	9301      	strls	r3, [sp, #4]
 800fa48:	680b      	ldr	r3, [r1, #0]
 800fa4a:	4688      	mov	r8, r1
 800fa4c:	f04f 0b00 	mov.w	fp, #0
 800fa50:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800fa54:	f848 3b1c 	str.w	r3, [r8], #28
 800fa58:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800fa5c:	4607      	mov	r7, r0
 800fa5e:	460c      	mov	r4, r1
 800fa60:	4645      	mov	r5, r8
 800fa62:	465a      	mov	r2, fp
 800fa64:	46d9      	mov	r9, fp
 800fa66:	f8cd b008 	str.w	fp, [sp, #8]
 800fa6a:	68a1      	ldr	r1, [r4, #8]
 800fa6c:	b181      	cbz	r1, 800fa90 <_scanf_float+0x70>
 800fa6e:	6833      	ldr	r3, [r6, #0]
 800fa70:	781b      	ldrb	r3, [r3, #0]
 800fa72:	2b49      	cmp	r3, #73	; 0x49
 800fa74:	d071      	beq.n	800fb5a <_scanf_float+0x13a>
 800fa76:	d84d      	bhi.n	800fb14 <_scanf_float+0xf4>
 800fa78:	2b39      	cmp	r3, #57	; 0x39
 800fa7a:	d840      	bhi.n	800fafe <_scanf_float+0xde>
 800fa7c:	2b31      	cmp	r3, #49	; 0x31
 800fa7e:	f080 8088 	bcs.w	800fb92 <_scanf_float+0x172>
 800fa82:	2b2d      	cmp	r3, #45	; 0x2d
 800fa84:	f000 8090 	beq.w	800fba8 <_scanf_float+0x188>
 800fa88:	d815      	bhi.n	800fab6 <_scanf_float+0x96>
 800fa8a:	2b2b      	cmp	r3, #43	; 0x2b
 800fa8c:	f000 808c 	beq.w	800fba8 <_scanf_float+0x188>
 800fa90:	f1b9 0f00 	cmp.w	r9, #0
 800fa94:	d003      	beq.n	800fa9e <_scanf_float+0x7e>
 800fa96:	6823      	ldr	r3, [r4, #0]
 800fa98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa9c:	6023      	str	r3, [r4, #0]
 800fa9e:	3a01      	subs	r2, #1
 800faa0:	2a01      	cmp	r2, #1
 800faa2:	f200 80ea 	bhi.w	800fc7a <_scanf_float+0x25a>
 800faa6:	4545      	cmp	r5, r8
 800faa8:	f200 80dc 	bhi.w	800fc64 <_scanf_float+0x244>
 800faac:	2601      	movs	r6, #1
 800faae:	4630      	mov	r0, r6
 800fab0:	b007      	add	sp, #28
 800fab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab6:	2b2e      	cmp	r3, #46	; 0x2e
 800fab8:	f000 809f 	beq.w	800fbfa <_scanf_float+0x1da>
 800fabc:	2b30      	cmp	r3, #48	; 0x30
 800fabe:	d1e7      	bne.n	800fa90 <_scanf_float+0x70>
 800fac0:	6820      	ldr	r0, [r4, #0]
 800fac2:	f410 7f80 	tst.w	r0, #256	; 0x100
 800fac6:	d064      	beq.n	800fb92 <_scanf_float+0x172>
 800fac8:	9b01      	ldr	r3, [sp, #4]
 800faca:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800face:	6020      	str	r0, [r4, #0]
 800fad0:	f109 0901 	add.w	r9, r9, #1
 800fad4:	b11b      	cbz	r3, 800fade <_scanf_float+0xbe>
 800fad6:	3b01      	subs	r3, #1
 800fad8:	3101      	adds	r1, #1
 800fada:	9301      	str	r3, [sp, #4]
 800fadc:	60a1      	str	r1, [r4, #8]
 800fade:	68a3      	ldr	r3, [r4, #8]
 800fae0:	3b01      	subs	r3, #1
 800fae2:	60a3      	str	r3, [r4, #8]
 800fae4:	6923      	ldr	r3, [r4, #16]
 800fae6:	3301      	adds	r3, #1
 800fae8:	6123      	str	r3, [r4, #16]
 800faea:	6873      	ldr	r3, [r6, #4]
 800faec:	3b01      	subs	r3, #1
 800faee:	2b00      	cmp	r3, #0
 800faf0:	6073      	str	r3, [r6, #4]
 800faf2:	f340 80ac 	ble.w	800fc4e <_scanf_float+0x22e>
 800faf6:	6833      	ldr	r3, [r6, #0]
 800faf8:	3301      	adds	r3, #1
 800fafa:	6033      	str	r3, [r6, #0]
 800fafc:	e7b5      	b.n	800fa6a <_scanf_float+0x4a>
 800fafe:	2b45      	cmp	r3, #69	; 0x45
 800fb00:	f000 8085 	beq.w	800fc0e <_scanf_float+0x1ee>
 800fb04:	2b46      	cmp	r3, #70	; 0x46
 800fb06:	d06a      	beq.n	800fbde <_scanf_float+0x1be>
 800fb08:	2b41      	cmp	r3, #65	; 0x41
 800fb0a:	d1c1      	bne.n	800fa90 <_scanf_float+0x70>
 800fb0c:	2a01      	cmp	r2, #1
 800fb0e:	d1bf      	bne.n	800fa90 <_scanf_float+0x70>
 800fb10:	2202      	movs	r2, #2
 800fb12:	e046      	b.n	800fba2 <_scanf_float+0x182>
 800fb14:	2b65      	cmp	r3, #101	; 0x65
 800fb16:	d07a      	beq.n	800fc0e <_scanf_float+0x1ee>
 800fb18:	d818      	bhi.n	800fb4c <_scanf_float+0x12c>
 800fb1a:	2b54      	cmp	r3, #84	; 0x54
 800fb1c:	d066      	beq.n	800fbec <_scanf_float+0x1cc>
 800fb1e:	d811      	bhi.n	800fb44 <_scanf_float+0x124>
 800fb20:	2b4e      	cmp	r3, #78	; 0x4e
 800fb22:	d1b5      	bne.n	800fa90 <_scanf_float+0x70>
 800fb24:	2a00      	cmp	r2, #0
 800fb26:	d146      	bne.n	800fbb6 <_scanf_float+0x196>
 800fb28:	f1b9 0f00 	cmp.w	r9, #0
 800fb2c:	d145      	bne.n	800fbba <_scanf_float+0x19a>
 800fb2e:	6821      	ldr	r1, [r4, #0]
 800fb30:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fb34:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fb38:	d13f      	bne.n	800fbba <_scanf_float+0x19a>
 800fb3a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fb3e:	6021      	str	r1, [r4, #0]
 800fb40:	2201      	movs	r2, #1
 800fb42:	e02e      	b.n	800fba2 <_scanf_float+0x182>
 800fb44:	2b59      	cmp	r3, #89	; 0x59
 800fb46:	d01e      	beq.n	800fb86 <_scanf_float+0x166>
 800fb48:	2b61      	cmp	r3, #97	; 0x61
 800fb4a:	e7de      	b.n	800fb0a <_scanf_float+0xea>
 800fb4c:	2b6e      	cmp	r3, #110	; 0x6e
 800fb4e:	d0e9      	beq.n	800fb24 <_scanf_float+0x104>
 800fb50:	d815      	bhi.n	800fb7e <_scanf_float+0x15e>
 800fb52:	2b66      	cmp	r3, #102	; 0x66
 800fb54:	d043      	beq.n	800fbde <_scanf_float+0x1be>
 800fb56:	2b69      	cmp	r3, #105	; 0x69
 800fb58:	d19a      	bne.n	800fa90 <_scanf_float+0x70>
 800fb5a:	f1bb 0f00 	cmp.w	fp, #0
 800fb5e:	d138      	bne.n	800fbd2 <_scanf_float+0x1b2>
 800fb60:	f1b9 0f00 	cmp.w	r9, #0
 800fb64:	d197      	bne.n	800fa96 <_scanf_float+0x76>
 800fb66:	6821      	ldr	r1, [r4, #0]
 800fb68:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fb6c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fb70:	d195      	bne.n	800fa9e <_scanf_float+0x7e>
 800fb72:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fb76:	6021      	str	r1, [r4, #0]
 800fb78:	f04f 0b01 	mov.w	fp, #1
 800fb7c:	e011      	b.n	800fba2 <_scanf_float+0x182>
 800fb7e:	2b74      	cmp	r3, #116	; 0x74
 800fb80:	d034      	beq.n	800fbec <_scanf_float+0x1cc>
 800fb82:	2b79      	cmp	r3, #121	; 0x79
 800fb84:	d184      	bne.n	800fa90 <_scanf_float+0x70>
 800fb86:	f1bb 0f07 	cmp.w	fp, #7
 800fb8a:	d181      	bne.n	800fa90 <_scanf_float+0x70>
 800fb8c:	f04f 0b08 	mov.w	fp, #8
 800fb90:	e007      	b.n	800fba2 <_scanf_float+0x182>
 800fb92:	eb12 0f0b 	cmn.w	r2, fp
 800fb96:	f47f af7b 	bne.w	800fa90 <_scanf_float+0x70>
 800fb9a:	6821      	ldr	r1, [r4, #0]
 800fb9c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800fba0:	6021      	str	r1, [r4, #0]
 800fba2:	702b      	strb	r3, [r5, #0]
 800fba4:	3501      	adds	r5, #1
 800fba6:	e79a      	b.n	800fade <_scanf_float+0xbe>
 800fba8:	6821      	ldr	r1, [r4, #0]
 800fbaa:	0608      	lsls	r0, r1, #24
 800fbac:	f57f af70 	bpl.w	800fa90 <_scanf_float+0x70>
 800fbb0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800fbb4:	e7f4      	b.n	800fba0 <_scanf_float+0x180>
 800fbb6:	2a02      	cmp	r2, #2
 800fbb8:	d047      	beq.n	800fc4a <_scanf_float+0x22a>
 800fbba:	f1bb 0f01 	cmp.w	fp, #1
 800fbbe:	d003      	beq.n	800fbc8 <_scanf_float+0x1a8>
 800fbc0:	f1bb 0f04 	cmp.w	fp, #4
 800fbc4:	f47f af64 	bne.w	800fa90 <_scanf_float+0x70>
 800fbc8:	f10b 0b01 	add.w	fp, fp, #1
 800fbcc:	fa5f fb8b 	uxtb.w	fp, fp
 800fbd0:	e7e7      	b.n	800fba2 <_scanf_float+0x182>
 800fbd2:	f1bb 0f03 	cmp.w	fp, #3
 800fbd6:	d0f7      	beq.n	800fbc8 <_scanf_float+0x1a8>
 800fbd8:	f1bb 0f05 	cmp.w	fp, #5
 800fbdc:	e7f2      	b.n	800fbc4 <_scanf_float+0x1a4>
 800fbde:	f1bb 0f02 	cmp.w	fp, #2
 800fbe2:	f47f af55 	bne.w	800fa90 <_scanf_float+0x70>
 800fbe6:	f04f 0b03 	mov.w	fp, #3
 800fbea:	e7da      	b.n	800fba2 <_scanf_float+0x182>
 800fbec:	f1bb 0f06 	cmp.w	fp, #6
 800fbf0:	f47f af4e 	bne.w	800fa90 <_scanf_float+0x70>
 800fbf4:	f04f 0b07 	mov.w	fp, #7
 800fbf8:	e7d3      	b.n	800fba2 <_scanf_float+0x182>
 800fbfa:	6821      	ldr	r1, [r4, #0]
 800fbfc:	0588      	lsls	r0, r1, #22
 800fbfe:	f57f af47 	bpl.w	800fa90 <_scanf_float+0x70>
 800fc02:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800fc06:	6021      	str	r1, [r4, #0]
 800fc08:	f8cd 9008 	str.w	r9, [sp, #8]
 800fc0c:	e7c9      	b.n	800fba2 <_scanf_float+0x182>
 800fc0e:	6821      	ldr	r1, [r4, #0]
 800fc10:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800fc14:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800fc18:	d006      	beq.n	800fc28 <_scanf_float+0x208>
 800fc1a:	0548      	lsls	r0, r1, #21
 800fc1c:	f57f af38 	bpl.w	800fa90 <_scanf_float+0x70>
 800fc20:	f1b9 0f00 	cmp.w	r9, #0
 800fc24:	f43f af3b 	beq.w	800fa9e <_scanf_float+0x7e>
 800fc28:	0588      	lsls	r0, r1, #22
 800fc2a:	bf58      	it	pl
 800fc2c:	9802      	ldrpl	r0, [sp, #8]
 800fc2e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fc32:	bf58      	it	pl
 800fc34:	eba9 0000 	subpl.w	r0, r9, r0
 800fc38:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800fc3c:	bf58      	it	pl
 800fc3e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800fc42:	6021      	str	r1, [r4, #0]
 800fc44:	f04f 0900 	mov.w	r9, #0
 800fc48:	e7ab      	b.n	800fba2 <_scanf_float+0x182>
 800fc4a:	2203      	movs	r2, #3
 800fc4c:	e7a9      	b.n	800fba2 <_scanf_float+0x182>
 800fc4e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800fc52:	9205      	str	r2, [sp, #20]
 800fc54:	4631      	mov	r1, r6
 800fc56:	4638      	mov	r0, r7
 800fc58:	4798      	blx	r3
 800fc5a:	9a05      	ldr	r2, [sp, #20]
 800fc5c:	2800      	cmp	r0, #0
 800fc5e:	f43f af04 	beq.w	800fa6a <_scanf_float+0x4a>
 800fc62:	e715      	b.n	800fa90 <_scanf_float+0x70>
 800fc64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fc68:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800fc6c:	4632      	mov	r2, r6
 800fc6e:	4638      	mov	r0, r7
 800fc70:	4798      	blx	r3
 800fc72:	6923      	ldr	r3, [r4, #16]
 800fc74:	3b01      	subs	r3, #1
 800fc76:	6123      	str	r3, [r4, #16]
 800fc78:	e715      	b.n	800faa6 <_scanf_float+0x86>
 800fc7a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800fc7e:	2b06      	cmp	r3, #6
 800fc80:	d80a      	bhi.n	800fc98 <_scanf_float+0x278>
 800fc82:	f1bb 0f02 	cmp.w	fp, #2
 800fc86:	d966      	bls.n	800fd56 <_scanf_float+0x336>
 800fc88:	f1ab 0b03 	sub.w	fp, fp, #3
 800fc8c:	fa5f fb8b 	uxtb.w	fp, fp
 800fc90:	eba5 0b0b 	sub.w	fp, r5, fp
 800fc94:	455d      	cmp	r5, fp
 800fc96:	d149      	bne.n	800fd2c <_scanf_float+0x30c>
 800fc98:	6823      	ldr	r3, [r4, #0]
 800fc9a:	05da      	lsls	r2, r3, #23
 800fc9c:	d51f      	bpl.n	800fcde <_scanf_float+0x2be>
 800fc9e:	055b      	lsls	r3, r3, #21
 800fca0:	d466      	bmi.n	800fd70 <_scanf_float+0x350>
 800fca2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800fca6:	6923      	ldr	r3, [r4, #16]
 800fca8:	2965      	cmp	r1, #101	; 0x65
 800fcaa:	f103 33ff 	add.w	r3, r3, #4294967295
 800fcae:	f105 3bff 	add.w	fp, r5, #4294967295
 800fcb2:	6123      	str	r3, [r4, #16]
 800fcb4:	d00d      	beq.n	800fcd2 <_scanf_float+0x2b2>
 800fcb6:	2945      	cmp	r1, #69	; 0x45
 800fcb8:	d00b      	beq.n	800fcd2 <_scanf_float+0x2b2>
 800fcba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fcbe:	4632      	mov	r2, r6
 800fcc0:	4638      	mov	r0, r7
 800fcc2:	4798      	blx	r3
 800fcc4:	6923      	ldr	r3, [r4, #16]
 800fcc6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800fcca:	3b01      	subs	r3, #1
 800fccc:	f1a5 0b02 	sub.w	fp, r5, #2
 800fcd0:	6123      	str	r3, [r4, #16]
 800fcd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fcd6:	4632      	mov	r2, r6
 800fcd8:	4638      	mov	r0, r7
 800fcda:	4798      	blx	r3
 800fcdc:	465d      	mov	r5, fp
 800fcde:	6826      	ldr	r6, [r4, #0]
 800fce0:	f016 0610 	ands.w	r6, r6, #16
 800fce4:	d170      	bne.n	800fdc8 <_scanf_float+0x3a8>
 800fce6:	702e      	strb	r6, [r5, #0]
 800fce8:	6823      	ldr	r3, [r4, #0]
 800fcea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800fcee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fcf2:	d140      	bne.n	800fd76 <_scanf_float+0x356>
 800fcf4:	9b02      	ldr	r3, [sp, #8]
 800fcf6:	eba9 0303 	sub.w	r3, r9, r3
 800fcfa:	425a      	negs	r2, r3
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d147      	bne.n	800fd90 <_scanf_float+0x370>
 800fd00:	2200      	movs	r2, #0
 800fd02:	4638      	mov	r0, r7
 800fd04:	4641      	mov	r1, r8
 800fd06:	f000 fe6b 	bl	80109e0 <_strtod_r>
 800fd0a:	6820      	ldr	r0, [r4, #0]
 800fd0c:	f8da 3000 	ldr.w	r3, [sl]
 800fd10:	f010 0f02 	tst.w	r0, #2
 800fd14:	f103 0204 	add.w	r2, r3, #4
 800fd18:	f8ca 2000 	str.w	r2, [sl]
 800fd1c:	d043      	beq.n	800fda6 <_scanf_float+0x386>
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	ed83 0b00 	vstr	d0, [r3]
 800fd24:	68e3      	ldr	r3, [r4, #12]
 800fd26:	3301      	adds	r3, #1
 800fd28:	60e3      	str	r3, [r4, #12]
 800fd2a:	e6c0      	b.n	800faae <_scanf_float+0x8e>
 800fd2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fd30:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800fd34:	4632      	mov	r2, r6
 800fd36:	4638      	mov	r0, r7
 800fd38:	4798      	blx	r3
 800fd3a:	6923      	ldr	r3, [r4, #16]
 800fd3c:	3b01      	subs	r3, #1
 800fd3e:	6123      	str	r3, [r4, #16]
 800fd40:	e7a8      	b.n	800fc94 <_scanf_float+0x274>
 800fd42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fd46:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800fd4a:	4632      	mov	r2, r6
 800fd4c:	4638      	mov	r0, r7
 800fd4e:	4798      	blx	r3
 800fd50:	6923      	ldr	r3, [r4, #16]
 800fd52:	3b01      	subs	r3, #1
 800fd54:	6123      	str	r3, [r4, #16]
 800fd56:	4545      	cmp	r5, r8
 800fd58:	d8f3      	bhi.n	800fd42 <_scanf_float+0x322>
 800fd5a:	e6a7      	b.n	800faac <_scanf_float+0x8c>
 800fd5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fd60:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800fd64:	4632      	mov	r2, r6
 800fd66:	4638      	mov	r0, r7
 800fd68:	4798      	blx	r3
 800fd6a:	6923      	ldr	r3, [r4, #16]
 800fd6c:	3b01      	subs	r3, #1
 800fd6e:	6123      	str	r3, [r4, #16]
 800fd70:	4545      	cmp	r5, r8
 800fd72:	d8f3      	bhi.n	800fd5c <_scanf_float+0x33c>
 800fd74:	e69a      	b.n	800faac <_scanf_float+0x8c>
 800fd76:	9b03      	ldr	r3, [sp, #12]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d0c1      	beq.n	800fd00 <_scanf_float+0x2e0>
 800fd7c:	9904      	ldr	r1, [sp, #16]
 800fd7e:	230a      	movs	r3, #10
 800fd80:	4632      	mov	r2, r6
 800fd82:	3101      	adds	r1, #1
 800fd84:	4638      	mov	r0, r7
 800fd86:	f000 feb7 	bl	8010af8 <_strtol_r>
 800fd8a:	9b03      	ldr	r3, [sp, #12]
 800fd8c:	9d04      	ldr	r5, [sp, #16]
 800fd8e:	1ac2      	subs	r2, r0, r3
 800fd90:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800fd94:	429d      	cmp	r5, r3
 800fd96:	bf28      	it	cs
 800fd98:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800fd9c:	490b      	ldr	r1, [pc, #44]	; (800fdcc <_scanf_float+0x3ac>)
 800fd9e:	4628      	mov	r0, r5
 800fda0:	f000 f81c 	bl	800fddc <siprintf>
 800fda4:	e7ac      	b.n	800fd00 <_scanf_float+0x2e0>
 800fda6:	f010 0004 	ands.w	r0, r0, #4
 800fdaa:	d1b8      	bne.n	800fd1e <_scanf_float+0x2fe>
 800fdac:	eeb4 0b40 	vcmp.f64	d0, d0
 800fdb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdb4:	681d      	ldr	r5, [r3, #0]
 800fdb6:	d704      	bvc.n	800fdc2 <_scanf_float+0x3a2>
 800fdb8:	f000 f80a 	bl	800fdd0 <nanf>
 800fdbc:	ed85 0a00 	vstr	s0, [r5]
 800fdc0:	e7b0      	b.n	800fd24 <_scanf_float+0x304>
 800fdc2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800fdc6:	e7f9      	b.n	800fdbc <_scanf_float+0x39c>
 800fdc8:	2600      	movs	r6, #0
 800fdca:	e670      	b.n	800faae <_scanf_float+0x8e>
 800fdcc:	080130a0 	.word	0x080130a0

0800fdd0 <nanf>:
 800fdd0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800fdd8 <nanf+0x8>
 800fdd4:	4770      	bx	lr
 800fdd6:	bf00      	nop
 800fdd8:	7fc00000 	.word	0x7fc00000

0800fddc <siprintf>:
 800fddc:	b40e      	push	{r1, r2, r3}
 800fdde:	b500      	push	{lr}
 800fde0:	b09c      	sub	sp, #112	; 0x70
 800fde2:	ab1d      	add	r3, sp, #116	; 0x74
 800fde4:	9002      	str	r0, [sp, #8]
 800fde6:	9006      	str	r0, [sp, #24]
 800fde8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fdec:	4809      	ldr	r0, [pc, #36]	; (800fe14 <siprintf+0x38>)
 800fdee:	9107      	str	r1, [sp, #28]
 800fdf0:	9104      	str	r1, [sp, #16]
 800fdf2:	4909      	ldr	r1, [pc, #36]	; (800fe18 <siprintf+0x3c>)
 800fdf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdf8:	9105      	str	r1, [sp, #20]
 800fdfa:	6800      	ldr	r0, [r0, #0]
 800fdfc:	9301      	str	r3, [sp, #4]
 800fdfe:	a902      	add	r1, sp, #8
 800fe00:	f002 fcd4 	bl	80127ac <_svfiprintf_r>
 800fe04:	9b02      	ldr	r3, [sp, #8]
 800fe06:	2200      	movs	r2, #0
 800fe08:	701a      	strb	r2, [r3, #0]
 800fe0a:	b01c      	add	sp, #112	; 0x70
 800fe0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe10:	b003      	add	sp, #12
 800fe12:	4770      	bx	lr
 800fe14:	20000028 	.word	0x20000028
 800fe18:	ffff0208 	.word	0xffff0208

0800fe1c <sulp>:
 800fe1c:	b570      	push	{r4, r5, r6, lr}
 800fe1e:	4604      	mov	r4, r0
 800fe20:	460d      	mov	r5, r1
 800fe22:	4616      	mov	r6, r2
 800fe24:	ec45 4b10 	vmov	d0, r4, r5
 800fe28:	f002 fa7c 	bl	8012324 <__ulp>
 800fe2c:	b17e      	cbz	r6, 800fe4e <sulp+0x32>
 800fe2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fe32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	dd09      	ble.n	800fe4e <sulp+0x32>
 800fe3a:	051b      	lsls	r3, r3, #20
 800fe3c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800fe40:	2000      	movs	r0, #0
 800fe42:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800fe46:	ec41 0b17 	vmov	d7, r0, r1
 800fe4a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800fe4e:	bd70      	pop	{r4, r5, r6, pc}

0800fe50 <_strtod_l>:
 800fe50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe54:	ed2d 8b0c 	vpush	{d8-d13}
 800fe58:	4698      	mov	r8, r3
 800fe5a:	b09d      	sub	sp, #116	; 0x74
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4640      	mov	r0, r8
 800fe62:	460e      	mov	r6, r1
 800fe64:	9214      	str	r2, [sp, #80]	; 0x50
 800fe66:	9318      	str	r3, [sp, #96]	; 0x60
 800fe68:	f001 ff5b 	bl	8011d22 <__localeconv_l>
 800fe6c:	4681      	mov	r9, r0
 800fe6e:	6800      	ldr	r0, [r0, #0]
 800fe70:	f7f0 f9e6 	bl	8000240 <strlen>
 800fe74:	f04f 0a00 	mov.w	sl, #0
 800fe78:	4607      	mov	r7, r0
 800fe7a:	f04f 0b00 	mov.w	fp, #0
 800fe7e:	9617      	str	r6, [sp, #92]	; 0x5c
 800fe80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe82:	781a      	ldrb	r2, [r3, #0]
 800fe84:	2a0d      	cmp	r2, #13
 800fe86:	d834      	bhi.n	800fef2 <_strtod_l+0xa2>
 800fe88:	2a09      	cmp	r2, #9
 800fe8a:	d238      	bcs.n	800fefe <_strtod_l+0xae>
 800fe8c:	2a00      	cmp	r2, #0
 800fe8e:	d040      	beq.n	800ff12 <_strtod_l+0xc2>
 800fe90:	2300      	movs	r3, #0
 800fe92:	930d      	str	r3, [sp, #52]	; 0x34
 800fe94:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800fe96:	782b      	ldrb	r3, [r5, #0]
 800fe98:	2b30      	cmp	r3, #48	; 0x30
 800fe9a:	f040 80b3 	bne.w	8010004 <_strtod_l+0x1b4>
 800fe9e:	786b      	ldrb	r3, [r5, #1]
 800fea0:	2b58      	cmp	r3, #88	; 0x58
 800fea2:	d001      	beq.n	800fea8 <_strtod_l+0x58>
 800fea4:	2b78      	cmp	r3, #120	; 0x78
 800fea6:	d169      	bne.n	800ff7c <_strtod_l+0x12c>
 800fea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800feaa:	9301      	str	r3, [sp, #4]
 800feac:	ab18      	add	r3, sp, #96	; 0x60
 800feae:	9300      	str	r3, [sp, #0]
 800feb0:	f8cd 8008 	str.w	r8, [sp, #8]
 800feb4:	ab19      	add	r3, sp, #100	; 0x64
 800feb6:	4a8f      	ldr	r2, [pc, #572]	; (80100f4 <_strtod_l+0x2a4>)
 800feb8:	a917      	add	r1, sp, #92	; 0x5c
 800feba:	4620      	mov	r0, r4
 800febc:	f001 fc57 	bl	801176e <__gethex>
 800fec0:	f010 0607 	ands.w	r6, r0, #7
 800fec4:	4607      	mov	r7, r0
 800fec6:	d005      	beq.n	800fed4 <_strtod_l+0x84>
 800fec8:	2e06      	cmp	r6, #6
 800feca:	d12c      	bne.n	800ff26 <_strtod_l+0xd6>
 800fecc:	3501      	adds	r5, #1
 800fece:	2300      	movs	r3, #0
 800fed0:	9517      	str	r5, [sp, #92]	; 0x5c
 800fed2:	930d      	str	r3, [sp, #52]	; 0x34
 800fed4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	f040 855e 	bne.w	8010998 <_strtod_l+0xb48>
 800fedc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fede:	b1eb      	cbz	r3, 800ff1c <_strtod_l+0xcc>
 800fee0:	ec4b ab17 	vmov	d7, sl, fp
 800fee4:	eeb1 0b47 	vneg.f64	d0, d7
 800fee8:	b01d      	add	sp, #116	; 0x74
 800feea:	ecbd 8b0c 	vpop	{d8-d13}
 800feee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fef2:	2a2b      	cmp	r2, #43	; 0x2b
 800fef4:	d015      	beq.n	800ff22 <_strtod_l+0xd2>
 800fef6:	2a2d      	cmp	r2, #45	; 0x2d
 800fef8:	d004      	beq.n	800ff04 <_strtod_l+0xb4>
 800fefa:	2a20      	cmp	r2, #32
 800fefc:	d1c8      	bne.n	800fe90 <_strtod_l+0x40>
 800fefe:	3301      	adds	r3, #1
 800ff00:	9317      	str	r3, [sp, #92]	; 0x5c
 800ff02:	e7bd      	b.n	800fe80 <_strtod_l+0x30>
 800ff04:	2201      	movs	r2, #1
 800ff06:	920d      	str	r2, [sp, #52]	; 0x34
 800ff08:	1c5a      	adds	r2, r3, #1
 800ff0a:	9217      	str	r2, [sp, #92]	; 0x5c
 800ff0c:	785b      	ldrb	r3, [r3, #1]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d1c0      	bne.n	800fe94 <_strtod_l+0x44>
 800ff12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ff14:	9617      	str	r6, [sp, #92]	; 0x5c
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	f040 853c 	bne.w	8010994 <_strtod_l+0xb44>
 800ff1c:	ec4b ab10 	vmov	d0, sl, fp
 800ff20:	e7e2      	b.n	800fee8 <_strtod_l+0x98>
 800ff22:	2200      	movs	r2, #0
 800ff24:	e7ef      	b.n	800ff06 <_strtod_l+0xb6>
 800ff26:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ff28:	b13a      	cbz	r2, 800ff3a <_strtod_l+0xea>
 800ff2a:	2135      	movs	r1, #53	; 0x35
 800ff2c:	a81a      	add	r0, sp, #104	; 0x68
 800ff2e:	f002 faf2 	bl	8012516 <__copybits>
 800ff32:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ff34:	4620      	mov	r0, r4
 800ff36:	f001 ff5e 	bl	8011df6 <_Bfree>
 800ff3a:	3e01      	subs	r6, #1
 800ff3c:	2e04      	cmp	r6, #4
 800ff3e:	d806      	bhi.n	800ff4e <_strtod_l+0xfe>
 800ff40:	e8df f006 	tbb	[pc, r6]
 800ff44:	1714030a 	.word	0x1714030a
 800ff48:	0a          	.byte	0x0a
 800ff49:	00          	.byte	0x00
 800ff4a:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ff4e:	073b      	lsls	r3, r7, #28
 800ff50:	d5c0      	bpl.n	800fed4 <_strtod_l+0x84>
 800ff52:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ff56:	e7bd      	b.n	800fed4 <_strtod_l+0x84>
 800ff58:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ff5c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ff5e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ff62:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ff66:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ff6a:	e7f0      	b.n	800ff4e <_strtod_l+0xfe>
 800ff6c:	f8df b188 	ldr.w	fp, [pc, #392]	; 80100f8 <_strtod_l+0x2a8>
 800ff70:	e7ed      	b.n	800ff4e <_strtod_l+0xfe>
 800ff72:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ff76:	f04f 3aff 	mov.w	sl, #4294967295
 800ff7a:	e7e8      	b.n	800ff4e <_strtod_l+0xfe>
 800ff7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff7e:	1c5a      	adds	r2, r3, #1
 800ff80:	9217      	str	r2, [sp, #92]	; 0x5c
 800ff82:	785b      	ldrb	r3, [r3, #1]
 800ff84:	2b30      	cmp	r3, #48	; 0x30
 800ff86:	d0f9      	beq.n	800ff7c <_strtod_l+0x12c>
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d0a3      	beq.n	800fed4 <_strtod_l+0x84>
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ff90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff92:	930c      	str	r3, [sp, #48]	; 0x30
 800ff94:	2300      	movs	r3, #0
 800ff96:	9306      	str	r3, [sp, #24]
 800ff98:	9308      	str	r3, [sp, #32]
 800ff9a:	461d      	mov	r5, r3
 800ff9c:	220a      	movs	r2, #10
 800ff9e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ffa0:	f890 8000 	ldrb.w	r8, [r0]
 800ffa4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800ffa8:	b2d9      	uxtb	r1, r3
 800ffaa:	2909      	cmp	r1, #9
 800ffac:	d92c      	bls.n	8010008 <_strtod_l+0x1b8>
 800ffae:	463a      	mov	r2, r7
 800ffb0:	f8d9 1000 	ldr.w	r1, [r9]
 800ffb4:	f002 fd02 	bl	80129bc <strncmp>
 800ffb8:	2800      	cmp	r0, #0
 800ffba:	d035      	beq.n	8010028 <_strtod_l+0x1d8>
 800ffbc:	2000      	movs	r0, #0
 800ffbe:	4642      	mov	r2, r8
 800ffc0:	462b      	mov	r3, r5
 800ffc2:	4601      	mov	r1, r0
 800ffc4:	9004      	str	r0, [sp, #16]
 800ffc6:	2a65      	cmp	r2, #101	; 0x65
 800ffc8:	d001      	beq.n	800ffce <_strtod_l+0x17e>
 800ffca:	2a45      	cmp	r2, #69	; 0x45
 800ffcc:	d117      	bne.n	800fffe <_strtod_l+0x1ae>
 800ffce:	b923      	cbnz	r3, 800ffda <_strtod_l+0x18a>
 800ffd0:	b910      	cbnz	r0, 800ffd8 <_strtod_l+0x188>
 800ffd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d09c      	beq.n	800ff12 <_strtod_l+0xc2>
 800ffd8:	2300      	movs	r3, #0
 800ffda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ffdc:	1c72      	adds	r2, r6, #1
 800ffde:	9217      	str	r2, [sp, #92]	; 0x5c
 800ffe0:	7872      	ldrb	r2, [r6, #1]
 800ffe2:	2a2b      	cmp	r2, #43	; 0x2b
 800ffe4:	f000 8082 	beq.w	80100ec <_strtod_l+0x29c>
 800ffe8:	2a2d      	cmp	r2, #45	; 0x2d
 800ffea:	d079      	beq.n	80100e0 <_strtod_l+0x290>
 800ffec:	f04f 0e00 	mov.w	lr, #0
 800fff0:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800fff4:	f1bc 0f09 	cmp.w	ip, #9
 800fff8:	f240 8086 	bls.w	8010108 <_strtod_l+0x2b8>
 800fffc:	9617      	str	r6, [sp, #92]	; 0x5c
 800fffe:	f04f 0800 	mov.w	r8, #0
 8010002:	e0a8      	b.n	8010156 <_strtod_l+0x306>
 8010004:	2300      	movs	r3, #0
 8010006:	e7c2      	b.n	800ff8e <_strtod_l+0x13e>
 8010008:	2d08      	cmp	r5, #8
 801000a:	bfd5      	itete	le
 801000c:	9908      	ldrle	r1, [sp, #32]
 801000e:	9906      	ldrgt	r1, [sp, #24]
 8010010:	fb02 3301 	mlale	r3, r2, r1, r3
 8010014:	fb02 3301 	mlagt	r3, r2, r1, r3
 8010018:	f100 0001 	add.w	r0, r0, #1
 801001c:	bfd4      	ite	le
 801001e:	9308      	strle	r3, [sp, #32]
 8010020:	9306      	strgt	r3, [sp, #24]
 8010022:	3501      	adds	r5, #1
 8010024:	9017      	str	r0, [sp, #92]	; 0x5c
 8010026:	e7ba      	b.n	800ff9e <_strtod_l+0x14e>
 8010028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801002a:	19da      	adds	r2, r3, r7
 801002c:	9217      	str	r2, [sp, #92]	; 0x5c
 801002e:	5dda      	ldrb	r2, [r3, r7]
 8010030:	2d00      	cmp	r5, #0
 8010032:	d038      	beq.n	80100a6 <_strtod_l+0x256>
 8010034:	4601      	mov	r1, r0
 8010036:	462b      	mov	r3, r5
 8010038:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801003c:	2f09      	cmp	r7, #9
 801003e:	d913      	bls.n	8010068 <_strtod_l+0x218>
 8010040:	2701      	movs	r7, #1
 8010042:	9704      	str	r7, [sp, #16]
 8010044:	e7bf      	b.n	800ffc6 <_strtod_l+0x176>
 8010046:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010048:	1c5a      	adds	r2, r3, #1
 801004a:	9217      	str	r2, [sp, #92]	; 0x5c
 801004c:	785a      	ldrb	r2, [r3, #1]
 801004e:	3001      	adds	r0, #1
 8010050:	2a30      	cmp	r2, #48	; 0x30
 8010052:	d0f8      	beq.n	8010046 <_strtod_l+0x1f6>
 8010054:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010058:	2b08      	cmp	r3, #8
 801005a:	f200 84a2 	bhi.w	80109a2 <_strtod_l+0xb52>
 801005e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010060:	930c      	str	r3, [sp, #48]	; 0x30
 8010062:	4601      	mov	r1, r0
 8010064:	2000      	movs	r0, #0
 8010066:	4603      	mov	r3, r0
 8010068:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 801006c:	f100 0701 	add.w	r7, r0, #1
 8010070:	d013      	beq.n	801009a <_strtod_l+0x24a>
 8010072:	4439      	add	r1, r7
 8010074:	eb00 0e03 	add.w	lr, r0, r3
 8010078:	461f      	mov	r7, r3
 801007a:	f04f 0c0a 	mov.w	ip, #10
 801007e:	45be      	cmp	lr, r7
 8010080:	d113      	bne.n	80100aa <_strtod_l+0x25a>
 8010082:	181f      	adds	r7, r3, r0
 8010084:	2f08      	cmp	r7, #8
 8010086:	f103 0301 	add.w	r3, r3, #1
 801008a:	4403      	add	r3, r0
 801008c:	dc1d      	bgt.n	80100ca <_strtod_l+0x27a>
 801008e:	9a08      	ldr	r2, [sp, #32]
 8010090:	200a      	movs	r0, #10
 8010092:	fb00 8202 	mla	r2, r0, r2, r8
 8010096:	9208      	str	r2, [sp, #32]
 8010098:	2700      	movs	r7, #0
 801009a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801009c:	1c50      	adds	r0, r2, #1
 801009e:	9017      	str	r0, [sp, #92]	; 0x5c
 80100a0:	7852      	ldrb	r2, [r2, #1]
 80100a2:	4638      	mov	r0, r7
 80100a4:	e7c8      	b.n	8010038 <_strtod_l+0x1e8>
 80100a6:	4628      	mov	r0, r5
 80100a8:	e7d2      	b.n	8010050 <_strtod_l+0x200>
 80100aa:	2f08      	cmp	r7, #8
 80100ac:	f107 0701 	add.w	r7, r7, #1
 80100b0:	dc04      	bgt.n	80100bc <_strtod_l+0x26c>
 80100b2:	9a08      	ldr	r2, [sp, #32]
 80100b4:	fb0c f202 	mul.w	r2, ip, r2
 80100b8:	9208      	str	r2, [sp, #32]
 80100ba:	e7e0      	b.n	801007e <_strtod_l+0x22e>
 80100bc:	2f10      	cmp	r7, #16
 80100be:	bfde      	ittt	le
 80100c0:	9a06      	ldrle	r2, [sp, #24]
 80100c2:	fb0c f202 	mulle.w	r2, ip, r2
 80100c6:	9206      	strle	r2, [sp, #24]
 80100c8:	e7d9      	b.n	801007e <_strtod_l+0x22e>
 80100ca:	2b10      	cmp	r3, #16
 80100cc:	bfdf      	itttt	le
 80100ce:	9a06      	ldrle	r2, [sp, #24]
 80100d0:	200a      	movle	r0, #10
 80100d2:	fb00 8202 	mlale	r2, r0, r2, r8
 80100d6:	9206      	strle	r2, [sp, #24]
 80100d8:	e7de      	b.n	8010098 <_strtod_l+0x248>
 80100da:	2301      	movs	r3, #1
 80100dc:	9304      	str	r3, [sp, #16]
 80100de:	e777      	b.n	800ffd0 <_strtod_l+0x180>
 80100e0:	f04f 0e01 	mov.w	lr, #1
 80100e4:	1cb2      	adds	r2, r6, #2
 80100e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80100e8:	78b2      	ldrb	r2, [r6, #2]
 80100ea:	e781      	b.n	800fff0 <_strtod_l+0x1a0>
 80100ec:	f04f 0e00 	mov.w	lr, #0
 80100f0:	e7f8      	b.n	80100e4 <_strtod_l+0x294>
 80100f2:	bf00      	nop
 80100f4:	080130a8 	.word	0x080130a8
 80100f8:	7ff00000 	.word	0x7ff00000
 80100fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80100fe:	f102 0c01 	add.w	ip, r2, #1
 8010102:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8010106:	7852      	ldrb	r2, [r2, #1]
 8010108:	2a30      	cmp	r2, #48	; 0x30
 801010a:	d0f7      	beq.n	80100fc <_strtod_l+0x2ac>
 801010c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 8010110:	f1bc 0f08 	cmp.w	ip, #8
 8010114:	f63f af73 	bhi.w	800fffe <_strtod_l+0x1ae>
 8010118:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 801011c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801011e:	920e      	str	r2, [sp, #56]	; 0x38
 8010120:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010122:	f102 0c01 	add.w	ip, r2, #1
 8010126:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801012a:	7852      	ldrb	r2, [r2, #1]
 801012c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 8010130:	f1b9 0f09 	cmp.w	r9, #9
 8010134:	d939      	bls.n	80101aa <_strtod_l+0x35a>
 8010136:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8010138:	ebac 0c07 	sub.w	ip, ip, r7
 801013c:	f1bc 0f08 	cmp.w	ip, #8
 8010140:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 8010144:	dc37      	bgt.n	80101b6 <_strtod_l+0x366>
 8010146:	45e0      	cmp	r8, ip
 8010148:	bfa8      	it	ge
 801014a:	46e0      	movge	r8, ip
 801014c:	f1be 0f00 	cmp.w	lr, #0
 8010150:	d001      	beq.n	8010156 <_strtod_l+0x306>
 8010152:	f1c8 0800 	rsb	r8, r8, #0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d151      	bne.n	80101fe <_strtod_l+0x3ae>
 801015a:	2800      	cmp	r0, #0
 801015c:	f47f aeba 	bne.w	800fed4 <_strtod_l+0x84>
 8010160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010162:	2b00      	cmp	r3, #0
 8010164:	f47f aeb6 	bne.w	800fed4 <_strtod_l+0x84>
 8010168:	9b04      	ldr	r3, [sp, #16]
 801016a:	2b00      	cmp	r3, #0
 801016c:	f47f aed1 	bne.w	800ff12 <_strtod_l+0xc2>
 8010170:	2a4e      	cmp	r2, #78	; 0x4e
 8010172:	d027      	beq.n	80101c4 <_strtod_l+0x374>
 8010174:	dc21      	bgt.n	80101ba <_strtod_l+0x36a>
 8010176:	2a49      	cmp	r2, #73	; 0x49
 8010178:	f47f aecb 	bne.w	800ff12 <_strtod_l+0xc2>
 801017c:	499a      	ldr	r1, [pc, #616]	; (80103e8 <_strtod_l+0x598>)
 801017e:	a817      	add	r0, sp, #92	; 0x5c
 8010180:	f001 fd28 	bl	8011bd4 <__match>
 8010184:	2800      	cmp	r0, #0
 8010186:	f43f aec4 	beq.w	800ff12 <_strtod_l+0xc2>
 801018a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801018c:	4997      	ldr	r1, [pc, #604]	; (80103ec <_strtod_l+0x59c>)
 801018e:	3b01      	subs	r3, #1
 8010190:	a817      	add	r0, sp, #92	; 0x5c
 8010192:	9317      	str	r3, [sp, #92]	; 0x5c
 8010194:	f001 fd1e 	bl	8011bd4 <__match>
 8010198:	b910      	cbnz	r0, 80101a0 <_strtod_l+0x350>
 801019a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801019c:	3301      	adds	r3, #1
 801019e:	9317      	str	r3, [sp, #92]	; 0x5c
 80101a0:	f8df b260 	ldr.w	fp, [pc, #608]	; 8010404 <_strtod_l+0x5b4>
 80101a4:	f04f 0a00 	mov.w	sl, #0
 80101a8:	e694      	b.n	800fed4 <_strtod_l+0x84>
 80101aa:	270a      	movs	r7, #10
 80101ac:	fb07 2808 	mla	r8, r7, r8, r2
 80101b0:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 80101b4:	e7b4      	b.n	8010120 <_strtod_l+0x2d0>
 80101b6:	46e0      	mov	r8, ip
 80101b8:	e7c8      	b.n	801014c <_strtod_l+0x2fc>
 80101ba:	2a69      	cmp	r2, #105	; 0x69
 80101bc:	d0de      	beq.n	801017c <_strtod_l+0x32c>
 80101be:	2a6e      	cmp	r2, #110	; 0x6e
 80101c0:	f47f aea7 	bne.w	800ff12 <_strtod_l+0xc2>
 80101c4:	498a      	ldr	r1, [pc, #552]	; (80103f0 <_strtod_l+0x5a0>)
 80101c6:	a817      	add	r0, sp, #92	; 0x5c
 80101c8:	f001 fd04 	bl	8011bd4 <__match>
 80101cc:	2800      	cmp	r0, #0
 80101ce:	f43f aea0 	beq.w	800ff12 <_strtod_l+0xc2>
 80101d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80101d4:	781b      	ldrb	r3, [r3, #0]
 80101d6:	2b28      	cmp	r3, #40	; 0x28
 80101d8:	d10e      	bne.n	80101f8 <_strtod_l+0x3a8>
 80101da:	aa1a      	add	r2, sp, #104	; 0x68
 80101dc:	4985      	ldr	r1, [pc, #532]	; (80103f4 <_strtod_l+0x5a4>)
 80101de:	a817      	add	r0, sp, #92	; 0x5c
 80101e0:	f001 fd0c 	bl	8011bfc <__hexnan>
 80101e4:	2805      	cmp	r0, #5
 80101e6:	d107      	bne.n	80101f8 <_strtod_l+0x3a8>
 80101e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80101ea:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80101ee:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80101f2:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80101f6:	e66d      	b.n	800fed4 <_strtod_l+0x84>
 80101f8:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8010408 <_strtod_l+0x5b8>
 80101fc:	e7d2      	b.n	80101a4 <_strtod_l+0x354>
 80101fe:	eddd 7a08 	vldr	s15, [sp, #32]
 8010202:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010206:	eba8 0201 	sub.w	r2, r8, r1
 801020a:	2d00      	cmp	r5, #0
 801020c:	bf08      	it	eq
 801020e:	461d      	moveq	r5, r3
 8010210:	2b10      	cmp	r3, #16
 8010212:	9204      	str	r2, [sp, #16]
 8010214:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010218:	461a      	mov	r2, r3
 801021a:	bfa8      	it	ge
 801021c:	2210      	movge	r2, #16
 801021e:	2b09      	cmp	r3, #9
 8010220:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8010224:	dc14      	bgt.n	8010250 <_strtod_l+0x400>
 8010226:	9904      	ldr	r1, [sp, #16]
 8010228:	2900      	cmp	r1, #0
 801022a:	f43f ae53 	beq.w	800fed4 <_strtod_l+0x84>
 801022e:	9904      	ldr	r1, [sp, #16]
 8010230:	dd72      	ble.n	8010318 <_strtod_l+0x4c8>
 8010232:	2916      	cmp	r1, #22
 8010234:	dc5a      	bgt.n	80102ec <_strtod_l+0x49c>
 8010236:	4970      	ldr	r1, [pc, #448]	; (80103f8 <_strtod_l+0x5a8>)
 8010238:	9b04      	ldr	r3, [sp, #16]
 801023a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801023e:	ed91 7b00 	vldr	d7, [r1]
 8010242:	ec4b ab16 	vmov	d6, sl, fp
 8010246:	ee27 7b06 	vmul.f64	d7, d7, d6
 801024a:	ec5b ab17 	vmov	sl, fp, d7
 801024e:	e641      	b.n	800fed4 <_strtod_l+0x84>
 8010250:	4969      	ldr	r1, [pc, #420]	; (80103f8 <_strtod_l+0x5a8>)
 8010252:	eddd 7a06 	vldr	s15, [sp, #24]
 8010256:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801025a:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801025e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8010262:	2b0f      	cmp	r3, #15
 8010264:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010268:	eea5 7b06 	vfma.f64	d7, d5, d6
 801026c:	ec5b ab17 	vmov	sl, fp, d7
 8010270:	ddd9      	ble.n	8010226 <_strtod_l+0x3d6>
 8010272:	9904      	ldr	r1, [sp, #16]
 8010274:	1a9a      	subs	r2, r3, r2
 8010276:	440a      	add	r2, r1
 8010278:	2a00      	cmp	r2, #0
 801027a:	f340 8096 	ble.w	80103aa <_strtod_l+0x55a>
 801027e:	f012 000f 	ands.w	r0, r2, #15
 8010282:	d00a      	beq.n	801029a <_strtod_l+0x44a>
 8010284:	495c      	ldr	r1, [pc, #368]	; (80103f8 <_strtod_l+0x5a8>)
 8010286:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801028a:	ed91 7b00 	vldr	d7, [r1]
 801028e:	ec4b ab16 	vmov	d6, sl, fp
 8010292:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010296:	ec5b ab17 	vmov	sl, fp, d7
 801029a:	f032 020f 	bics.w	r2, r2, #15
 801029e:	d072      	beq.n	8010386 <_strtod_l+0x536>
 80102a0:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80102a4:	dd45      	ble.n	8010332 <_strtod_l+0x4e2>
 80102a6:	2500      	movs	r5, #0
 80102a8:	46a8      	mov	r8, r5
 80102aa:	9506      	str	r5, [sp, #24]
 80102ac:	46a9      	mov	r9, r5
 80102ae:	2322      	movs	r3, #34	; 0x22
 80102b0:	f8df b150 	ldr.w	fp, [pc, #336]	; 8010404 <_strtod_l+0x5b4>
 80102b4:	6023      	str	r3, [r4, #0]
 80102b6:	f04f 0a00 	mov.w	sl, #0
 80102ba:	9b06      	ldr	r3, [sp, #24]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	f43f ae09 	beq.w	800fed4 <_strtod_l+0x84>
 80102c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80102c4:	4620      	mov	r0, r4
 80102c6:	f001 fd96 	bl	8011df6 <_Bfree>
 80102ca:	4649      	mov	r1, r9
 80102cc:	4620      	mov	r0, r4
 80102ce:	f001 fd92 	bl	8011df6 <_Bfree>
 80102d2:	4641      	mov	r1, r8
 80102d4:	4620      	mov	r0, r4
 80102d6:	f001 fd8e 	bl	8011df6 <_Bfree>
 80102da:	9906      	ldr	r1, [sp, #24]
 80102dc:	4620      	mov	r0, r4
 80102de:	f001 fd8a 	bl	8011df6 <_Bfree>
 80102e2:	4629      	mov	r1, r5
 80102e4:	4620      	mov	r0, r4
 80102e6:	f001 fd86 	bl	8011df6 <_Bfree>
 80102ea:	e5f3      	b.n	800fed4 <_strtod_l+0x84>
 80102ec:	9804      	ldr	r0, [sp, #16]
 80102ee:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80102f2:	4281      	cmp	r1, r0
 80102f4:	dbbd      	blt.n	8010272 <_strtod_l+0x422>
 80102f6:	4a40      	ldr	r2, [pc, #256]	; (80103f8 <_strtod_l+0x5a8>)
 80102f8:	f1c3 030f 	rsb	r3, r3, #15
 80102fc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8010300:	ed91 7b00 	vldr	d7, [r1]
 8010304:	ec4b ab16 	vmov	d6, sl, fp
 8010308:	1ac3      	subs	r3, r0, r3
 801030a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801030e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010312:	ed92 6b00 	vldr	d6, [r2]
 8010316:	e796      	b.n	8010246 <_strtod_l+0x3f6>
 8010318:	3116      	adds	r1, #22
 801031a:	dbaa      	blt.n	8010272 <_strtod_l+0x422>
 801031c:	4936      	ldr	r1, [pc, #216]	; (80103f8 <_strtod_l+0x5a8>)
 801031e:	9b04      	ldr	r3, [sp, #16]
 8010320:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 8010324:	ed91 7b00 	vldr	d7, [r1]
 8010328:	ec4b ab16 	vmov	d6, sl, fp
 801032c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010330:	e78b      	b.n	801024a <_strtod_l+0x3fa>
 8010332:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8010336:	2000      	movs	r0, #0
 8010338:	4e30      	ldr	r6, [pc, #192]	; (80103fc <_strtod_l+0x5ac>)
 801033a:	1112      	asrs	r2, r2, #4
 801033c:	4601      	mov	r1, r0
 801033e:	2a01      	cmp	r2, #1
 8010340:	dc23      	bgt.n	801038a <_strtod_l+0x53a>
 8010342:	b108      	cbz	r0, 8010348 <_strtod_l+0x4f8>
 8010344:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8010348:	4a2c      	ldr	r2, [pc, #176]	; (80103fc <_strtod_l+0x5ac>)
 801034a:	482d      	ldr	r0, [pc, #180]	; (8010400 <_strtod_l+0x5b0>)
 801034c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8010350:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010354:	ed91 7b00 	vldr	d7, [r1]
 8010358:	ec4b ab16 	vmov	d6, sl, fp
 801035c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010360:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010364:	9907      	ldr	r1, [sp, #28]
 8010366:	4a27      	ldr	r2, [pc, #156]	; (8010404 <_strtod_l+0x5b4>)
 8010368:	400a      	ands	r2, r1
 801036a:	4282      	cmp	r2, r0
 801036c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8010370:	d899      	bhi.n	80102a6 <_strtod_l+0x456>
 8010372:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8010376:	4282      	cmp	r2, r0
 8010378:	bf86      	itte	hi
 801037a:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 801040c <_strtod_l+0x5bc>
 801037e:	f04f 3aff 	movhi.w	sl, #4294967295
 8010382:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 8010386:	2700      	movs	r7, #0
 8010388:	e070      	b.n	801046c <_strtod_l+0x61c>
 801038a:	07d7      	lsls	r7, r2, #31
 801038c:	d50a      	bpl.n	80103a4 <_strtod_l+0x554>
 801038e:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 8010392:	ed90 7b00 	vldr	d7, [r0]
 8010396:	ed9d 6b06 	vldr	d6, [sp, #24]
 801039a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801039e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80103a2:	2001      	movs	r0, #1
 80103a4:	3101      	adds	r1, #1
 80103a6:	1052      	asrs	r2, r2, #1
 80103a8:	e7c9      	b.n	801033e <_strtod_l+0x4ee>
 80103aa:	d0ec      	beq.n	8010386 <_strtod_l+0x536>
 80103ac:	4252      	negs	r2, r2
 80103ae:	f012 000f 	ands.w	r0, r2, #15
 80103b2:	d00a      	beq.n	80103ca <_strtod_l+0x57a>
 80103b4:	4910      	ldr	r1, [pc, #64]	; (80103f8 <_strtod_l+0x5a8>)
 80103b6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80103ba:	ed91 7b00 	vldr	d7, [r1]
 80103be:	ec4b ab16 	vmov	d6, sl, fp
 80103c2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80103c6:	ec5b ab17 	vmov	sl, fp, d7
 80103ca:	1112      	asrs	r2, r2, #4
 80103cc:	d0db      	beq.n	8010386 <_strtod_l+0x536>
 80103ce:	2a1f      	cmp	r2, #31
 80103d0:	dd1e      	ble.n	8010410 <_strtod_l+0x5c0>
 80103d2:	2500      	movs	r5, #0
 80103d4:	46a8      	mov	r8, r5
 80103d6:	9506      	str	r5, [sp, #24]
 80103d8:	46a9      	mov	r9, r5
 80103da:	2322      	movs	r3, #34	; 0x22
 80103dc:	f04f 0a00 	mov.w	sl, #0
 80103e0:	f04f 0b00 	mov.w	fp, #0
 80103e4:	6023      	str	r3, [r4, #0]
 80103e6:	e768      	b.n	80102ba <_strtod_l+0x46a>
 80103e8:	08013071 	.word	0x08013071
 80103ec:	080130fb 	.word	0x080130fb
 80103f0:	08013079 	.word	0x08013079
 80103f4:	080130bc 	.word	0x080130bc
 80103f8:	08013138 	.word	0x08013138
 80103fc:	08013110 	.word	0x08013110
 8010400:	7ca00000 	.word	0x7ca00000
 8010404:	7ff00000 	.word	0x7ff00000
 8010408:	fff80000 	.word	0xfff80000
 801040c:	7fefffff 	.word	0x7fefffff
 8010410:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8010414:	f012 0710 	ands.w	r7, r2, #16
 8010418:	49ab      	ldr	r1, [pc, #684]	; (80106c8 <_strtod_l+0x878>)
 801041a:	bf18      	it	ne
 801041c:	276a      	movne	r7, #106	; 0x6a
 801041e:	2000      	movs	r0, #0
 8010420:	2a00      	cmp	r2, #0
 8010422:	f300 8113 	bgt.w	801064c <_strtod_l+0x7fc>
 8010426:	b108      	cbz	r0, 801042c <_strtod_l+0x5dc>
 8010428:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801042c:	b1bf      	cbz	r7, 801045e <_strtod_l+0x60e>
 801042e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010432:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8010436:	2a00      	cmp	r2, #0
 8010438:	4659      	mov	r1, fp
 801043a:	dd10      	ble.n	801045e <_strtod_l+0x60e>
 801043c:	2a1f      	cmp	r2, #31
 801043e:	f340 8113 	ble.w	8010668 <_strtod_l+0x818>
 8010442:	2a34      	cmp	r2, #52	; 0x34
 8010444:	bfde      	ittt	le
 8010446:	3a20      	suble	r2, #32
 8010448:	f04f 30ff 	movle.w	r0, #4294967295
 801044c:	fa00 f202 	lslle.w	r2, r0, r2
 8010450:	f04f 0a00 	mov.w	sl, #0
 8010454:	bfcc      	ite	gt
 8010456:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801045a:	ea02 0b01 	andle.w	fp, r2, r1
 801045e:	ec4b ab17 	vmov	d7, sl, fp
 8010462:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801046a:	d0b2      	beq.n	80103d2 <_strtod_l+0x582>
 801046c:	9a08      	ldr	r2, [sp, #32]
 801046e:	9200      	str	r2, [sp, #0]
 8010470:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010472:	462a      	mov	r2, r5
 8010474:	4620      	mov	r0, r4
 8010476:	f001 fd10 	bl	8011e9a <__s2b>
 801047a:	9006      	str	r0, [sp, #24]
 801047c:	2800      	cmp	r0, #0
 801047e:	f43f af12 	beq.w	80102a6 <_strtod_l+0x456>
 8010482:	9a04      	ldr	r2, [sp, #16]
 8010484:	9b04      	ldr	r3, [sp, #16]
 8010486:	2a00      	cmp	r2, #0
 8010488:	f1c3 0300 	rsb	r3, r3, #0
 801048c:	ed9f 9b88 	vldr	d9, [pc, #544]	; 80106b0 <_strtod_l+0x860>
 8010490:	bfa8      	it	ge
 8010492:	2300      	movge	r3, #0
 8010494:	ed9f ab88 	vldr	d10, [pc, #544]	; 80106b8 <_strtod_l+0x868>
 8010498:	ed9f bb89 	vldr	d11, [pc, #548]	; 80106c0 <_strtod_l+0x870>
 801049c:	930e      	str	r3, [sp, #56]	; 0x38
 801049e:	2500      	movs	r5, #0
 80104a0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80104a4:	9310      	str	r3, [sp, #64]	; 0x40
 80104a6:	46a8      	mov	r8, r5
 80104a8:	9b06      	ldr	r3, [sp, #24]
 80104aa:	4620      	mov	r0, r4
 80104ac:	6859      	ldr	r1, [r3, #4]
 80104ae:	f001 fc6e 	bl	8011d8e <_Balloc>
 80104b2:	4681      	mov	r9, r0
 80104b4:	2800      	cmp	r0, #0
 80104b6:	f43f aefa 	beq.w	80102ae <_strtod_l+0x45e>
 80104ba:	9b06      	ldr	r3, [sp, #24]
 80104bc:	691a      	ldr	r2, [r3, #16]
 80104be:	3202      	adds	r2, #2
 80104c0:	f103 010c 	add.w	r1, r3, #12
 80104c4:	0092      	lsls	r2, r2, #2
 80104c6:	300c      	adds	r0, #12
 80104c8:	f001 fc56 	bl	8011d78 <memcpy>
 80104cc:	aa1a      	add	r2, sp, #104	; 0x68
 80104ce:	a919      	add	r1, sp, #100	; 0x64
 80104d0:	ec4b ab10 	vmov	d0, sl, fp
 80104d4:	4620      	mov	r0, r4
 80104d6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80104da:	f001 ff99 	bl	8012410 <__d2b>
 80104de:	9018      	str	r0, [sp, #96]	; 0x60
 80104e0:	2800      	cmp	r0, #0
 80104e2:	f43f aee4 	beq.w	80102ae <_strtod_l+0x45e>
 80104e6:	2101      	movs	r1, #1
 80104e8:	4620      	mov	r0, r4
 80104ea:	f001 fd62 	bl	8011fb2 <__i2b>
 80104ee:	4680      	mov	r8, r0
 80104f0:	2800      	cmp	r0, #0
 80104f2:	f43f aedc 	beq.w	80102ae <_strtod_l+0x45e>
 80104f6:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80104f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80104fa:	2e00      	cmp	r6, #0
 80104fc:	bfb1      	iteee	lt
 80104fe:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 8010500:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8010502:	9810      	ldrge	r0, [sp, #64]	; 0x40
 8010504:	18f3      	addge	r3, r6, r3
 8010506:	bfba      	itte	lt
 8010508:	1b98      	sublt	r0, r3, r6
 801050a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801050c:	9308      	strge	r3, [sp, #32]
 801050e:	eba6 0607 	sub.w	r6, r6, r7
 8010512:	bfb8      	it	lt
 8010514:	9308      	strlt	r3, [sp, #32]
 8010516:	4416      	add	r6, r2
 8010518:	4b6c      	ldr	r3, [pc, #432]	; (80106cc <_strtod_l+0x87c>)
 801051a:	3e01      	subs	r6, #1
 801051c:	429e      	cmp	r6, r3
 801051e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010522:	f280 80b4 	bge.w	801068e <_strtod_l+0x83e>
 8010526:	1b9b      	subs	r3, r3, r6
 8010528:	2b1f      	cmp	r3, #31
 801052a:	eba2 0203 	sub.w	r2, r2, r3
 801052e:	f04f 0101 	mov.w	r1, #1
 8010532:	f300 80a0 	bgt.w	8010676 <_strtod_l+0x826>
 8010536:	fa01 f303 	lsl.w	r3, r1, r3
 801053a:	9311      	str	r3, [sp, #68]	; 0x44
 801053c:	2300      	movs	r3, #0
 801053e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010540:	9b08      	ldr	r3, [sp, #32]
 8010542:	4413      	add	r3, r2
 8010544:	4402      	add	r2, r0
 8010546:	18be      	adds	r6, r7, r2
 8010548:	9a08      	ldr	r2, [sp, #32]
 801054a:	429a      	cmp	r2, r3
 801054c:	bfa8      	it	ge
 801054e:	461a      	movge	r2, r3
 8010550:	42b2      	cmp	r2, r6
 8010552:	bfa8      	it	ge
 8010554:	4632      	movge	r2, r6
 8010556:	2a00      	cmp	r2, #0
 8010558:	dd04      	ble.n	8010564 <_strtod_l+0x714>
 801055a:	9908      	ldr	r1, [sp, #32]
 801055c:	1a9b      	subs	r3, r3, r2
 801055e:	1ab6      	subs	r6, r6, r2
 8010560:	1a8a      	subs	r2, r1, r2
 8010562:	9208      	str	r2, [sp, #32]
 8010564:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010566:	b1c2      	cbz	r2, 801059a <_strtod_l+0x74a>
 8010568:	4641      	mov	r1, r8
 801056a:	4620      	mov	r0, r4
 801056c:	9315      	str	r3, [sp, #84]	; 0x54
 801056e:	f001 fdbf 	bl	80120f0 <__pow5mult>
 8010572:	4680      	mov	r8, r0
 8010574:	2800      	cmp	r0, #0
 8010576:	f43f ae9a 	beq.w	80102ae <_strtod_l+0x45e>
 801057a:	4601      	mov	r1, r0
 801057c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801057e:	4620      	mov	r0, r4
 8010580:	f001 fd20 	bl	8011fc4 <__multiply>
 8010584:	900c      	str	r0, [sp, #48]	; 0x30
 8010586:	2800      	cmp	r0, #0
 8010588:	f43f ae91 	beq.w	80102ae <_strtod_l+0x45e>
 801058c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801058e:	4620      	mov	r0, r4
 8010590:	f001 fc31 	bl	8011df6 <_Bfree>
 8010594:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010596:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010598:	9218      	str	r2, [sp, #96]	; 0x60
 801059a:	2b00      	cmp	r3, #0
 801059c:	dc7c      	bgt.n	8010698 <_strtod_l+0x848>
 801059e:	9b04      	ldr	r3, [sp, #16]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	dd08      	ble.n	80105b6 <_strtod_l+0x766>
 80105a4:	4649      	mov	r1, r9
 80105a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80105a8:	4620      	mov	r0, r4
 80105aa:	f001 fda1 	bl	80120f0 <__pow5mult>
 80105ae:	4681      	mov	r9, r0
 80105b0:	2800      	cmp	r0, #0
 80105b2:	f43f ae7c 	beq.w	80102ae <_strtod_l+0x45e>
 80105b6:	2e00      	cmp	r6, #0
 80105b8:	dd08      	ble.n	80105cc <_strtod_l+0x77c>
 80105ba:	4649      	mov	r1, r9
 80105bc:	4632      	mov	r2, r6
 80105be:	4620      	mov	r0, r4
 80105c0:	f001 fde4 	bl	801218c <__lshift>
 80105c4:	4681      	mov	r9, r0
 80105c6:	2800      	cmp	r0, #0
 80105c8:	f43f ae71 	beq.w	80102ae <_strtod_l+0x45e>
 80105cc:	9b08      	ldr	r3, [sp, #32]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	dd08      	ble.n	80105e4 <_strtod_l+0x794>
 80105d2:	4641      	mov	r1, r8
 80105d4:	461a      	mov	r2, r3
 80105d6:	4620      	mov	r0, r4
 80105d8:	f001 fdd8 	bl	801218c <__lshift>
 80105dc:	4680      	mov	r8, r0
 80105de:	2800      	cmp	r0, #0
 80105e0:	f43f ae65 	beq.w	80102ae <_strtod_l+0x45e>
 80105e4:	464a      	mov	r2, r9
 80105e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80105e8:	4620      	mov	r0, r4
 80105ea:	f001 fe3d 	bl	8012268 <__mdiff>
 80105ee:	4605      	mov	r5, r0
 80105f0:	2800      	cmp	r0, #0
 80105f2:	f43f ae5c 	beq.w	80102ae <_strtod_l+0x45e>
 80105f6:	68c3      	ldr	r3, [r0, #12]
 80105f8:	930c      	str	r3, [sp, #48]	; 0x30
 80105fa:	2300      	movs	r3, #0
 80105fc:	60c3      	str	r3, [r0, #12]
 80105fe:	4641      	mov	r1, r8
 8010600:	f001 fe18 	bl	8012234 <__mcmp>
 8010604:	2800      	cmp	r0, #0
 8010606:	da63      	bge.n	80106d0 <_strtod_l+0x880>
 8010608:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801060a:	b9e3      	cbnz	r3, 8010646 <_strtod_l+0x7f6>
 801060c:	f1ba 0f00 	cmp.w	sl, #0
 8010610:	d119      	bne.n	8010646 <_strtod_l+0x7f6>
 8010612:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010616:	b9b3      	cbnz	r3, 8010646 <_strtod_l+0x7f6>
 8010618:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801061c:	0d1b      	lsrs	r3, r3, #20
 801061e:	051b      	lsls	r3, r3, #20
 8010620:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010624:	d90f      	bls.n	8010646 <_strtod_l+0x7f6>
 8010626:	696b      	ldr	r3, [r5, #20]
 8010628:	b913      	cbnz	r3, 8010630 <_strtod_l+0x7e0>
 801062a:	692b      	ldr	r3, [r5, #16]
 801062c:	2b01      	cmp	r3, #1
 801062e:	dd0a      	ble.n	8010646 <_strtod_l+0x7f6>
 8010630:	4629      	mov	r1, r5
 8010632:	2201      	movs	r2, #1
 8010634:	4620      	mov	r0, r4
 8010636:	f001 fda9 	bl	801218c <__lshift>
 801063a:	4641      	mov	r1, r8
 801063c:	4605      	mov	r5, r0
 801063e:	f001 fdf9 	bl	8012234 <__mcmp>
 8010642:	2800      	cmp	r0, #0
 8010644:	dc75      	bgt.n	8010732 <_strtod_l+0x8e2>
 8010646:	2f00      	cmp	r7, #0
 8010648:	d17f      	bne.n	801074a <_strtod_l+0x8fa>
 801064a:	e63a      	b.n	80102c2 <_strtod_l+0x472>
 801064c:	07d6      	lsls	r6, r2, #31
 801064e:	d508      	bpl.n	8010662 <_strtod_l+0x812>
 8010650:	ed9d 6b06 	vldr	d6, [sp, #24]
 8010654:	ed91 7b00 	vldr	d7, [r1]
 8010658:	ee26 7b07 	vmul.f64	d7, d6, d7
 801065c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010660:	2001      	movs	r0, #1
 8010662:	1052      	asrs	r2, r2, #1
 8010664:	3108      	adds	r1, #8
 8010666:	e6db      	b.n	8010420 <_strtod_l+0x5d0>
 8010668:	f04f 31ff 	mov.w	r1, #4294967295
 801066c:	fa01 f202 	lsl.w	r2, r1, r2
 8010670:	ea02 0a0a 	and.w	sl, r2, sl
 8010674:	e6f3      	b.n	801045e <_strtod_l+0x60e>
 8010676:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801067a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801067e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8010682:	36e2      	adds	r6, #226	; 0xe2
 8010684:	fa01 f306 	lsl.w	r3, r1, r6
 8010688:	930f      	str	r3, [sp, #60]	; 0x3c
 801068a:	9111      	str	r1, [sp, #68]	; 0x44
 801068c:	e758      	b.n	8010540 <_strtod_l+0x6f0>
 801068e:	2300      	movs	r3, #0
 8010690:	930f      	str	r3, [sp, #60]	; 0x3c
 8010692:	2301      	movs	r3, #1
 8010694:	9311      	str	r3, [sp, #68]	; 0x44
 8010696:	e753      	b.n	8010540 <_strtod_l+0x6f0>
 8010698:	461a      	mov	r2, r3
 801069a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801069c:	4620      	mov	r0, r4
 801069e:	f001 fd75 	bl	801218c <__lshift>
 80106a2:	9018      	str	r0, [sp, #96]	; 0x60
 80106a4:	2800      	cmp	r0, #0
 80106a6:	f47f af7a 	bne.w	801059e <_strtod_l+0x74e>
 80106aa:	e600      	b.n	80102ae <_strtod_l+0x45e>
 80106ac:	f3af 8000 	nop.w
 80106b0:	94a03595 	.word	0x94a03595
 80106b4:	3fdfffff 	.word	0x3fdfffff
 80106b8:	35afe535 	.word	0x35afe535
 80106bc:	3fe00000 	.word	0x3fe00000
 80106c0:	94a03595 	.word	0x94a03595
 80106c4:	3fcfffff 	.word	0x3fcfffff
 80106c8:	080130d0 	.word	0x080130d0
 80106cc:	fffffc02 	.word	0xfffffc02
 80106d0:	f8cd b020 	str.w	fp, [sp, #32]
 80106d4:	f040 8085 	bne.w	80107e2 <_strtod_l+0x992>
 80106d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80106da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80106de:	b322      	cbz	r2, 801072a <_strtod_l+0x8da>
 80106e0:	4ab7      	ldr	r2, [pc, #732]	; (80109c0 <_strtod_l+0xb70>)
 80106e2:	4293      	cmp	r3, r2
 80106e4:	d154      	bne.n	8010790 <_strtod_l+0x940>
 80106e6:	4651      	mov	r1, sl
 80106e8:	b1e7      	cbz	r7, 8010724 <_strtod_l+0x8d4>
 80106ea:	4bb6      	ldr	r3, [pc, #728]	; (80109c4 <_strtod_l+0xb74>)
 80106ec:	465a      	mov	r2, fp
 80106ee:	4013      	ands	r3, r2
 80106f0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80106f4:	f04f 32ff 	mov.w	r2, #4294967295
 80106f8:	d803      	bhi.n	8010702 <_strtod_l+0x8b2>
 80106fa:	0d1b      	lsrs	r3, r3, #20
 80106fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010700:	409a      	lsls	r2, r3
 8010702:	4291      	cmp	r1, r2
 8010704:	d144      	bne.n	8010790 <_strtod_l+0x940>
 8010706:	4bb0      	ldr	r3, [pc, #704]	; (80109c8 <_strtod_l+0xb78>)
 8010708:	9a08      	ldr	r2, [sp, #32]
 801070a:	429a      	cmp	r2, r3
 801070c:	d102      	bne.n	8010714 <_strtod_l+0x8c4>
 801070e:	3101      	adds	r1, #1
 8010710:	f43f adcd 	beq.w	80102ae <_strtod_l+0x45e>
 8010714:	4bab      	ldr	r3, [pc, #684]	; (80109c4 <_strtod_l+0xb74>)
 8010716:	9a08      	ldr	r2, [sp, #32]
 8010718:	401a      	ands	r2, r3
 801071a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 801071e:	f04f 0a00 	mov.w	sl, #0
 8010722:	e790      	b.n	8010646 <_strtod_l+0x7f6>
 8010724:	f04f 32ff 	mov.w	r2, #4294967295
 8010728:	e7eb      	b.n	8010702 <_strtod_l+0x8b2>
 801072a:	bb8b      	cbnz	r3, 8010790 <_strtod_l+0x940>
 801072c:	f1ba 0f00 	cmp.w	sl, #0
 8010730:	d12e      	bne.n	8010790 <_strtod_l+0x940>
 8010732:	465b      	mov	r3, fp
 8010734:	4aa3      	ldr	r2, [pc, #652]	; (80109c4 <_strtod_l+0xb74>)
 8010736:	b30f      	cbz	r7, 801077c <_strtod_l+0x92c>
 8010738:	ea02 010b 	and.w	r1, r2, fp
 801073c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010740:	dc1c      	bgt.n	801077c <_strtod_l+0x92c>
 8010742:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010746:	f77f ae48 	ble.w	80103da <_strtod_l+0x58a>
 801074a:	4aa0      	ldr	r2, [pc, #640]	; (80109cc <_strtod_l+0xb7c>)
 801074c:	2300      	movs	r3, #0
 801074e:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 8010752:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 8010756:	ec4b ab17 	vmov	d7, sl, fp
 801075a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801075e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010762:	9b05      	ldr	r3, [sp, #20]
 8010764:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8010768:	2b00      	cmp	r3, #0
 801076a:	f47f adaa 	bne.w	80102c2 <_strtod_l+0x472>
 801076e:	9b04      	ldr	r3, [sp, #16]
 8010770:	2b00      	cmp	r3, #0
 8010772:	f47f ada6 	bne.w	80102c2 <_strtod_l+0x472>
 8010776:	2322      	movs	r3, #34	; 0x22
 8010778:	6023      	str	r3, [r4, #0]
 801077a:	e5a2      	b.n	80102c2 <_strtod_l+0x472>
 801077c:	4013      	ands	r3, r2
 801077e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010782:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010786:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801078a:	f04f 3aff 	mov.w	sl, #4294967295
 801078e:	e75a      	b.n	8010646 <_strtod_l+0x7f6>
 8010790:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010792:	b18b      	cbz	r3, 80107b8 <_strtod_l+0x968>
 8010794:	9a08      	ldr	r2, [sp, #32]
 8010796:	4213      	tst	r3, r2
 8010798:	f43f af55 	beq.w	8010646 <_strtod_l+0x7f6>
 801079c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801079e:	463a      	mov	r2, r7
 80107a0:	4650      	mov	r0, sl
 80107a2:	4659      	mov	r1, fp
 80107a4:	b163      	cbz	r3, 80107c0 <_strtod_l+0x970>
 80107a6:	f7ff fb39 	bl	800fe1c <sulp>
 80107aa:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80107ae:	ee37 7b00 	vadd.f64	d7, d7, d0
 80107b2:	ec5b ab17 	vmov	sl, fp, d7
 80107b6:	e746      	b.n	8010646 <_strtod_l+0x7f6>
 80107b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80107ba:	ea13 0f0a 	tst.w	r3, sl
 80107be:	e7eb      	b.n	8010798 <_strtod_l+0x948>
 80107c0:	f7ff fb2c 	bl	800fe1c <sulp>
 80107c4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80107c8:	ee37 7b40 	vsub.f64	d7, d7, d0
 80107cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80107d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80107d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107d8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80107dc:	f43f adfd 	beq.w	80103da <_strtod_l+0x58a>
 80107e0:	e731      	b.n	8010646 <_strtod_l+0x7f6>
 80107e2:	4641      	mov	r1, r8
 80107e4:	4628      	mov	r0, r5
 80107e6:	f001 fe62 	bl	80124ae <__ratio>
 80107ea:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80107ee:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80107f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107f6:	d869      	bhi.n	80108cc <_strtod_l+0xa7c>
 80107f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d045      	beq.n	801088a <_strtod_l+0xa3a>
 80107fe:	4b74      	ldr	r3, [pc, #464]	; (80109d0 <_strtod_l+0xb80>)
 8010800:	2200      	movs	r2, #0
 8010802:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8010806:	9808      	ldr	r0, [sp, #32]
 8010808:	496e      	ldr	r1, [pc, #440]	; (80109c4 <_strtod_l+0xb74>)
 801080a:	ea00 0601 	and.w	r6, r0, r1
 801080e:	4871      	ldr	r0, [pc, #452]	; (80109d4 <_strtod_l+0xb84>)
 8010810:	4286      	cmp	r6, r0
 8010812:	f040 8089 	bne.w	8010928 <_strtod_l+0xad8>
 8010816:	910f      	str	r1, [sp, #60]	; 0x3c
 8010818:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801081c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8010820:	9908      	ldr	r1, [sp, #32]
 8010822:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 8010826:	ec4b ab10 	vmov	d0, sl, fp
 801082a:	ec43 2b1c 	vmov	d12, r2, r3
 801082e:	f001 fd79 	bl	8012324 <__ulp>
 8010832:	ec4b ab1d 	vmov	d13, sl, fp
 8010836:	eeac db00 	vfma.f64	d13, d12, d0
 801083a:	ed8d db08 	vstr	d13, [sp, #32]
 801083e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010840:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010842:	4a65      	ldr	r2, [pc, #404]	; (80109d8 <_strtod_l+0xb88>)
 8010844:	4019      	ands	r1, r3
 8010846:	4291      	cmp	r1, r2
 8010848:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 801084c:	d948      	bls.n	80108e0 <_strtod_l+0xa90>
 801084e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010850:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010854:	4293      	cmp	r3, r2
 8010856:	d103      	bne.n	8010860 <_strtod_l+0xa10>
 8010858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801085a:	3301      	adds	r3, #1
 801085c:	f43f ad27 	beq.w	80102ae <_strtod_l+0x45e>
 8010860:	f8df b164 	ldr.w	fp, [pc, #356]	; 80109c8 <_strtod_l+0xb78>
 8010864:	f04f 3aff 	mov.w	sl, #4294967295
 8010868:	9918      	ldr	r1, [sp, #96]	; 0x60
 801086a:	4620      	mov	r0, r4
 801086c:	f001 fac3 	bl	8011df6 <_Bfree>
 8010870:	4649      	mov	r1, r9
 8010872:	4620      	mov	r0, r4
 8010874:	f001 fabf 	bl	8011df6 <_Bfree>
 8010878:	4641      	mov	r1, r8
 801087a:	4620      	mov	r0, r4
 801087c:	f001 fabb 	bl	8011df6 <_Bfree>
 8010880:	4629      	mov	r1, r5
 8010882:	4620      	mov	r0, r4
 8010884:	f001 fab7 	bl	8011df6 <_Bfree>
 8010888:	e60e      	b.n	80104a8 <_strtod_l+0x658>
 801088a:	f1ba 0f00 	cmp.w	sl, #0
 801088e:	d113      	bne.n	80108b8 <_strtod_l+0xa68>
 8010890:	9b08      	ldr	r3, [sp, #32]
 8010892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010896:	b9b3      	cbnz	r3, 80108c6 <_strtod_l+0xa76>
 8010898:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801089c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80108a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a4:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80108a8:	d401      	bmi.n	80108ae <_strtod_l+0xa5e>
 80108aa:	ee20 8b08 	vmul.f64	d8, d0, d8
 80108ae:	eeb1 7b48 	vneg.f64	d7, d8
 80108b2:	ec53 2b17 	vmov	r2, r3, d7
 80108b6:	e7a6      	b.n	8010806 <_strtod_l+0x9b6>
 80108b8:	f1ba 0f01 	cmp.w	sl, #1
 80108bc:	d103      	bne.n	80108c6 <_strtod_l+0xa76>
 80108be:	9b08      	ldr	r3, [sp, #32]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	f43f ad8a 	beq.w	80103da <_strtod_l+0x58a>
 80108c6:	2200      	movs	r2, #0
 80108c8:	4b44      	ldr	r3, [pc, #272]	; (80109dc <_strtod_l+0xb8c>)
 80108ca:	e79a      	b.n	8010802 <_strtod_l+0x9b2>
 80108cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108ce:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80108d2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d0e9      	beq.n	80108ae <_strtod_l+0xa5e>
 80108da:	ec53 2b18 	vmov	r2, r3, d8
 80108de:	e792      	b.n	8010806 <_strtod_l+0x9b6>
 80108e0:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80108e4:	2f00      	cmp	r7, #0
 80108e6:	d1bf      	bne.n	8010868 <_strtod_l+0xa18>
 80108e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80108ec:	0d1b      	lsrs	r3, r3, #20
 80108ee:	051b      	lsls	r3, r3, #20
 80108f0:	429e      	cmp	r6, r3
 80108f2:	d1b9      	bne.n	8010868 <_strtod_l+0xa18>
 80108f4:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 80108f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108fa:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 80108fe:	ee38 8b40 	vsub.f64	d8, d8, d0
 8010902:	b92b      	cbnz	r3, 8010910 <_strtod_l+0xac0>
 8010904:	f1ba 0f00 	cmp.w	sl, #0
 8010908:	d102      	bne.n	8010910 <_strtod_l+0xac0>
 801090a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 801090e:	b3d2      	cbz	r2, 8010986 <_strtod_l+0xb36>
 8010910:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8010914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010918:	f53f acd3 	bmi.w	80102c2 <_strtod_l+0x472>
 801091c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8010920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010924:	dda0      	ble.n	8010868 <_strtod_l+0xa18>
 8010926:	e4cc      	b.n	80102c2 <_strtod_l+0x472>
 8010928:	b1ef      	cbz	r7, 8010966 <_strtod_l+0xb16>
 801092a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 801092e:	d81a      	bhi.n	8010966 <_strtod_l+0xb16>
 8010930:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80109b8 <_strtod_l+0xb68>
 8010934:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801093c:	d810      	bhi.n	8010960 <_strtod_l+0xb10>
 801093e:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 8010942:	ee17 3a90 	vmov	r3, s15
 8010946:	2b00      	cmp	r3, #0
 8010948:	bf08      	it	eq
 801094a:	2301      	moveq	r3, #1
 801094c:	ee07 3a90 	vmov	s15, r3
 8010950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010952:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 8010956:	b99b      	cbnz	r3, 8010980 <_strtod_l+0xb30>
 8010958:	eeb1 7b48 	vneg.f64	d7, d8
 801095c:	ec53 2b17 	vmov	r2, r3, d7
 8010960:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8010964:	1b8b      	subs	r3, r1, r6
 8010966:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801096a:	ec43 2b1c 	vmov	d12, r2, r3
 801096e:	f001 fcd9 	bl	8012324 <__ulp>
 8010972:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8010976:	eeac 7b00 	vfma.f64	d7, d12, d0
 801097a:	ec5b ab17 	vmov	sl, fp, d7
 801097e:	e7b1      	b.n	80108e4 <_strtod_l+0xa94>
 8010980:	ec53 2b18 	vmov	r2, r3, d8
 8010984:	e7ec      	b.n	8010960 <_strtod_l+0xb10>
 8010986:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801098a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801098e:	f57f af6b 	bpl.w	8010868 <_strtod_l+0xa18>
 8010992:	e496      	b.n	80102c2 <_strtod_l+0x472>
 8010994:	2300      	movs	r3, #0
 8010996:	930d      	str	r3, [sp, #52]	; 0x34
 8010998:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801099a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801099c:	6013      	str	r3, [r2, #0]
 801099e:	f7ff ba9d 	b.w	800fedc <_strtod_l+0x8c>
 80109a2:	2a65      	cmp	r2, #101	; 0x65
 80109a4:	f04f 0100 	mov.w	r1, #0
 80109a8:	f43f ab97 	beq.w	80100da <_strtod_l+0x28a>
 80109ac:	2701      	movs	r7, #1
 80109ae:	460b      	mov	r3, r1
 80109b0:	9704      	str	r7, [sp, #16]
 80109b2:	f7ff bb0a 	b.w	800ffca <_strtod_l+0x17a>
 80109b6:	bf00      	nop
 80109b8:	ffc00000 	.word	0xffc00000
 80109bc:	41dfffff 	.word	0x41dfffff
 80109c0:	000fffff 	.word	0x000fffff
 80109c4:	7ff00000 	.word	0x7ff00000
 80109c8:	7fefffff 	.word	0x7fefffff
 80109cc:	39500000 	.word	0x39500000
 80109d0:	3ff00000 	.word	0x3ff00000
 80109d4:	7fe00000 	.word	0x7fe00000
 80109d8:	7c9fffff 	.word	0x7c9fffff
 80109dc:	bff00000 	.word	0xbff00000

080109e0 <_strtod_r>:
 80109e0:	4b05      	ldr	r3, [pc, #20]	; (80109f8 <_strtod_r+0x18>)
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	b410      	push	{r4}
 80109e6:	6a1b      	ldr	r3, [r3, #32]
 80109e8:	4c04      	ldr	r4, [pc, #16]	; (80109fc <_strtod_r+0x1c>)
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	bf08      	it	eq
 80109ee:	4623      	moveq	r3, r4
 80109f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109f4:	f7ff ba2c 	b.w	800fe50 <_strtod_l>
 80109f8:	20000028 	.word	0x20000028
 80109fc:	2000008c 	.word	0x2000008c

08010a00 <_strtol_l.isra.0>:
 8010a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a04:	4680      	mov	r8, r0
 8010a06:	4689      	mov	r9, r1
 8010a08:	4692      	mov	sl, r2
 8010a0a:	461e      	mov	r6, r3
 8010a0c:	460f      	mov	r7, r1
 8010a0e:	463d      	mov	r5, r7
 8010a10:	9808      	ldr	r0, [sp, #32]
 8010a12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a16:	f001 f981 	bl	8011d1c <__locale_ctype_ptr_l>
 8010a1a:	4420      	add	r0, r4
 8010a1c:	7843      	ldrb	r3, [r0, #1]
 8010a1e:	f013 0308 	ands.w	r3, r3, #8
 8010a22:	d132      	bne.n	8010a8a <_strtol_l.isra.0+0x8a>
 8010a24:	2c2d      	cmp	r4, #45	; 0x2d
 8010a26:	d132      	bne.n	8010a8e <_strtol_l.isra.0+0x8e>
 8010a28:	787c      	ldrb	r4, [r7, #1]
 8010a2a:	1cbd      	adds	r5, r7, #2
 8010a2c:	2201      	movs	r2, #1
 8010a2e:	2e00      	cmp	r6, #0
 8010a30:	d05d      	beq.n	8010aee <_strtol_l.isra.0+0xee>
 8010a32:	2e10      	cmp	r6, #16
 8010a34:	d109      	bne.n	8010a4a <_strtol_l.isra.0+0x4a>
 8010a36:	2c30      	cmp	r4, #48	; 0x30
 8010a38:	d107      	bne.n	8010a4a <_strtol_l.isra.0+0x4a>
 8010a3a:	782b      	ldrb	r3, [r5, #0]
 8010a3c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010a40:	2b58      	cmp	r3, #88	; 0x58
 8010a42:	d14f      	bne.n	8010ae4 <_strtol_l.isra.0+0xe4>
 8010a44:	786c      	ldrb	r4, [r5, #1]
 8010a46:	2610      	movs	r6, #16
 8010a48:	3502      	adds	r5, #2
 8010a4a:	2a00      	cmp	r2, #0
 8010a4c:	bf14      	ite	ne
 8010a4e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8010a52:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8010a56:	2700      	movs	r7, #0
 8010a58:	fbb1 fcf6 	udiv	ip, r1, r6
 8010a5c:	4638      	mov	r0, r7
 8010a5e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8010a62:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8010a66:	2b09      	cmp	r3, #9
 8010a68:	d817      	bhi.n	8010a9a <_strtol_l.isra.0+0x9a>
 8010a6a:	461c      	mov	r4, r3
 8010a6c:	42a6      	cmp	r6, r4
 8010a6e:	dd23      	ble.n	8010ab8 <_strtol_l.isra.0+0xb8>
 8010a70:	1c7b      	adds	r3, r7, #1
 8010a72:	d007      	beq.n	8010a84 <_strtol_l.isra.0+0x84>
 8010a74:	4584      	cmp	ip, r0
 8010a76:	d31c      	bcc.n	8010ab2 <_strtol_l.isra.0+0xb2>
 8010a78:	d101      	bne.n	8010a7e <_strtol_l.isra.0+0x7e>
 8010a7a:	45a6      	cmp	lr, r4
 8010a7c:	db19      	blt.n	8010ab2 <_strtol_l.isra.0+0xb2>
 8010a7e:	fb00 4006 	mla	r0, r0, r6, r4
 8010a82:	2701      	movs	r7, #1
 8010a84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a88:	e7eb      	b.n	8010a62 <_strtol_l.isra.0+0x62>
 8010a8a:	462f      	mov	r7, r5
 8010a8c:	e7bf      	b.n	8010a0e <_strtol_l.isra.0+0xe>
 8010a8e:	2c2b      	cmp	r4, #43	; 0x2b
 8010a90:	bf04      	itt	eq
 8010a92:	1cbd      	addeq	r5, r7, #2
 8010a94:	787c      	ldrbeq	r4, [r7, #1]
 8010a96:	461a      	mov	r2, r3
 8010a98:	e7c9      	b.n	8010a2e <_strtol_l.isra.0+0x2e>
 8010a9a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8010a9e:	2b19      	cmp	r3, #25
 8010aa0:	d801      	bhi.n	8010aa6 <_strtol_l.isra.0+0xa6>
 8010aa2:	3c37      	subs	r4, #55	; 0x37
 8010aa4:	e7e2      	b.n	8010a6c <_strtol_l.isra.0+0x6c>
 8010aa6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8010aaa:	2b19      	cmp	r3, #25
 8010aac:	d804      	bhi.n	8010ab8 <_strtol_l.isra.0+0xb8>
 8010aae:	3c57      	subs	r4, #87	; 0x57
 8010ab0:	e7dc      	b.n	8010a6c <_strtol_l.isra.0+0x6c>
 8010ab2:	f04f 37ff 	mov.w	r7, #4294967295
 8010ab6:	e7e5      	b.n	8010a84 <_strtol_l.isra.0+0x84>
 8010ab8:	1c7b      	adds	r3, r7, #1
 8010aba:	d108      	bne.n	8010ace <_strtol_l.isra.0+0xce>
 8010abc:	2322      	movs	r3, #34	; 0x22
 8010abe:	f8c8 3000 	str.w	r3, [r8]
 8010ac2:	4608      	mov	r0, r1
 8010ac4:	f1ba 0f00 	cmp.w	sl, #0
 8010ac8:	d107      	bne.n	8010ada <_strtol_l.isra.0+0xda>
 8010aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ace:	b102      	cbz	r2, 8010ad2 <_strtol_l.isra.0+0xd2>
 8010ad0:	4240      	negs	r0, r0
 8010ad2:	f1ba 0f00 	cmp.w	sl, #0
 8010ad6:	d0f8      	beq.n	8010aca <_strtol_l.isra.0+0xca>
 8010ad8:	b10f      	cbz	r7, 8010ade <_strtol_l.isra.0+0xde>
 8010ada:	f105 39ff 	add.w	r9, r5, #4294967295
 8010ade:	f8ca 9000 	str.w	r9, [sl]
 8010ae2:	e7f2      	b.n	8010aca <_strtol_l.isra.0+0xca>
 8010ae4:	2430      	movs	r4, #48	; 0x30
 8010ae6:	2e00      	cmp	r6, #0
 8010ae8:	d1af      	bne.n	8010a4a <_strtol_l.isra.0+0x4a>
 8010aea:	2608      	movs	r6, #8
 8010aec:	e7ad      	b.n	8010a4a <_strtol_l.isra.0+0x4a>
 8010aee:	2c30      	cmp	r4, #48	; 0x30
 8010af0:	d0a3      	beq.n	8010a3a <_strtol_l.isra.0+0x3a>
 8010af2:	260a      	movs	r6, #10
 8010af4:	e7a9      	b.n	8010a4a <_strtol_l.isra.0+0x4a>
	...

08010af8 <_strtol_r>:
 8010af8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010afa:	4c06      	ldr	r4, [pc, #24]	; (8010b14 <_strtol_r+0x1c>)
 8010afc:	4d06      	ldr	r5, [pc, #24]	; (8010b18 <_strtol_r+0x20>)
 8010afe:	6824      	ldr	r4, [r4, #0]
 8010b00:	6a24      	ldr	r4, [r4, #32]
 8010b02:	2c00      	cmp	r4, #0
 8010b04:	bf08      	it	eq
 8010b06:	462c      	moveq	r4, r5
 8010b08:	9400      	str	r4, [sp, #0]
 8010b0a:	f7ff ff79 	bl	8010a00 <_strtol_l.isra.0>
 8010b0e:	b003      	add	sp, #12
 8010b10:	bd30      	pop	{r4, r5, pc}
 8010b12:	bf00      	nop
 8010b14:	20000028 	.word	0x20000028
 8010b18:	2000008c 	.word	0x2000008c

08010b1c <quorem>:
 8010b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b20:	6903      	ldr	r3, [r0, #16]
 8010b22:	690c      	ldr	r4, [r1, #16]
 8010b24:	42a3      	cmp	r3, r4
 8010b26:	4680      	mov	r8, r0
 8010b28:	f2c0 8082 	blt.w	8010c30 <quorem+0x114>
 8010b2c:	3c01      	subs	r4, #1
 8010b2e:	f101 0714 	add.w	r7, r1, #20
 8010b32:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010b36:	f100 0614 	add.w	r6, r0, #20
 8010b3a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010b3e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010b42:	eb06 030c 	add.w	r3, r6, ip
 8010b46:	3501      	adds	r5, #1
 8010b48:	eb07 090c 	add.w	r9, r7, ip
 8010b4c:	9301      	str	r3, [sp, #4]
 8010b4e:	fbb0 f5f5 	udiv	r5, r0, r5
 8010b52:	b395      	cbz	r5, 8010bba <quorem+0x9e>
 8010b54:	f04f 0a00 	mov.w	sl, #0
 8010b58:	4638      	mov	r0, r7
 8010b5a:	46b6      	mov	lr, r6
 8010b5c:	46d3      	mov	fp, sl
 8010b5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8010b62:	b293      	uxth	r3, r2
 8010b64:	fb05 a303 	mla	r3, r5, r3, sl
 8010b68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010b6c:	b29b      	uxth	r3, r3
 8010b6e:	ebab 0303 	sub.w	r3, fp, r3
 8010b72:	0c12      	lsrs	r2, r2, #16
 8010b74:	f8de b000 	ldr.w	fp, [lr]
 8010b78:	fb05 a202 	mla	r2, r5, r2, sl
 8010b7c:	fa13 f38b 	uxtah	r3, r3, fp
 8010b80:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010b84:	fa1f fb82 	uxth.w	fp, r2
 8010b88:	f8de 2000 	ldr.w	r2, [lr]
 8010b8c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010b90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b94:	b29b      	uxth	r3, r3
 8010b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b9a:	4581      	cmp	r9, r0
 8010b9c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8010ba0:	f84e 3b04 	str.w	r3, [lr], #4
 8010ba4:	d2db      	bcs.n	8010b5e <quorem+0x42>
 8010ba6:	f856 300c 	ldr.w	r3, [r6, ip]
 8010baa:	b933      	cbnz	r3, 8010bba <quorem+0x9e>
 8010bac:	9b01      	ldr	r3, [sp, #4]
 8010bae:	3b04      	subs	r3, #4
 8010bb0:	429e      	cmp	r6, r3
 8010bb2:	461a      	mov	r2, r3
 8010bb4:	d330      	bcc.n	8010c18 <quorem+0xfc>
 8010bb6:	f8c8 4010 	str.w	r4, [r8, #16]
 8010bba:	4640      	mov	r0, r8
 8010bbc:	f001 fb3a 	bl	8012234 <__mcmp>
 8010bc0:	2800      	cmp	r0, #0
 8010bc2:	db25      	blt.n	8010c10 <quorem+0xf4>
 8010bc4:	3501      	adds	r5, #1
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	f04f 0c00 	mov.w	ip, #0
 8010bcc:	f857 2b04 	ldr.w	r2, [r7], #4
 8010bd0:	f8d0 e000 	ldr.w	lr, [r0]
 8010bd4:	b293      	uxth	r3, r2
 8010bd6:	ebac 0303 	sub.w	r3, ip, r3
 8010bda:	0c12      	lsrs	r2, r2, #16
 8010bdc:	fa13 f38e 	uxtah	r3, r3, lr
 8010be0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010be4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010bee:	45b9      	cmp	r9, r7
 8010bf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010bf4:	f840 3b04 	str.w	r3, [r0], #4
 8010bf8:	d2e8      	bcs.n	8010bcc <quorem+0xb0>
 8010bfa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8010bfe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8010c02:	b92a      	cbnz	r2, 8010c10 <quorem+0xf4>
 8010c04:	3b04      	subs	r3, #4
 8010c06:	429e      	cmp	r6, r3
 8010c08:	461a      	mov	r2, r3
 8010c0a:	d30b      	bcc.n	8010c24 <quorem+0x108>
 8010c0c:	f8c8 4010 	str.w	r4, [r8, #16]
 8010c10:	4628      	mov	r0, r5
 8010c12:	b003      	add	sp, #12
 8010c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c18:	6812      	ldr	r2, [r2, #0]
 8010c1a:	3b04      	subs	r3, #4
 8010c1c:	2a00      	cmp	r2, #0
 8010c1e:	d1ca      	bne.n	8010bb6 <quorem+0x9a>
 8010c20:	3c01      	subs	r4, #1
 8010c22:	e7c5      	b.n	8010bb0 <quorem+0x94>
 8010c24:	6812      	ldr	r2, [r2, #0]
 8010c26:	3b04      	subs	r3, #4
 8010c28:	2a00      	cmp	r2, #0
 8010c2a:	d1ef      	bne.n	8010c0c <quorem+0xf0>
 8010c2c:	3c01      	subs	r4, #1
 8010c2e:	e7ea      	b.n	8010c06 <quorem+0xea>
 8010c30:	2000      	movs	r0, #0
 8010c32:	e7ee      	b.n	8010c12 <quorem+0xf6>
 8010c34:	0000      	movs	r0, r0
	...

08010c38 <_dtoa_r>:
 8010c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c3c:	ec57 6b10 	vmov	r6, r7, d0
 8010c40:	b095      	sub	sp, #84	; 0x54
 8010c42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010c44:	9108      	str	r1, [sp, #32]
 8010c46:	4604      	mov	r4, r0
 8010c48:	920a      	str	r2, [sp, #40]	; 0x28
 8010c4a:	9311      	str	r3, [sp, #68]	; 0x44
 8010c4c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8010c50:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010c54:	b93d      	cbnz	r5, 8010c66 <_dtoa_r+0x2e>
 8010c56:	2010      	movs	r0, #16
 8010c58:	f001 f874 	bl	8011d44 <malloc>
 8010c5c:	6260      	str	r0, [r4, #36]	; 0x24
 8010c5e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010c62:	6005      	str	r5, [r0, #0]
 8010c64:	60c5      	str	r5, [r0, #12]
 8010c66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c68:	6819      	ldr	r1, [r3, #0]
 8010c6a:	b151      	cbz	r1, 8010c82 <_dtoa_r+0x4a>
 8010c6c:	685a      	ldr	r2, [r3, #4]
 8010c6e:	604a      	str	r2, [r1, #4]
 8010c70:	2301      	movs	r3, #1
 8010c72:	4093      	lsls	r3, r2
 8010c74:	608b      	str	r3, [r1, #8]
 8010c76:	4620      	mov	r0, r4
 8010c78:	f001 f8bd 	bl	8011df6 <_Bfree>
 8010c7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c7e:	2200      	movs	r2, #0
 8010c80:	601a      	str	r2, [r3, #0]
 8010c82:	1e3b      	subs	r3, r7, #0
 8010c84:	bfb9      	ittee	lt
 8010c86:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010c8a:	9303      	strlt	r3, [sp, #12]
 8010c8c:	2300      	movge	r3, #0
 8010c8e:	f8c8 3000 	strge.w	r3, [r8]
 8010c92:	9d03      	ldr	r5, [sp, #12]
 8010c94:	4bac      	ldr	r3, [pc, #688]	; (8010f48 <_dtoa_r+0x310>)
 8010c96:	bfbc      	itt	lt
 8010c98:	2201      	movlt	r2, #1
 8010c9a:	f8c8 2000 	strlt.w	r2, [r8]
 8010c9e:	43ab      	bics	r3, r5
 8010ca0:	d11b      	bne.n	8010cda <_dtoa_r+0xa2>
 8010ca2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010ca4:	f242 730f 	movw	r3, #9999	; 0x270f
 8010ca8:	6013      	str	r3, [r2, #0]
 8010caa:	9b02      	ldr	r3, [sp, #8]
 8010cac:	b923      	cbnz	r3, 8010cb8 <_dtoa_r+0x80>
 8010cae:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8010cb2:	2d00      	cmp	r5, #0
 8010cb4:	f000 84dd 	beq.w	8011672 <_dtoa_r+0xa3a>
 8010cb8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010cba:	b953      	cbnz	r3, 8010cd2 <_dtoa_r+0x9a>
 8010cbc:	4ba3      	ldr	r3, [pc, #652]	; (8010f4c <_dtoa_r+0x314>)
 8010cbe:	e020      	b.n	8010d02 <_dtoa_r+0xca>
 8010cc0:	4ba3      	ldr	r3, [pc, #652]	; (8010f50 <_dtoa_r+0x318>)
 8010cc2:	9304      	str	r3, [sp, #16]
 8010cc4:	3308      	adds	r3, #8
 8010cc6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8010cc8:	6013      	str	r3, [r2, #0]
 8010cca:	9804      	ldr	r0, [sp, #16]
 8010ccc:	b015      	add	sp, #84	; 0x54
 8010cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cd2:	4b9e      	ldr	r3, [pc, #632]	; (8010f4c <_dtoa_r+0x314>)
 8010cd4:	9304      	str	r3, [sp, #16]
 8010cd6:	3303      	adds	r3, #3
 8010cd8:	e7f5      	b.n	8010cc6 <_dtoa_r+0x8e>
 8010cda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010cde:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010cea:	d10c      	bne.n	8010d06 <_dtoa_r+0xce>
 8010cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010cee:	2301      	movs	r3, #1
 8010cf0:	6013      	str	r3, [r2, #0]
 8010cf2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	f000 84b9 	beq.w	801166c <_dtoa_r+0xa34>
 8010cfa:	4b96      	ldr	r3, [pc, #600]	; (8010f54 <_dtoa_r+0x31c>)
 8010cfc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8010cfe:	6013      	str	r3, [r2, #0]
 8010d00:	3b01      	subs	r3, #1
 8010d02:	9304      	str	r3, [sp, #16]
 8010d04:	e7e1      	b.n	8010cca <_dtoa_r+0x92>
 8010d06:	a913      	add	r1, sp, #76	; 0x4c
 8010d08:	aa12      	add	r2, sp, #72	; 0x48
 8010d0a:	ed9d 0b04 	vldr	d0, [sp, #16]
 8010d0e:	4620      	mov	r0, r4
 8010d10:	f001 fb7e 	bl	8012410 <__d2b>
 8010d14:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8010d18:	9001      	str	r0, [sp, #4]
 8010d1a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8010d1c:	2e00      	cmp	r6, #0
 8010d1e:	d046      	beq.n	8010dae <_dtoa_r+0x176>
 8010d20:	9805      	ldr	r0, [sp, #20]
 8010d22:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8010d26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d2a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8010d2e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010d32:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8010d36:	2700      	movs	r7, #0
 8010d38:	ee07 aa90 	vmov	s15, sl
 8010d3c:	ec43 2b16 	vmov	d6, r2, r3
 8010d40:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010d44:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8010f30 <_dtoa_r+0x2f8>
 8010d48:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8010d4c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8010d50:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8010f38 <_dtoa_r+0x300>
 8010d54:	eea7 6b04 	vfma.f64	d6, d7, d4
 8010d58:	eeb0 7b46 	vmov.f64	d7, d6
 8010d5c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8010f40 <_dtoa_r+0x308>
 8010d60:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010d64:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010d68:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d70:	ee16 ba90 	vmov	fp, s13
 8010d74:	d508      	bpl.n	8010d88 <_dtoa_r+0x150>
 8010d76:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010d7a:	eeb4 6b47 	vcmp.f64	d6, d7
 8010d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d82:	bf18      	it	ne
 8010d84:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8010d88:	f1bb 0f16 	cmp.w	fp, #22
 8010d8c:	d834      	bhi.n	8010df8 <_dtoa_r+0x1c0>
 8010d8e:	4b72      	ldr	r3, [pc, #456]	; (8010f58 <_dtoa_r+0x320>)
 8010d90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8010d94:	ed93 7b00 	vldr	d7, [r3]
 8010d98:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010d9c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010da4:	dd01      	ble.n	8010daa <_dtoa_r+0x172>
 8010da6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010daa:	2300      	movs	r3, #0
 8010dac:	e025      	b.n	8010dfa <_dtoa_r+0x1c2>
 8010dae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010db0:	eb01 0a03 	add.w	sl, r1, r3
 8010db4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8010db8:	2b20      	cmp	r3, #32
 8010dba:	dd17      	ble.n	8010dec <_dtoa_r+0x1b4>
 8010dbc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8010dc0:	9a02      	ldr	r2, [sp, #8]
 8010dc2:	409d      	lsls	r5, r3
 8010dc4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8010dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8010dcc:	432b      	orrs	r3, r5
 8010dce:	ee07 3a90 	vmov	s15, r3
 8010dd2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010dd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010dda:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010dde:	9805      	ldr	r0, [sp, #20]
 8010de0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010de4:	2701      	movs	r7, #1
 8010de6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8010dea:	e7a5      	b.n	8010d38 <_dtoa_r+0x100>
 8010dec:	9a02      	ldr	r2, [sp, #8]
 8010dee:	f1c3 0320 	rsb	r3, r3, #32
 8010df2:	fa02 f303 	lsl.w	r3, r2, r3
 8010df6:	e7ea      	b.n	8010dce <_dtoa_r+0x196>
 8010df8:	2301      	movs	r3, #1
 8010dfa:	eba1 0a0a 	sub.w	sl, r1, sl
 8010dfe:	9310      	str	r3, [sp, #64]	; 0x40
 8010e00:	f1ba 0301 	subs.w	r3, sl, #1
 8010e04:	9307      	str	r3, [sp, #28]
 8010e06:	bf43      	ittte	mi
 8010e08:	2300      	movmi	r3, #0
 8010e0a:	f1ca 0a01 	rsbmi	sl, sl, #1
 8010e0e:	9307      	strmi	r3, [sp, #28]
 8010e10:	f04f 0a00 	movpl.w	sl, #0
 8010e14:	f1bb 0f00 	cmp.w	fp, #0
 8010e18:	db19      	blt.n	8010e4e <_dtoa_r+0x216>
 8010e1a:	9b07      	ldr	r3, [sp, #28]
 8010e1c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8010e20:	445b      	add	r3, fp
 8010e22:	9307      	str	r3, [sp, #28]
 8010e24:	f04f 0800 	mov.w	r8, #0
 8010e28:	9b08      	ldr	r3, [sp, #32]
 8010e2a:	2b09      	cmp	r3, #9
 8010e2c:	d866      	bhi.n	8010efc <_dtoa_r+0x2c4>
 8010e2e:	2b05      	cmp	r3, #5
 8010e30:	bfc4      	itt	gt
 8010e32:	3b04      	subgt	r3, #4
 8010e34:	9308      	strgt	r3, [sp, #32]
 8010e36:	9b08      	ldr	r3, [sp, #32]
 8010e38:	f1a3 0302 	sub.w	r3, r3, #2
 8010e3c:	bfcc      	ite	gt
 8010e3e:	2500      	movgt	r5, #0
 8010e40:	2501      	movle	r5, #1
 8010e42:	2b03      	cmp	r3, #3
 8010e44:	d866      	bhi.n	8010f14 <_dtoa_r+0x2dc>
 8010e46:	e8df f003 	tbb	[pc, r3]
 8010e4a:	5755      	.short	0x5755
 8010e4c:	4909      	.short	0x4909
 8010e4e:	2300      	movs	r3, #0
 8010e50:	ebaa 0a0b 	sub.w	sl, sl, fp
 8010e54:	f1cb 0800 	rsb	r8, fp, #0
 8010e58:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e5a:	e7e5      	b.n	8010e28 <_dtoa_r+0x1f0>
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8010e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	dd59      	ble.n	8010f1a <_dtoa_r+0x2e2>
 8010e66:	9306      	str	r3, [sp, #24]
 8010e68:	4699      	mov	r9, r3
 8010e6a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	6072      	str	r2, [r6, #4]
 8010e70:	2204      	movs	r2, #4
 8010e72:	f102 0014 	add.w	r0, r2, #20
 8010e76:	4298      	cmp	r0, r3
 8010e78:	6871      	ldr	r1, [r6, #4]
 8010e7a:	d953      	bls.n	8010f24 <_dtoa_r+0x2ec>
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	f000 ff86 	bl	8011d8e <_Balloc>
 8010e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e84:	6030      	str	r0, [r6, #0]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	9304      	str	r3, [sp, #16]
 8010e8a:	f1b9 0f0e 	cmp.w	r9, #14
 8010e8e:	f200 80c2 	bhi.w	8011016 <_dtoa_r+0x3de>
 8010e92:	2d00      	cmp	r5, #0
 8010e94:	f000 80bf 	beq.w	8011016 <_dtoa_r+0x3de>
 8010e98:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010e9c:	f1bb 0f00 	cmp.w	fp, #0
 8010ea0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8010ea4:	f340 80e6 	ble.w	8011074 <_dtoa_r+0x43c>
 8010ea8:	4a2b      	ldr	r2, [pc, #172]	; (8010f58 <_dtoa_r+0x320>)
 8010eaa:	f00b 030f 	and.w	r3, fp, #15
 8010eae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010eb2:	ed93 7b00 	vldr	d7, [r3]
 8010eb6:	ea4f 132b 	mov.w	r3, fp, asr #4
 8010eba:	06da      	lsls	r2, r3, #27
 8010ebc:	f140 80d8 	bpl.w	8011070 <_dtoa_r+0x438>
 8010ec0:	4a26      	ldr	r2, [pc, #152]	; (8010f5c <_dtoa_r+0x324>)
 8010ec2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8010ec6:	ed92 6b08 	vldr	d6, [r2, #32]
 8010eca:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8010ece:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010ed2:	f003 030f 	and.w	r3, r3, #15
 8010ed6:	2203      	movs	r2, #3
 8010ed8:	4920      	ldr	r1, [pc, #128]	; (8010f5c <_dtoa_r+0x324>)
 8010eda:	e04a      	b.n	8010f72 <_dtoa_r+0x33a>
 8010edc:	2301      	movs	r3, #1
 8010ede:	9309      	str	r3, [sp, #36]	; 0x24
 8010ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ee2:	445b      	add	r3, fp
 8010ee4:	f103 0901 	add.w	r9, r3, #1
 8010ee8:	9306      	str	r3, [sp, #24]
 8010eea:	464b      	mov	r3, r9
 8010eec:	2b01      	cmp	r3, #1
 8010eee:	bfb8      	it	lt
 8010ef0:	2301      	movlt	r3, #1
 8010ef2:	e7ba      	b.n	8010e6a <_dtoa_r+0x232>
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	e7b2      	b.n	8010e5e <_dtoa_r+0x226>
 8010ef8:	2300      	movs	r3, #0
 8010efa:	e7f0      	b.n	8010ede <_dtoa_r+0x2a6>
 8010efc:	2501      	movs	r5, #1
 8010efe:	2300      	movs	r3, #0
 8010f00:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8010f04:	f04f 33ff 	mov.w	r3, #4294967295
 8010f08:	9306      	str	r3, [sp, #24]
 8010f0a:	4699      	mov	r9, r3
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	2312      	movs	r3, #18
 8010f10:	920a      	str	r2, [sp, #40]	; 0x28
 8010f12:	e7aa      	b.n	8010e6a <_dtoa_r+0x232>
 8010f14:	2301      	movs	r3, #1
 8010f16:	9309      	str	r3, [sp, #36]	; 0x24
 8010f18:	e7f4      	b.n	8010f04 <_dtoa_r+0x2cc>
 8010f1a:	2301      	movs	r3, #1
 8010f1c:	9306      	str	r3, [sp, #24]
 8010f1e:	4699      	mov	r9, r3
 8010f20:	461a      	mov	r2, r3
 8010f22:	e7f5      	b.n	8010f10 <_dtoa_r+0x2d8>
 8010f24:	3101      	adds	r1, #1
 8010f26:	6071      	str	r1, [r6, #4]
 8010f28:	0052      	lsls	r2, r2, #1
 8010f2a:	e7a2      	b.n	8010e72 <_dtoa_r+0x23a>
 8010f2c:	f3af 8000 	nop.w
 8010f30:	636f4361 	.word	0x636f4361
 8010f34:	3fd287a7 	.word	0x3fd287a7
 8010f38:	8b60c8b3 	.word	0x8b60c8b3
 8010f3c:	3fc68a28 	.word	0x3fc68a28
 8010f40:	509f79fb 	.word	0x509f79fb
 8010f44:	3fd34413 	.word	0x3fd34413
 8010f48:	7ff00000 	.word	0x7ff00000
 8010f4c:	08013101 	.word	0x08013101
 8010f50:	080130f8 	.word	0x080130f8
 8010f54:	0801307d 	.word	0x0801307d
 8010f58:	08013138 	.word	0x08013138
 8010f5c:	08013110 	.word	0x08013110
 8010f60:	07de      	lsls	r6, r3, #31
 8010f62:	d504      	bpl.n	8010f6e <_dtoa_r+0x336>
 8010f64:	ed91 6b00 	vldr	d6, [r1]
 8010f68:	3201      	adds	r2, #1
 8010f6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010f6e:	105b      	asrs	r3, r3, #1
 8010f70:	3108      	adds	r1, #8
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d1f4      	bne.n	8010f60 <_dtoa_r+0x328>
 8010f76:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010f7a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010f7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010f82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	f000 80a7 	beq.w	80110d8 <_dtoa_r+0x4a0>
 8010f8a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010f8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010f92:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f9a:	f140 809d 	bpl.w	80110d8 <_dtoa_r+0x4a0>
 8010f9e:	f1b9 0f00 	cmp.w	r9, #0
 8010fa2:	f000 8099 	beq.w	80110d8 <_dtoa_r+0x4a0>
 8010fa6:	9b06      	ldr	r3, [sp, #24]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	dd30      	ble.n	801100e <_dtoa_r+0x3d6>
 8010fac:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8010fb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010fb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010fb8:	9d06      	ldr	r5, [sp, #24]
 8010fba:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010fbe:	3201      	adds	r2, #1
 8010fc0:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010fc4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8010fc8:	ee07 2a90 	vmov	s15, r2
 8010fcc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010fd0:	eea7 5b06 	vfma.f64	d5, d7, d6
 8010fd4:	ed8d 5b02 	vstr	d5, [sp, #8]
 8010fd8:	9a03      	ldr	r2, [sp, #12]
 8010fda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010fde:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8010fe2:	2d00      	cmp	r5, #0
 8010fe4:	d17b      	bne.n	80110de <_dtoa_r+0x4a6>
 8010fe6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8010fea:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010fee:	ec41 0b17 	vmov	d7, r0, r1
 8010ff2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ffa:	f300 8253 	bgt.w	80114a4 <_dtoa_r+0x86c>
 8010ffe:	eeb1 7b47 	vneg.f64	d7, d7
 8011002:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801100a:	f100 8249 	bmi.w	80114a0 <_dtoa_r+0x868>
 801100e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8011012:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011016:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011018:	2b00      	cmp	r3, #0
 801101a:	f2c0 8119 	blt.w	8011250 <_dtoa_r+0x618>
 801101e:	f1bb 0f0e 	cmp.w	fp, #14
 8011022:	f300 8115 	bgt.w	8011250 <_dtoa_r+0x618>
 8011026:	4bc3      	ldr	r3, [pc, #780]	; (8011334 <_dtoa_r+0x6fc>)
 8011028:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801102c:	ed93 6b00 	vldr	d6, [r3]
 8011030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011032:	2b00      	cmp	r3, #0
 8011034:	f280 80ba 	bge.w	80111ac <_dtoa_r+0x574>
 8011038:	f1b9 0f00 	cmp.w	r9, #0
 801103c:	f300 80b6 	bgt.w	80111ac <_dtoa_r+0x574>
 8011040:	f040 822d 	bne.w	801149e <_dtoa_r+0x866>
 8011044:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8011048:	ee26 6b07 	vmul.f64	d6, d6, d7
 801104c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011050:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011058:	464d      	mov	r5, r9
 801105a:	464f      	mov	r7, r9
 801105c:	f280 8204 	bge.w	8011468 <_dtoa_r+0x830>
 8011060:	9b04      	ldr	r3, [sp, #16]
 8011062:	9a04      	ldr	r2, [sp, #16]
 8011064:	1c5e      	adds	r6, r3, #1
 8011066:	2331      	movs	r3, #49	; 0x31
 8011068:	7013      	strb	r3, [r2, #0]
 801106a:	f10b 0b01 	add.w	fp, fp, #1
 801106e:	e1ff      	b.n	8011470 <_dtoa_r+0x838>
 8011070:	2202      	movs	r2, #2
 8011072:	e731      	b.n	8010ed8 <_dtoa_r+0x2a0>
 8011074:	d02e      	beq.n	80110d4 <_dtoa_r+0x49c>
 8011076:	f1cb 0300 	rsb	r3, fp, #0
 801107a:	4aae      	ldr	r2, [pc, #696]	; (8011334 <_dtoa_r+0x6fc>)
 801107c:	f003 010f 	and.w	r1, r3, #15
 8011080:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011084:	ed92 7b00 	vldr	d7, [r2]
 8011088:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801108c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8011090:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8011094:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8011098:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801109c:	49a6      	ldr	r1, [pc, #664]	; (8011338 <_dtoa_r+0x700>)
 801109e:	111b      	asrs	r3, r3, #4
 80110a0:	2000      	movs	r0, #0
 80110a2:	2202      	movs	r2, #2
 80110a4:	b93b      	cbnz	r3, 80110b6 <_dtoa_r+0x47e>
 80110a6:	2800      	cmp	r0, #0
 80110a8:	f43f af6b 	beq.w	8010f82 <_dtoa_r+0x34a>
 80110ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80110b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80110b4:	e765      	b.n	8010f82 <_dtoa_r+0x34a>
 80110b6:	07dd      	lsls	r5, r3, #31
 80110b8:	d509      	bpl.n	80110ce <_dtoa_r+0x496>
 80110ba:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80110be:	ed91 7b00 	vldr	d7, [r1]
 80110c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80110c6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80110ca:	3201      	adds	r2, #1
 80110cc:	2001      	movs	r0, #1
 80110ce:	105b      	asrs	r3, r3, #1
 80110d0:	3108      	adds	r1, #8
 80110d2:	e7e7      	b.n	80110a4 <_dtoa_r+0x46c>
 80110d4:	2202      	movs	r2, #2
 80110d6:	e754      	b.n	8010f82 <_dtoa_r+0x34a>
 80110d8:	465b      	mov	r3, fp
 80110da:	464d      	mov	r5, r9
 80110dc:	e770      	b.n	8010fc0 <_dtoa_r+0x388>
 80110de:	4a95      	ldr	r2, [pc, #596]	; (8011334 <_dtoa_r+0x6fc>)
 80110e0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80110e4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80110e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80110ea:	ec41 0b17 	vmov	d7, r0, r1
 80110ee:	b35a      	cbz	r2, 8011148 <_dtoa_r+0x510>
 80110f0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80110f4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80110f8:	9e04      	ldr	r6, [sp, #16]
 80110fa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80110fe:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8011102:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011106:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801110a:	ee14 2a90 	vmov	r2, s9
 801110e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011112:	3230      	adds	r2, #48	; 0x30
 8011114:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011118:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801111c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011120:	f806 2b01 	strb.w	r2, [r6], #1
 8011124:	d43b      	bmi.n	801119e <_dtoa_r+0x566>
 8011126:	ee32 5b46 	vsub.f64	d5, d2, d6
 801112a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011132:	d472      	bmi.n	801121a <_dtoa_r+0x5e2>
 8011134:	9a04      	ldr	r2, [sp, #16]
 8011136:	1ab2      	subs	r2, r6, r2
 8011138:	4295      	cmp	r5, r2
 801113a:	f77f af68 	ble.w	801100e <_dtoa_r+0x3d6>
 801113e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8011142:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011146:	e7de      	b.n	8011106 <_dtoa_r+0x4ce>
 8011148:	9a04      	ldr	r2, [sp, #16]
 801114a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801114e:	1956      	adds	r6, r2, r5
 8011150:	4611      	mov	r1, r2
 8011152:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8011156:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801115a:	ee14 2a90 	vmov	r2, s9
 801115e:	3230      	adds	r2, #48	; 0x30
 8011160:	f801 2b01 	strb.w	r2, [r1], #1
 8011164:	42b1      	cmp	r1, r6
 8011166:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801116a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801116e:	d11a      	bne.n	80111a6 <_dtoa_r+0x56e>
 8011170:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8011174:	ee37 4b05 	vadd.f64	d4, d7, d5
 8011178:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801117c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011180:	dc4b      	bgt.n	801121a <_dtoa_r+0x5e2>
 8011182:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011186:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801118e:	f57f af3e 	bpl.w	801100e <_dtoa_r+0x3d6>
 8011192:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011196:	2a30      	cmp	r2, #48	; 0x30
 8011198:	f106 31ff 	add.w	r1, r6, #4294967295
 801119c:	d001      	beq.n	80111a2 <_dtoa_r+0x56a>
 801119e:	469b      	mov	fp, r3
 80111a0:	e02a      	b.n	80111f8 <_dtoa_r+0x5c0>
 80111a2:	460e      	mov	r6, r1
 80111a4:	e7f5      	b.n	8011192 <_dtoa_r+0x55a>
 80111a6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80111aa:	e7d4      	b.n	8011156 <_dtoa_r+0x51e>
 80111ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80111b0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80111b4:	9e04      	ldr	r6, [sp, #16]
 80111b6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80111ba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80111be:	ee15 3a10 	vmov	r3, s10
 80111c2:	3330      	adds	r3, #48	; 0x30
 80111c4:	f806 3b01 	strb.w	r3, [r6], #1
 80111c8:	9b04      	ldr	r3, [sp, #16]
 80111ca:	1af3      	subs	r3, r6, r3
 80111cc:	4599      	cmp	r9, r3
 80111ce:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80111d2:	eea3 7b46 	vfms.f64	d7, d3, d6
 80111d6:	d133      	bne.n	8011240 <_dtoa_r+0x608>
 80111d8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80111dc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80111e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e4:	dc18      	bgt.n	8011218 <_dtoa_r+0x5e0>
 80111e6:	eeb4 7b46 	vcmp.f64	d7, d6
 80111ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ee:	d103      	bne.n	80111f8 <_dtoa_r+0x5c0>
 80111f0:	ee15 3a10 	vmov	r3, s10
 80111f4:	07db      	lsls	r3, r3, #31
 80111f6:	d40f      	bmi.n	8011218 <_dtoa_r+0x5e0>
 80111f8:	9901      	ldr	r1, [sp, #4]
 80111fa:	4620      	mov	r0, r4
 80111fc:	f000 fdfb 	bl	8011df6 <_Bfree>
 8011200:	2300      	movs	r3, #0
 8011202:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8011204:	7033      	strb	r3, [r6, #0]
 8011206:	f10b 0301 	add.w	r3, fp, #1
 801120a:	6013      	str	r3, [r2, #0]
 801120c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801120e:	2b00      	cmp	r3, #0
 8011210:	f43f ad5b 	beq.w	8010cca <_dtoa_r+0x92>
 8011214:	601e      	str	r6, [r3, #0]
 8011216:	e558      	b.n	8010cca <_dtoa_r+0x92>
 8011218:	465b      	mov	r3, fp
 801121a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801121e:	2939      	cmp	r1, #57	; 0x39
 8011220:	f106 32ff 	add.w	r2, r6, #4294967295
 8011224:	d106      	bne.n	8011234 <_dtoa_r+0x5fc>
 8011226:	9904      	ldr	r1, [sp, #16]
 8011228:	4291      	cmp	r1, r2
 801122a:	d107      	bne.n	801123c <_dtoa_r+0x604>
 801122c:	2230      	movs	r2, #48	; 0x30
 801122e:	700a      	strb	r2, [r1, #0]
 8011230:	3301      	adds	r3, #1
 8011232:	460a      	mov	r2, r1
 8011234:	7811      	ldrb	r1, [r2, #0]
 8011236:	3101      	adds	r1, #1
 8011238:	7011      	strb	r1, [r2, #0]
 801123a:	e7b0      	b.n	801119e <_dtoa_r+0x566>
 801123c:	4616      	mov	r6, r2
 801123e:	e7ec      	b.n	801121a <_dtoa_r+0x5e2>
 8011240:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011244:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801124c:	d1b3      	bne.n	80111b6 <_dtoa_r+0x57e>
 801124e:	e7d3      	b.n	80111f8 <_dtoa_r+0x5c0>
 8011250:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011252:	2a00      	cmp	r2, #0
 8011254:	f000 808d 	beq.w	8011372 <_dtoa_r+0x73a>
 8011258:	9a08      	ldr	r2, [sp, #32]
 801125a:	2a01      	cmp	r2, #1
 801125c:	dc72      	bgt.n	8011344 <_dtoa_r+0x70c>
 801125e:	2f00      	cmp	r7, #0
 8011260:	d06c      	beq.n	801133c <_dtoa_r+0x704>
 8011262:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011266:	4645      	mov	r5, r8
 8011268:	4656      	mov	r6, sl
 801126a:	9a07      	ldr	r2, [sp, #28]
 801126c:	2101      	movs	r1, #1
 801126e:	441a      	add	r2, r3
 8011270:	4620      	mov	r0, r4
 8011272:	449a      	add	sl, r3
 8011274:	9207      	str	r2, [sp, #28]
 8011276:	f000 fe9c 	bl	8011fb2 <__i2b>
 801127a:	4607      	mov	r7, r0
 801127c:	2e00      	cmp	r6, #0
 801127e:	dd0b      	ble.n	8011298 <_dtoa_r+0x660>
 8011280:	9b07      	ldr	r3, [sp, #28]
 8011282:	2b00      	cmp	r3, #0
 8011284:	dd08      	ble.n	8011298 <_dtoa_r+0x660>
 8011286:	42b3      	cmp	r3, r6
 8011288:	9a07      	ldr	r2, [sp, #28]
 801128a:	bfa8      	it	ge
 801128c:	4633      	movge	r3, r6
 801128e:	ebaa 0a03 	sub.w	sl, sl, r3
 8011292:	1af6      	subs	r6, r6, r3
 8011294:	1ad3      	subs	r3, r2, r3
 8011296:	9307      	str	r3, [sp, #28]
 8011298:	f1b8 0f00 	cmp.w	r8, #0
 801129c:	d01d      	beq.n	80112da <_dtoa_r+0x6a2>
 801129e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d06a      	beq.n	801137a <_dtoa_r+0x742>
 80112a4:	b18d      	cbz	r5, 80112ca <_dtoa_r+0x692>
 80112a6:	4639      	mov	r1, r7
 80112a8:	462a      	mov	r2, r5
 80112aa:	4620      	mov	r0, r4
 80112ac:	f000 ff20 	bl	80120f0 <__pow5mult>
 80112b0:	9a01      	ldr	r2, [sp, #4]
 80112b2:	4601      	mov	r1, r0
 80112b4:	4607      	mov	r7, r0
 80112b6:	4620      	mov	r0, r4
 80112b8:	f000 fe84 	bl	8011fc4 <__multiply>
 80112bc:	9901      	ldr	r1, [sp, #4]
 80112be:	900c      	str	r0, [sp, #48]	; 0x30
 80112c0:	4620      	mov	r0, r4
 80112c2:	f000 fd98 	bl	8011df6 <_Bfree>
 80112c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112c8:	9301      	str	r3, [sp, #4]
 80112ca:	ebb8 0205 	subs.w	r2, r8, r5
 80112ce:	d004      	beq.n	80112da <_dtoa_r+0x6a2>
 80112d0:	9901      	ldr	r1, [sp, #4]
 80112d2:	4620      	mov	r0, r4
 80112d4:	f000 ff0c 	bl	80120f0 <__pow5mult>
 80112d8:	9001      	str	r0, [sp, #4]
 80112da:	2101      	movs	r1, #1
 80112dc:	4620      	mov	r0, r4
 80112de:	f000 fe68 	bl	8011fb2 <__i2b>
 80112e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80112e4:	4605      	mov	r5, r0
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	f000 81ca 	beq.w	8011680 <_dtoa_r+0xa48>
 80112ec:	461a      	mov	r2, r3
 80112ee:	4601      	mov	r1, r0
 80112f0:	4620      	mov	r0, r4
 80112f2:	f000 fefd 	bl	80120f0 <__pow5mult>
 80112f6:	9b08      	ldr	r3, [sp, #32]
 80112f8:	2b01      	cmp	r3, #1
 80112fa:	4605      	mov	r5, r0
 80112fc:	dc44      	bgt.n	8011388 <_dtoa_r+0x750>
 80112fe:	9b02      	ldr	r3, [sp, #8]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d13c      	bne.n	801137e <_dtoa_r+0x746>
 8011304:	9b03      	ldr	r3, [sp, #12]
 8011306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801130a:	2b00      	cmp	r3, #0
 801130c:	d137      	bne.n	801137e <_dtoa_r+0x746>
 801130e:	9b03      	ldr	r3, [sp, #12]
 8011310:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011314:	0d1b      	lsrs	r3, r3, #20
 8011316:	051b      	lsls	r3, r3, #20
 8011318:	2b00      	cmp	r3, #0
 801131a:	d033      	beq.n	8011384 <_dtoa_r+0x74c>
 801131c:	9b07      	ldr	r3, [sp, #28]
 801131e:	3301      	adds	r3, #1
 8011320:	f10a 0a01 	add.w	sl, sl, #1
 8011324:	9307      	str	r3, [sp, #28]
 8011326:	f04f 0801 	mov.w	r8, #1
 801132a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801132c:	bb73      	cbnz	r3, 801138c <_dtoa_r+0x754>
 801132e:	2001      	movs	r0, #1
 8011330:	e034      	b.n	801139c <_dtoa_r+0x764>
 8011332:	bf00      	nop
 8011334:	08013138 	.word	0x08013138
 8011338:	08013110 	.word	0x08013110
 801133c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801133e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011342:	e790      	b.n	8011266 <_dtoa_r+0x62e>
 8011344:	f109 35ff 	add.w	r5, r9, #4294967295
 8011348:	45a8      	cmp	r8, r5
 801134a:	bfbf      	itttt	lt
 801134c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801134e:	eba5 0808 	sublt.w	r8, r5, r8
 8011352:	4443      	addlt	r3, r8
 8011354:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8011356:	bfb6      	itet	lt
 8011358:	46a8      	movlt	r8, r5
 801135a:	eba8 0505 	subge.w	r5, r8, r5
 801135e:	2500      	movlt	r5, #0
 8011360:	f1b9 0f00 	cmp.w	r9, #0
 8011364:	bfb9      	ittee	lt
 8011366:	ebaa 0609 	sublt.w	r6, sl, r9
 801136a:	2300      	movlt	r3, #0
 801136c:	4656      	movge	r6, sl
 801136e:	464b      	movge	r3, r9
 8011370:	e77b      	b.n	801126a <_dtoa_r+0x632>
 8011372:	4645      	mov	r5, r8
 8011374:	4656      	mov	r6, sl
 8011376:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011378:	e780      	b.n	801127c <_dtoa_r+0x644>
 801137a:	4642      	mov	r2, r8
 801137c:	e7a8      	b.n	80112d0 <_dtoa_r+0x698>
 801137e:	f04f 0800 	mov.w	r8, #0
 8011382:	e7d2      	b.n	801132a <_dtoa_r+0x6f2>
 8011384:	4698      	mov	r8, r3
 8011386:	e7d0      	b.n	801132a <_dtoa_r+0x6f2>
 8011388:	f04f 0800 	mov.w	r8, #0
 801138c:	692b      	ldr	r3, [r5, #16]
 801138e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011392:	6918      	ldr	r0, [r3, #16]
 8011394:	f000 fdbf 	bl	8011f16 <__hi0bits>
 8011398:	f1c0 0020 	rsb	r0, r0, #32
 801139c:	9b07      	ldr	r3, [sp, #28]
 801139e:	4418      	add	r0, r3
 80113a0:	f010 001f 	ands.w	r0, r0, #31
 80113a4:	d047      	beq.n	8011436 <_dtoa_r+0x7fe>
 80113a6:	f1c0 0320 	rsb	r3, r0, #32
 80113aa:	2b04      	cmp	r3, #4
 80113ac:	dd3b      	ble.n	8011426 <_dtoa_r+0x7ee>
 80113ae:	9b07      	ldr	r3, [sp, #28]
 80113b0:	f1c0 001c 	rsb	r0, r0, #28
 80113b4:	4482      	add	sl, r0
 80113b6:	4406      	add	r6, r0
 80113b8:	4403      	add	r3, r0
 80113ba:	9307      	str	r3, [sp, #28]
 80113bc:	f1ba 0f00 	cmp.w	sl, #0
 80113c0:	dd05      	ble.n	80113ce <_dtoa_r+0x796>
 80113c2:	4652      	mov	r2, sl
 80113c4:	9901      	ldr	r1, [sp, #4]
 80113c6:	4620      	mov	r0, r4
 80113c8:	f000 fee0 	bl	801218c <__lshift>
 80113cc:	9001      	str	r0, [sp, #4]
 80113ce:	9b07      	ldr	r3, [sp, #28]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	dd05      	ble.n	80113e0 <_dtoa_r+0x7a8>
 80113d4:	4629      	mov	r1, r5
 80113d6:	461a      	mov	r2, r3
 80113d8:	4620      	mov	r0, r4
 80113da:	f000 fed7 	bl	801218c <__lshift>
 80113de:	4605      	mov	r5, r0
 80113e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113e2:	b353      	cbz	r3, 801143a <_dtoa_r+0x802>
 80113e4:	4629      	mov	r1, r5
 80113e6:	9801      	ldr	r0, [sp, #4]
 80113e8:	f000 ff24 	bl	8012234 <__mcmp>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	da24      	bge.n	801143a <_dtoa_r+0x802>
 80113f0:	2300      	movs	r3, #0
 80113f2:	220a      	movs	r2, #10
 80113f4:	9901      	ldr	r1, [sp, #4]
 80113f6:	4620      	mov	r0, r4
 80113f8:	f000 fd14 	bl	8011e24 <__multadd>
 80113fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113fe:	9001      	str	r0, [sp, #4]
 8011400:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011404:	2b00      	cmp	r3, #0
 8011406:	f000 8142 	beq.w	801168e <_dtoa_r+0xa56>
 801140a:	2300      	movs	r3, #0
 801140c:	4639      	mov	r1, r7
 801140e:	220a      	movs	r2, #10
 8011410:	4620      	mov	r0, r4
 8011412:	f000 fd07 	bl	8011e24 <__multadd>
 8011416:	9b06      	ldr	r3, [sp, #24]
 8011418:	2b00      	cmp	r3, #0
 801141a:	4607      	mov	r7, r0
 801141c:	dc4b      	bgt.n	80114b6 <_dtoa_r+0x87e>
 801141e:	9b08      	ldr	r3, [sp, #32]
 8011420:	2b02      	cmp	r3, #2
 8011422:	dd48      	ble.n	80114b6 <_dtoa_r+0x87e>
 8011424:	e011      	b.n	801144a <_dtoa_r+0x812>
 8011426:	d0c9      	beq.n	80113bc <_dtoa_r+0x784>
 8011428:	9a07      	ldr	r2, [sp, #28]
 801142a:	331c      	adds	r3, #28
 801142c:	441a      	add	r2, r3
 801142e:	449a      	add	sl, r3
 8011430:	441e      	add	r6, r3
 8011432:	4613      	mov	r3, r2
 8011434:	e7c1      	b.n	80113ba <_dtoa_r+0x782>
 8011436:	4603      	mov	r3, r0
 8011438:	e7f6      	b.n	8011428 <_dtoa_r+0x7f0>
 801143a:	f1b9 0f00 	cmp.w	r9, #0
 801143e:	dc34      	bgt.n	80114aa <_dtoa_r+0x872>
 8011440:	9b08      	ldr	r3, [sp, #32]
 8011442:	2b02      	cmp	r3, #2
 8011444:	dd31      	ble.n	80114aa <_dtoa_r+0x872>
 8011446:	f8cd 9018 	str.w	r9, [sp, #24]
 801144a:	9b06      	ldr	r3, [sp, #24]
 801144c:	b963      	cbnz	r3, 8011468 <_dtoa_r+0x830>
 801144e:	4629      	mov	r1, r5
 8011450:	2205      	movs	r2, #5
 8011452:	4620      	mov	r0, r4
 8011454:	f000 fce6 	bl	8011e24 <__multadd>
 8011458:	4601      	mov	r1, r0
 801145a:	4605      	mov	r5, r0
 801145c:	9801      	ldr	r0, [sp, #4]
 801145e:	f000 fee9 	bl	8012234 <__mcmp>
 8011462:	2800      	cmp	r0, #0
 8011464:	f73f adfc 	bgt.w	8011060 <_dtoa_r+0x428>
 8011468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801146a:	9e04      	ldr	r6, [sp, #16]
 801146c:	ea6f 0b03 	mvn.w	fp, r3
 8011470:	f04f 0900 	mov.w	r9, #0
 8011474:	4629      	mov	r1, r5
 8011476:	4620      	mov	r0, r4
 8011478:	f000 fcbd 	bl	8011df6 <_Bfree>
 801147c:	2f00      	cmp	r7, #0
 801147e:	f43f aebb 	beq.w	80111f8 <_dtoa_r+0x5c0>
 8011482:	f1b9 0f00 	cmp.w	r9, #0
 8011486:	d005      	beq.n	8011494 <_dtoa_r+0x85c>
 8011488:	45b9      	cmp	r9, r7
 801148a:	d003      	beq.n	8011494 <_dtoa_r+0x85c>
 801148c:	4649      	mov	r1, r9
 801148e:	4620      	mov	r0, r4
 8011490:	f000 fcb1 	bl	8011df6 <_Bfree>
 8011494:	4639      	mov	r1, r7
 8011496:	4620      	mov	r0, r4
 8011498:	f000 fcad 	bl	8011df6 <_Bfree>
 801149c:	e6ac      	b.n	80111f8 <_dtoa_r+0x5c0>
 801149e:	2500      	movs	r5, #0
 80114a0:	462f      	mov	r7, r5
 80114a2:	e7e1      	b.n	8011468 <_dtoa_r+0x830>
 80114a4:	469b      	mov	fp, r3
 80114a6:	462f      	mov	r7, r5
 80114a8:	e5da      	b.n	8011060 <_dtoa_r+0x428>
 80114aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114ac:	f8cd 9018 	str.w	r9, [sp, #24]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	f000 80f3 	beq.w	801169c <_dtoa_r+0xa64>
 80114b6:	2e00      	cmp	r6, #0
 80114b8:	dd05      	ble.n	80114c6 <_dtoa_r+0x88e>
 80114ba:	4639      	mov	r1, r7
 80114bc:	4632      	mov	r2, r6
 80114be:	4620      	mov	r0, r4
 80114c0:	f000 fe64 	bl	801218c <__lshift>
 80114c4:	4607      	mov	r7, r0
 80114c6:	f1b8 0f00 	cmp.w	r8, #0
 80114ca:	d04c      	beq.n	8011566 <_dtoa_r+0x92e>
 80114cc:	6879      	ldr	r1, [r7, #4]
 80114ce:	4620      	mov	r0, r4
 80114d0:	f000 fc5d 	bl	8011d8e <_Balloc>
 80114d4:	693a      	ldr	r2, [r7, #16]
 80114d6:	3202      	adds	r2, #2
 80114d8:	4606      	mov	r6, r0
 80114da:	0092      	lsls	r2, r2, #2
 80114dc:	f107 010c 	add.w	r1, r7, #12
 80114e0:	300c      	adds	r0, #12
 80114e2:	f000 fc49 	bl	8011d78 <memcpy>
 80114e6:	2201      	movs	r2, #1
 80114e8:	4631      	mov	r1, r6
 80114ea:	4620      	mov	r0, r4
 80114ec:	f000 fe4e 	bl	801218c <__lshift>
 80114f0:	9b02      	ldr	r3, [sp, #8]
 80114f2:	f8dd a010 	ldr.w	sl, [sp, #16]
 80114f6:	f003 0301 	and.w	r3, r3, #1
 80114fa:	46b9      	mov	r9, r7
 80114fc:	9307      	str	r3, [sp, #28]
 80114fe:	4607      	mov	r7, r0
 8011500:	4629      	mov	r1, r5
 8011502:	9801      	ldr	r0, [sp, #4]
 8011504:	f7ff fb0a 	bl	8010b1c <quorem>
 8011508:	4649      	mov	r1, r9
 801150a:	4606      	mov	r6, r0
 801150c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011510:	9801      	ldr	r0, [sp, #4]
 8011512:	f000 fe8f 	bl	8012234 <__mcmp>
 8011516:	463a      	mov	r2, r7
 8011518:	9002      	str	r0, [sp, #8]
 801151a:	4629      	mov	r1, r5
 801151c:	4620      	mov	r0, r4
 801151e:	f000 fea3 	bl	8012268 <__mdiff>
 8011522:	68c3      	ldr	r3, [r0, #12]
 8011524:	4602      	mov	r2, r0
 8011526:	bb03      	cbnz	r3, 801156a <_dtoa_r+0x932>
 8011528:	4601      	mov	r1, r0
 801152a:	9009      	str	r0, [sp, #36]	; 0x24
 801152c:	9801      	ldr	r0, [sp, #4]
 801152e:	f000 fe81 	bl	8012234 <__mcmp>
 8011532:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011534:	4603      	mov	r3, r0
 8011536:	4611      	mov	r1, r2
 8011538:	4620      	mov	r0, r4
 801153a:	9309      	str	r3, [sp, #36]	; 0x24
 801153c:	f000 fc5b 	bl	8011df6 <_Bfree>
 8011540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011542:	b9a3      	cbnz	r3, 801156e <_dtoa_r+0x936>
 8011544:	9a08      	ldr	r2, [sp, #32]
 8011546:	b992      	cbnz	r2, 801156e <_dtoa_r+0x936>
 8011548:	9a07      	ldr	r2, [sp, #28]
 801154a:	b982      	cbnz	r2, 801156e <_dtoa_r+0x936>
 801154c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011550:	d029      	beq.n	80115a6 <_dtoa_r+0x96e>
 8011552:	9b02      	ldr	r3, [sp, #8]
 8011554:	2b00      	cmp	r3, #0
 8011556:	dd01      	ble.n	801155c <_dtoa_r+0x924>
 8011558:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801155c:	f10a 0601 	add.w	r6, sl, #1
 8011560:	f88a 8000 	strb.w	r8, [sl]
 8011564:	e786      	b.n	8011474 <_dtoa_r+0x83c>
 8011566:	4638      	mov	r0, r7
 8011568:	e7c2      	b.n	80114f0 <_dtoa_r+0x8b8>
 801156a:	2301      	movs	r3, #1
 801156c:	e7e3      	b.n	8011536 <_dtoa_r+0x8fe>
 801156e:	9a02      	ldr	r2, [sp, #8]
 8011570:	2a00      	cmp	r2, #0
 8011572:	db04      	blt.n	801157e <_dtoa_r+0x946>
 8011574:	d124      	bne.n	80115c0 <_dtoa_r+0x988>
 8011576:	9a08      	ldr	r2, [sp, #32]
 8011578:	bb12      	cbnz	r2, 80115c0 <_dtoa_r+0x988>
 801157a:	9a07      	ldr	r2, [sp, #28]
 801157c:	bb02      	cbnz	r2, 80115c0 <_dtoa_r+0x988>
 801157e:	2b00      	cmp	r3, #0
 8011580:	ddec      	ble.n	801155c <_dtoa_r+0x924>
 8011582:	2201      	movs	r2, #1
 8011584:	9901      	ldr	r1, [sp, #4]
 8011586:	4620      	mov	r0, r4
 8011588:	f000 fe00 	bl	801218c <__lshift>
 801158c:	4629      	mov	r1, r5
 801158e:	9001      	str	r0, [sp, #4]
 8011590:	f000 fe50 	bl	8012234 <__mcmp>
 8011594:	2800      	cmp	r0, #0
 8011596:	dc03      	bgt.n	80115a0 <_dtoa_r+0x968>
 8011598:	d1e0      	bne.n	801155c <_dtoa_r+0x924>
 801159a:	f018 0f01 	tst.w	r8, #1
 801159e:	d0dd      	beq.n	801155c <_dtoa_r+0x924>
 80115a0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80115a4:	d1d8      	bne.n	8011558 <_dtoa_r+0x920>
 80115a6:	2339      	movs	r3, #57	; 0x39
 80115a8:	f10a 0601 	add.w	r6, sl, #1
 80115ac:	f88a 3000 	strb.w	r3, [sl]
 80115b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115b4:	2b39      	cmp	r3, #57	; 0x39
 80115b6:	f106 32ff 	add.w	r2, r6, #4294967295
 80115ba:	d04c      	beq.n	8011656 <_dtoa_r+0xa1e>
 80115bc:	3301      	adds	r3, #1
 80115be:	e051      	b.n	8011664 <_dtoa_r+0xa2c>
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	f10a 0601 	add.w	r6, sl, #1
 80115c6:	dd05      	ble.n	80115d4 <_dtoa_r+0x99c>
 80115c8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80115cc:	d0eb      	beq.n	80115a6 <_dtoa_r+0x96e>
 80115ce:	f108 0801 	add.w	r8, r8, #1
 80115d2:	e7c5      	b.n	8011560 <_dtoa_r+0x928>
 80115d4:	9b04      	ldr	r3, [sp, #16]
 80115d6:	9a06      	ldr	r2, [sp, #24]
 80115d8:	f806 8c01 	strb.w	r8, [r6, #-1]
 80115dc:	1af3      	subs	r3, r6, r3
 80115de:	4293      	cmp	r3, r2
 80115e0:	d021      	beq.n	8011626 <_dtoa_r+0x9ee>
 80115e2:	2300      	movs	r3, #0
 80115e4:	220a      	movs	r2, #10
 80115e6:	9901      	ldr	r1, [sp, #4]
 80115e8:	4620      	mov	r0, r4
 80115ea:	f000 fc1b 	bl	8011e24 <__multadd>
 80115ee:	45b9      	cmp	r9, r7
 80115f0:	9001      	str	r0, [sp, #4]
 80115f2:	f04f 0300 	mov.w	r3, #0
 80115f6:	f04f 020a 	mov.w	r2, #10
 80115fa:	4649      	mov	r1, r9
 80115fc:	4620      	mov	r0, r4
 80115fe:	d105      	bne.n	801160c <_dtoa_r+0x9d4>
 8011600:	f000 fc10 	bl	8011e24 <__multadd>
 8011604:	4681      	mov	r9, r0
 8011606:	4607      	mov	r7, r0
 8011608:	46b2      	mov	sl, r6
 801160a:	e779      	b.n	8011500 <_dtoa_r+0x8c8>
 801160c:	f000 fc0a 	bl	8011e24 <__multadd>
 8011610:	4639      	mov	r1, r7
 8011612:	4681      	mov	r9, r0
 8011614:	2300      	movs	r3, #0
 8011616:	220a      	movs	r2, #10
 8011618:	4620      	mov	r0, r4
 801161a:	f000 fc03 	bl	8011e24 <__multadd>
 801161e:	4607      	mov	r7, r0
 8011620:	e7f2      	b.n	8011608 <_dtoa_r+0x9d0>
 8011622:	f04f 0900 	mov.w	r9, #0
 8011626:	2201      	movs	r2, #1
 8011628:	9901      	ldr	r1, [sp, #4]
 801162a:	4620      	mov	r0, r4
 801162c:	f000 fdae 	bl	801218c <__lshift>
 8011630:	4629      	mov	r1, r5
 8011632:	9001      	str	r0, [sp, #4]
 8011634:	f000 fdfe 	bl	8012234 <__mcmp>
 8011638:	2800      	cmp	r0, #0
 801163a:	dcb9      	bgt.n	80115b0 <_dtoa_r+0x978>
 801163c:	d102      	bne.n	8011644 <_dtoa_r+0xa0c>
 801163e:	f018 0f01 	tst.w	r8, #1
 8011642:	d1b5      	bne.n	80115b0 <_dtoa_r+0x978>
 8011644:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011648:	2b30      	cmp	r3, #48	; 0x30
 801164a:	f106 32ff 	add.w	r2, r6, #4294967295
 801164e:	f47f af11 	bne.w	8011474 <_dtoa_r+0x83c>
 8011652:	4616      	mov	r6, r2
 8011654:	e7f6      	b.n	8011644 <_dtoa_r+0xa0c>
 8011656:	9b04      	ldr	r3, [sp, #16]
 8011658:	4293      	cmp	r3, r2
 801165a:	d105      	bne.n	8011668 <_dtoa_r+0xa30>
 801165c:	9a04      	ldr	r2, [sp, #16]
 801165e:	f10b 0b01 	add.w	fp, fp, #1
 8011662:	2331      	movs	r3, #49	; 0x31
 8011664:	7013      	strb	r3, [r2, #0]
 8011666:	e705      	b.n	8011474 <_dtoa_r+0x83c>
 8011668:	4616      	mov	r6, r2
 801166a:	e7a1      	b.n	80115b0 <_dtoa_r+0x978>
 801166c:	4b16      	ldr	r3, [pc, #88]	; (80116c8 <_dtoa_r+0xa90>)
 801166e:	f7ff bb48 	b.w	8010d02 <_dtoa_r+0xca>
 8011672:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011674:	2b00      	cmp	r3, #0
 8011676:	f47f ab23 	bne.w	8010cc0 <_dtoa_r+0x88>
 801167a:	4b14      	ldr	r3, [pc, #80]	; (80116cc <_dtoa_r+0xa94>)
 801167c:	f7ff bb41 	b.w	8010d02 <_dtoa_r+0xca>
 8011680:	9b08      	ldr	r3, [sp, #32]
 8011682:	2b01      	cmp	r3, #1
 8011684:	f77f ae3b 	ble.w	80112fe <_dtoa_r+0x6c6>
 8011688:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801168c:	e64f      	b.n	801132e <_dtoa_r+0x6f6>
 801168e:	9b06      	ldr	r3, [sp, #24]
 8011690:	2b00      	cmp	r3, #0
 8011692:	dc03      	bgt.n	801169c <_dtoa_r+0xa64>
 8011694:	9b08      	ldr	r3, [sp, #32]
 8011696:	2b02      	cmp	r3, #2
 8011698:	f73f aed7 	bgt.w	801144a <_dtoa_r+0x812>
 801169c:	9e04      	ldr	r6, [sp, #16]
 801169e:	9801      	ldr	r0, [sp, #4]
 80116a0:	4629      	mov	r1, r5
 80116a2:	f7ff fa3b 	bl	8010b1c <quorem>
 80116a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80116aa:	f806 8b01 	strb.w	r8, [r6], #1
 80116ae:	9b04      	ldr	r3, [sp, #16]
 80116b0:	9a06      	ldr	r2, [sp, #24]
 80116b2:	1af3      	subs	r3, r6, r3
 80116b4:	429a      	cmp	r2, r3
 80116b6:	ddb4      	ble.n	8011622 <_dtoa_r+0x9ea>
 80116b8:	2300      	movs	r3, #0
 80116ba:	220a      	movs	r2, #10
 80116bc:	9901      	ldr	r1, [sp, #4]
 80116be:	4620      	mov	r0, r4
 80116c0:	f000 fbb0 	bl	8011e24 <__multadd>
 80116c4:	9001      	str	r0, [sp, #4]
 80116c6:	e7ea      	b.n	801169e <_dtoa_r+0xa66>
 80116c8:	0801307c 	.word	0x0801307c
 80116cc:	080130f8 	.word	0x080130f8

080116d0 <rshift>:
 80116d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80116d2:	6906      	ldr	r6, [r0, #16]
 80116d4:	114b      	asrs	r3, r1, #5
 80116d6:	429e      	cmp	r6, r3
 80116d8:	f100 0414 	add.w	r4, r0, #20
 80116dc:	dd30      	ble.n	8011740 <rshift+0x70>
 80116de:	f011 011f 	ands.w	r1, r1, #31
 80116e2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80116e6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80116ea:	d108      	bne.n	80116fe <rshift+0x2e>
 80116ec:	4621      	mov	r1, r4
 80116ee:	42b2      	cmp	r2, r6
 80116f0:	460b      	mov	r3, r1
 80116f2:	d211      	bcs.n	8011718 <rshift+0x48>
 80116f4:	f852 3b04 	ldr.w	r3, [r2], #4
 80116f8:	f841 3b04 	str.w	r3, [r1], #4
 80116fc:	e7f7      	b.n	80116ee <rshift+0x1e>
 80116fe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8011702:	f1c1 0c20 	rsb	ip, r1, #32
 8011706:	40cd      	lsrs	r5, r1
 8011708:	3204      	adds	r2, #4
 801170a:	4623      	mov	r3, r4
 801170c:	42b2      	cmp	r2, r6
 801170e:	4617      	mov	r7, r2
 8011710:	d30c      	bcc.n	801172c <rshift+0x5c>
 8011712:	601d      	str	r5, [r3, #0]
 8011714:	b105      	cbz	r5, 8011718 <rshift+0x48>
 8011716:	3304      	adds	r3, #4
 8011718:	1b1a      	subs	r2, r3, r4
 801171a:	42a3      	cmp	r3, r4
 801171c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011720:	bf08      	it	eq
 8011722:	2300      	moveq	r3, #0
 8011724:	6102      	str	r2, [r0, #16]
 8011726:	bf08      	it	eq
 8011728:	6143      	streq	r3, [r0, #20]
 801172a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801172c:	683f      	ldr	r7, [r7, #0]
 801172e:	fa07 f70c 	lsl.w	r7, r7, ip
 8011732:	433d      	orrs	r5, r7
 8011734:	f843 5b04 	str.w	r5, [r3], #4
 8011738:	f852 5b04 	ldr.w	r5, [r2], #4
 801173c:	40cd      	lsrs	r5, r1
 801173e:	e7e5      	b.n	801170c <rshift+0x3c>
 8011740:	4623      	mov	r3, r4
 8011742:	e7e9      	b.n	8011718 <rshift+0x48>

08011744 <__hexdig_fun>:
 8011744:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011748:	2b09      	cmp	r3, #9
 801174a:	d802      	bhi.n	8011752 <__hexdig_fun+0xe>
 801174c:	3820      	subs	r0, #32
 801174e:	b2c0      	uxtb	r0, r0
 8011750:	4770      	bx	lr
 8011752:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011756:	2b05      	cmp	r3, #5
 8011758:	d801      	bhi.n	801175e <__hexdig_fun+0x1a>
 801175a:	3847      	subs	r0, #71	; 0x47
 801175c:	e7f7      	b.n	801174e <__hexdig_fun+0xa>
 801175e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011762:	2b05      	cmp	r3, #5
 8011764:	d801      	bhi.n	801176a <__hexdig_fun+0x26>
 8011766:	3827      	subs	r0, #39	; 0x27
 8011768:	e7f1      	b.n	801174e <__hexdig_fun+0xa>
 801176a:	2000      	movs	r0, #0
 801176c:	4770      	bx	lr

0801176e <__gethex>:
 801176e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011772:	b08b      	sub	sp, #44	; 0x2c
 8011774:	468a      	mov	sl, r1
 8011776:	9002      	str	r0, [sp, #8]
 8011778:	9816      	ldr	r0, [sp, #88]	; 0x58
 801177a:	9306      	str	r3, [sp, #24]
 801177c:	4690      	mov	r8, r2
 801177e:	f000 fad0 	bl	8011d22 <__localeconv_l>
 8011782:	6803      	ldr	r3, [r0, #0]
 8011784:	9303      	str	r3, [sp, #12]
 8011786:	4618      	mov	r0, r3
 8011788:	f7ee fd5a 	bl	8000240 <strlen>
 801178c:	9b03      	ldr	r3, [sp, #12]
 801178e:	9001      	str	r0, [sp, #4]
 8011790:	4403      	add	r3, r0
 8011792:	f04f 0b00 	mov.w	fp, #0
 8011796:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801179a:	9307      	str	r3, [sp, #28]
 801179c:	f8da 3000 	ldr.w	r3, [sl]
 80117a0:	3302      	adds	r3, #2
 80117a2:	461f      	mov	r7, r3
 80117a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80117a8:	2830      	cmp	r0, #48	; 0x30
 80117aa:	d06c      	beq.n	8011886 <__gethex+0x118>
 80117ac:	f7ff ffca 	bl	8011744 <__hexdig_fun>
 80117b0:	4604      	mov	r4, r0
 80117b2:	2800      	cmp	r0, #0
 80117b4:	d16a      	bne.n	801188c <__gethex+0x11e>
 80117b6:	9a01      	ldr	r2, [sp, #4]
 80117b8:	9903      	ldr	r1, [sp, #12]
 80117ba:	4638      	mov	r0, r7
 80117bc:	f001 f8fe 	bl	80129bc <strncmp>
 80117c0:	2800      	cmp	r0, #0
 80117c2:	d166      	bne.n	8011892 <__gethex+0x124>
 80117c4:	9b01      	ldr	r3, [sp, #4]
 80117c6:	5cf8      	ldrb	r0, [r7, r3]
 80117c8:	18fe      	adds	r6, r7, r3
 80117ca:	f7ff ffbb 	bl	8011744 <__hexdig_fun>
 80117ce:	2800      	cmp	r0, #0
 80117d0:	d062      	beq.n	8011898 <__gethex+0x12a>
 80117d2:	4633      	mov	r3, r6
 80117d4:	7818      	ldrb	r0, [r3, #0]
 80117d6:	2830      	cmp	r0, #48	; 0x30
 80117d8:	461f      	mov	r7, r3
 80117da:	f103 0301 	add.w	r3, r3, #1
 80117de:	d0f9      	beq.n	80117d4 <__gethex+0x66>
 80117e0:	f7ff ffb0 	bl	8011744 <__hexdig_fun>
 80117e4:	fab0 f580 	clz	r5, r0
 80117e8:	096d      	lsrs	r5, r5, #5
 80117ea:	4634      	mov	r4, r6
 80117ec:	f04f 0b01 	mov.w	fp, #1
 80117f0:	463a      	mov	r2, r7
 80117f2:	4616      	mov	r6, r2
 80117f4:	3201      	adds	r2, #1
 80117f6:	7830      	ldrb	r0, [r6, #0]
 80117f8:	f7ff ffa4 	bl	8011744 <__hexdig_fun>
 80117fc:	2800      	cmp	r0, #0
 80117fe:	d1f8      	bne.n	80117f2 <__gethex+0x84>
 8011800:	9a01      	ldr	r2, [sp, #4]
 8011802:	9903      	ldr	r1, [sp, #12]
 8011804:	4630      	mov	r0, r6
 8011806:	f001 f8d9 	bl	80129bc <strncmp>
 801180a:	b950      	cbnz	r0, 8011822 <__gethex+0xb4>
 801180c:	b954      	cbnz	r4, 8011824 <__gethex+0xb6>
 801180e:	9b01      	ldr	r3, [sp, #4]
 8011810:	18f4      	adds	r4, r6, r3
 8011812:	4622      	mov	r2, r4
 8011814:	4616      	mov	r6, r2
 8011816:	3201      	adds	r2, #1
 8011818:	7830      	ldrb	r0, [r6, #0]
 801181a:	f7ff ff93 	bl	8011744 <__hexdig_fun>
 801181e:	2800      	cmp	r0, #0
 8011820:	d1f8      	bne.n	8011814 <__gethex+0xa6>
 8011822:	b10c      	cbz	r4, 8011828 <__gethex+0xba>
 8011824:	1ba4      	subs	r4, r4, r6
 8011826:	00a4      	lsls	r4, r4, #2
 8011828:	7833      	ldrb	r3, [r6, #0]
 801182a:	2b50      	cmp	r3, #80	; 0x50
 801182c:	d001      	beq.n	8011832 <__gethex+0xc4>
 801182e:	2b70      	cmp	r3, #112	; 0x70
 8011830:	d140      	bne.n	80118b4 <__gethex+0x146>
 8011832:	7873      	ldrb	r3, [r6, #1]
 8011834:	2b2b      	cmp	r3, #43	; 0x2b
 8011836:	d031      	beq.n	801189c <__gethex+0x12e>
 8011838:	2b2d      	cmp	r3, #45	; 0x2d
 801183a:	d033      	beq.n	80118a4 <__gethex+0x136>
 801183c:	1c71      	adds	r1, r6, #1
 801183e:	f04f 0900 	mov.w	r9, #0
 8011842:	7808      	ldrb	r0, [r1, #0]
 8011844:	f7ff ff7e 	bl	8011744 <__hexdig_fun>
 8011848:	1e43      	subs	r3, r0, #1
 801184a:	b2db      	uxtb	r3, r3
 801184c:	2b18      	cmp	r3, #24
 801184e:	d831      	bhi.n	80118b4 <__gethex+0x146>
 8011850:	f1a0 0210 	sub.w	r2, r0, #16
 8011854:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011858:	f7ff ff74 	bl	8011744 <__hexdig_fun>
 801185c:	1e43      	subs	r3, r0, #1
 801185e:	b2db      	uxtb	r3, r3
 8011860:	2b18      	cmp	r3, #24
 8011862:	d922      	bls.n	80118aa <__gethex+0x13c>
 8011864:	f1b9 0f00 	cmp.w	r9, #0
 8011868:	d000      	beq.n	801186c <__gethex+0xfe>
 801186a:	4252      	negs	r2, r2
 801186c:	4414      	add	r4, r2
 801186e:	f8ca 1000 	str.w	r1, [sl]
 8011872:	b30d      	cbz	r5, 80118b8 <__gethex+0x14a>
 8011874:	f1bb 0f00 	cmp.w	fp, #0
 8011878:	bf0c      	ite	eq
 801187a:	2706      	moveq	r7, #6
 801187c:	2700      	movne	r7, #0
 801187e:	4638      	mov	r0, r7
 8011880:	b00b      	add	sp, #44	; 0x2c
 8011882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011886:	f10b 0b01 	add.w	fp, fp, #1
 801188a:	e78a      	b.n	80117a2 <__gethex+0x34>
 801188c:	2500      	movs	r5, #0
 801188e:	462c      	mov	r4, r5
 8011890:	e7ae      	b.n	80117f0 <__gethex+0x82>
 8011892:	463e      	mov	r6, r7
 8011894:	2501      	movs	r5, #1
 8011896:	e7c7      	b.n	8011828 <__gethex+0xba>
 8011898:	4604      	mov	r4, r0
 801189a:	e7fb      	b.n	8011894 <__gethex+0x126>
 801189c:	f04f 0900 	mov.w	r9, #0
 80118a0:	1cb1      	adds	r1, r6, #2
 80118a2:	e7ce      	b.n	8011842 <__gethex+0xd4>
 80118a4:	f04f 0901 	mov.w	r9, #1
 80118a8:	e7fa      	b.n	80118a0 <__gethex+0x132>
 80118aa:	230a      	movs	r3, #10
 80118ac:	fb03 0202 	mla	r2, r3, r2, r0
 80118b0:	3a10      	subs	r2, #16
 80118b2:	e7cf      	b.n	8011854 <__gethex+0xe6>
 80118b4:	4631      	mov	r1, r6
 80118b6:	e7da      	b.n	801186e <__gethex+0x100>
 80118b8:	1bf3      	subs	r3, r6, r7
 80118ba:	3b01      	subs	r3, #1
 80118bc:	4629      	mov	r1, r5
 80118be:	2b07      	cmp	r3, #7
 80118c0:	dc49      	bgt.n	8011956 <__gethex+0x1e8>
 80118c2:	9802      	ldr	r0, [sp, #8]
 80118c4:	f000 fa63 	bl	8011d8e <_Balloc>
 80118c8:	9b01      	ldr	r3, [sp, #4]
 80118ca:	f100 0914 	add.w	r9, r0, #20
 80118ce:	f04f 0b00 	mov.w	fp, #0
 80118d2:	f1c3 0301 	rsb	r3, r3, #1
 80118d6:	4605      	mov	r5, r0
 80118d8:	f8cd 9010 	str.w	r9, [sp, #16]
 80118dc:	46da      	mov	sl, fp
 80118de:	9308      	str	r3, [sp, #32]
 80118e0:	42b7      	cmp	r7, r6
 80118e2:	d33b      	bcc.n	801195c <__gethex+0x1ee>
 80118e4:	9804      	ldr	r0, [sp, #16]
 80118e6:	f840 ab04 	str.w	sl, [r0], #4
 80118ea:	eba0 0009 	sub.w	r0, r0, r9
 80118ee:	1080      	asrs	r0, r0, #2
 80118f0:	6128      	str	r0, [r5, #16]
 80118f2:	0147      	lsls	r7, r0, #5
 80118f4:	4650      	mov	r0, sl
 80118f6:	f000 fb0e 	bl	8011f16 <__hi0bits>
 80118fa:	f8d8 6000 	ldr.w	r6, [r8]
 80118fe:	1a3f      	subs	r7, r7, r0
 8011900:	42b7      	cmp	r7, r6
 8011902:	dd64      	ble.n	80119ce <__gethex+0x260>
 8011904:	1bbf      	subs	r7, r7, r6
 8011906:	4639      	mov	r1, r7
 8011908:	4628      	mov	r0, r5
 801190a:	f000 fe1e 	bl	801254a <__any_on>
 801190e:	4682      	mov	sl, r0
 8011910:	b178      	cbz	r0, 8011932 <__gethex+0x1c4>
 8011912:	1e7b      	subs	r3, r7, #1
 8011914:	1159      	asrs	r1, r3, #5
 8011916:	f003 021f 	and.w	r2, r3, #31
 801191a:	f04f 0a01 	mov.w	sl, #1
 801191e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011922:	fa0a f202 	lsl.w	r2, sl, r2
 8011926:	420a      	tst	r2, r1
 8011928:	d003      	beq.n	8011932 <__gethex+0x1c4>
 801192a:	4553      	cmp	r3, sl
 801192c:	dc46      	bgt.n	80119bc <__gethex+0x24e>
 801192e:	f04f 0a02 	mov.w	sl, #2
 8011932:	4639      	mov	r1, r7
 8011934:	4628      	mov	r0, r5
 8011936:	f7ff fecb 	bl	80116d0 <rshift>
 801193a:	443c      	add	r4, r7
 801193c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011940:	42a3      	cmp	r3, r4
 8011942:	da52      	bge.n	80119ea <__gethex+0x27c>
 8011944:	4629      	mov	r1, r5
 8011946:	9802      	ldr	r0, [sp, #8]
 8011948:	f000 fa55 	bl	8011df6 <_Bfree>
 801194c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801194e:	2300      	movs	r3, #0
 8011950:	6013      	str	r3, [r2, #0]
 8011952:	27a3      	movs	r7, #163	; 0xa3
 8011954:	e793      	b.n	801187e <__gethex+0x110>
 8011956:	3101      	adds	r1, #1
 8011958:	105b      	asrs	r3, r3, #1
 801195a:	e7b0      	b.n	80118be <__gethex+0x150>
 801195c:	1e73      	subs	r3, r6, #1
 801195e:	9305      	str	r3, [sp, #20]
 8011960:	9a07      	ldr	r2, [sp, #28]
 8011962:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011966:	4293      	cmp	r3, r2
 8011968:	d018      	beq.n	801199c <__gethex+0x22e>
 801196a:	f1bb 0f20 	cmp.w	fp, #32
 801196e:	d107      	bne.n	8011980 <__gethex+0x212>
 8011970:	9b04      	ldr	r3, [sp, #16]
 8011972:	f8c3 a000 	str.w	sl, [r3]
 8011976:	3304      	adds	r3, #4
 8011978:	f04f 0a00 	mov.w	sl, #0
 801197c:	9304      	str	r3, [sp, #16]
 801197e:	46d3      	mov	fp, sl
 8011980:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011984:	f7ff fede 	bl	8011744 <__hexdig_fun>
 8011988:	f000 000f 	and.w	r0, r0, #15
 801198c:	fa00 f00b 	lsl.w	r0, r0, fp
 8011990:	ea4a 0a00 	orr.w	sl, sl, r0
 8011994:	f10b 0b04 	add.w	fp, fp, #4
 8011998:	9b05      	ldr	r3, [sp, #20]
 801199a:	e00d      	b.n	80119b8 <__gethex+0x24a>
 801199c:	9b05      	ldr	r3, [sp, #20]
 801199e:	9a08      	ldr	r2, [sp, #32]
 80119a0:	4413      	add	r3, r2
 80119a2:	42bb      	cmp	r3, r7
 80119a4:	d3e1      	bcc.n	801196a <__gethex+0x1fc>
 80119a6:	4618      	mov	r0, r3
 80119a8:	9a01      	ldr	r2, [sp, #4]
 80119aa:	9903      	ldr	r1, [sp, #12]
 80119ac:	9309      	str	r3, [sp, #36]	; 0x24
 80119ae:	f001 f805 	bl	80129bc <strncmp>
 80119b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119b4:	2800      	cmp	r0, #0
 80119b6:	d1d8      	bne.n	801196a <__gethex+0x1fc>
 80119b8:	461e      	mov	r6, r3
 80119ba:	e791      	b.n	80118e0 <__gethex+0x172>
 80119bc:	1eb9      	subs	r1, r7, #2
 80119be:	4628      	mov	r0, r5
 80119c0:	f000 fdc3 	bl	801254a <__any_on>
 80119c4:	2800      	cmp	r0, #0
 80119c6:	d0b2      	beq.n	801192e <__gethex+0x1c0>
 80119c8:	f04f 0a03 	mov.w	sl, #3
 80119cc:	e7b1      	b.n	8011932 <__gethex+0x1c4>
 80119ce:	da09      	bge.n	80119e4 <__gethex+0x276>
 80119d0:	1bf7      	subs	r7, r6, r7
 80119d2:	4629      	mov	r1, r5
 80119d4:	463a      	mov	r2, r7
 80119d6:	9802      	ldr	r0, [sp, #8]
 80119d8:	f000 fbd8 	bl	801218c <__lshift>
 80119dc:	1be4      	subs	r4, r4, r7
 80119de:	4605      	mov	r5, r0
 80119e0:	f100 0914 	add.w	r9, r0, #20
 80119e4:	f04f 0a00 	mov.w	sl, #0
 80119e8:	e7a8      	b.n	801193c <__gethex+0x1ce>
 80119ea:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80119ee:	42a0      	cmp	r0, r4
 80119f0:	dd6a      	ble.n	8011ac8 <__gethex+0x35a>
 80119f2:	1b04      	subs	r4, r0, r4
 80119f4:	42a6      	cmp	r6, r4
 80119f6:	dc2e      	bgt.n	8011a56 <__gethex+0x2e8>
 80119f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80119fc:	2b02      	cmp	r3, #2
 80119fe:	d022      	beq.n	8011a46 <__gethex+0x2d8>
 8011a00:	2b03      	cmp	r3, #3
 8011a02:	d024      	beq.n	8011a4e <__gethex+0x2e0>
 8011a04:	2b01      	cmp	r3, #1
 8011a06:	d115      	bne.n	8011a34 <__gethex+0x2c6>
 8011a08:	42a6      	cmp	r6, r4
 8011a0a:	d113      	bne.n	8011a34 <__gethex+0x2c6>
 8011a0c:	2e01      	cmp	r6, #1
 8011a0e:	dc0b      	bgt.n	8011a28 <__gethex+0x2ba>
 8011a10:	9a06      	ldr	r2, [sp, #24]
 8011a12:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011a16:	6013      	str	r3, [r2, #0]
 8011a18:	2301      	movs	r3, #1
 8011a1a:	612b      	str	r3, [r5, #16]
 8011a1c:	f8c9 3000 	str.w	r3, [r9]
 8011a20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011a22:	2762      	movs	r7, #98	; 0x62
 8011a24:	601d      	str	r5, [r3, #0]
 8011a26:	e72a      	b.n	801187e <__gethex+0x110>
 8011a28:	1e71      	subs	r1, r6, #1
 8011a2a:	4628      	mov	r0, r5
 8011a2c:	f000 fd8d 	bl	801254a <__any_on>
 8011a30:	2800      	cmp	r0, #0
 8011a32:	d1ed      	bne.n	8011a10 <__gethex+0x2a2>
 8011a34:	4629      	mov	r1, r5
 8011a36:	9802      	ldr	r0, [sp, #8]
 8011a38:	f000 f9dd 	bl	8011df6 <_Bfree>
 8011a3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011a3e:	2300      	movs	r3, #0
 8011a40:	6013      	str	r3, [r2, #0]
 8011a42:	2750      	movs	r7, #80	; 0x50
 8011a44:	e71b      	b.n	801187e <__gethex+0x110>
 8011a46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d0e1      	beq.n	8011a10 <__gethex+0x2a2>
 8011a4c:	e7f2      	b.n	8011a34 <__gethex+0x2c6>
 8011a4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d1dd      	bne.n	8011a10 <__gethex+0x2a2>
 8011a54:	e7ee      	b.n	8011a34 <__gethex+0x2c6>
 8011a56:	1e67      	subs	r7, r4, #1
 8011a58:	f1ba 0f00 	cmp.w	sl, #0
 8011a5c:	d131      	bne.n	8011ac2 <__gethex+0x354>
 8011a5e:	b127      	cbz	r7, 8011a6a <__gethex+0x2fc>
 8011a60:	4639      	mov	r1, r7
 8011a62:	4628      	mov	r0, r5
 8011a64:	f000 fd71 	bl	801254a <__any_on>
 8011a68:	4682      	mov	sl, r0
 8011a6a:	117a      	asrs	r2, r7, #5
 8011a6c:	2301      	movs	r3, #1
 8011a6e:	f007 071f 	and.w	r7, r7, #31
 8011a72:	fa03 f707 	lsl.w	r7, r3, r7
 8011a76:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8011a7a:	4621      	mov	r1, r4
 8011a7c:	421f      	tst	r7, r3
 8011a7e:	4628      	mov	r0, r5
 8011a80:	bf18      	it	ne
 8011a82:	f04a 0a02 	orrne.w	sl, sl, #2
 8011a86:	1b36      	subs	r6, r6, r4
 8011a88:	f7ff fe22 	bl	80116d0 <rshift>
 8011a8c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8011a90:	2702      	movs	r7, #2
 8011a92:	f1ba 0f00 	cmp.w	sl, #0
 8011a96:	d048      	beq.n	8011b2a <__gethex+0x3bc>
 8011a98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a9c:	2b02      	cmp	r3, #2
 8011a9e:	d015      	beq.n	8011acc <__gethex+0x35e>
 8011aa0:	2b03      	cmp	r3, #3
 8011aa2:	d017      	beq.n	8011ad4 <__gethex+0x366>
 8011aa4:	2b01      	cmp	r3, #1
 8011aa6:	d109      	bne.n	8011abc <__gethex+0x34e>
 8011aa8:	f01a 0f02 	tst.w	sl, #2
 8011aac:	d006      	beq.n	8011abc <__gethex+0x34e>
 8011aae:	f8d9 3000 	ldr.w	r3, [r9]
 8011ab2:	ea4a 0a03 	orr.w	sl, sl, r3
 8011ab6:	f01a 0f01 	tst.w	sl, #1
 8011aba:	d10e      	bne.n	8011ada <__gethex+0x36c>
 8011abc:	f047 0710 	orr.w	r7, r7, #16
 8011ac0:	e033      	b.n	8011b2a <__gethex+0x3bc>
 8011ac2:	f04f 0a01 	mov.w	sl, #1
 8011ac6:	e7d0      	b.n	8011a6a <__gethex+0x2fc>
 8011ac8:	2701      	movs	r7, #1
 8011aca:	e7e2      	b.n	8011a92 <__gethex+0x324>
 8011acc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ace:	f1c3 0301 	rsb	r3, r3, #1
 8011ad2:	9315      	str	r3, [sp, #84]	; 0x54
 8011ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d0f0      	beq.n	8011abc <__gethex+0x34e>
 8011ada:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8011ade:	f105 0314 	add.w	r3, r5, #20
 8011ae2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8011ae6:	eb03 010a 	add.w	r1, r3, sl
 8011aea:	f04f 0c00 	mov.w	ip, #0
 8011aee:	4618      	mov	r0, r3
 8011af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8011af4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011af8:	d01c      	beq.n	8011b34 <__gethex+0x3c6>
 8011afa:	3201      	adds	r2, #1
 8011afc:	6002      	str	r2, [r0, #0]
 8011afe:	2f02      	cmp	r7, #2
 8011b00:	f105 0314 	add.w	r3, r5, #20
 8011b04:	d138      	bne.n	8011b78 <__gethex+0x40a>
 8011b06:	f8d8 2000 	ldr.w	r2, [r8]
 8011b0a:	3a01      	subs	r2, #1
 8011b0c:	42b2      	cmp	r2, r6
 8011b0e:	d10a      	bne.n	8011b26 <__gethex+0x3b8>
 8011b10:	1171      	asrs	r1, r6, #5
 8011b12:	2201      	movs	r2, #1
 8011b14:	f006 061f 	and.w	r6, r6, #31
 8011b18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011b1c:	fa02 f606 	lsl.w	r6, r2, r6
 8011b20:	421e      	tst	r6, r3
 8011b22:	bf18      	it	ne
 8011b24:	4617      	movne	r7, r2
 8011b26:	f047 0720 	orr.w	r7, r7, #32
 8011b2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b2c:	601d      	str	r5, [r3, #0]
 8011b2e:	9b06      	ldr	r3, [sp, #24]
 8011b30:	601c      	str	r4, [r3, #0]
 8011b32:	e6a4      	b.n	801187e <__gethex+0x110>
 8011b34:	4299      	cmp	r1, r3
 8011b36:	f843 cc04 	str.w	ip, [r3, #-4]
 8011b3a:	d8d8      	bhi.n	8011aee <__gethex+0x380>
 8011b3c:	68ab      	ldr	r3, [r5, #8]
 8011b3e:	4599      	cmp	r9, r3
 8011b40:	db12      	blt.n	8011b68 <__gethex+0x3fa>
 8011b42:	6869      	ldr	r1, [r5, #4]
 8011b44:	9802      	ldr	r0, [sp, #8]
 8011b46:	3101      	adds	r1, #1
 8011b48:	f000 f921 	bl	8011d8e <_Balloc>
 8011b4c:	692a      	ldr	r2, [r5, #16]
 8011b4e:	3202      	adds	r2, #2
 8011b50:	f105 010c 	add.w	r1, r5, #12
 8011b54:	4683      	mov	fp, r0
 8011b56:	0092      	lsls	r2, r2, #2
 8011b58:	300c      	adds	r0, #12
 8011b5a:	f000 f90d 	bl	8011d78 <memcpy>
 8011b5e:	4629      	mov	r1, r5
 8011b60:	9802      	ldr	r0, [sp, #8]
 8011b62:	f000 f948 	bl	8011df6 <_Bfree>
 8011b66:	465d      	mov	r5, fp
 8011b68:	692b      	ldr	r3, [r5, #16]
 8011b6a:	1c5a      	adds	r2, r3, #1
 8011b6c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011b70:	612a      	str	r2, [r5, #16]
 8011b72:	2201      	movs	r2, #1
 8011b74:	615a      	str	r2, [r3, #20]
 8011b76:	e7c2      	b.n	8011afe <__gethex+0x390>
 8011b78:	692a      	ldr	r2, [r5, #16]
 8011b7a:	454a      	cmp	r2, r9
 8011b7c:	dd0b      	ble.n	8011b96 <__gethex+0x428>
 8011b7e:	2101      	movs	r1, #1
 8011b80:	4628      	mov	r0, r5
 8011b82:	f7ff fda5 	bl	80116d0 <rshift>
 8011b86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b8a:	3401      	adds	r4, #1
 8011b8c:	42a3      	cmp	r3, r4
 8011b8e:	f6ff aed9 	blt.w	8011944 <__gethex+0x1d6>
 8011b92:	2701      	movs	r7, #1
 8011b94:	e7c7      	b.n	8011b26 <__gethex+0x3b8>
 8011b96:	f016 061f 	ands.w	r6, r6, #31
 8011b9a:	d0fa      	beq.n	8011b92 <__gethex+0x424>
 8011b9c:	449a      	add	sl, r3
 8011b9e:	f1c6 0620 	rsb	r6, r6, #32
 8011ba2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8011ba6:	f000 f9b6 	bl	8011f16 <__hi0bits>
 8011baa:	42b0      	cmp	r0, r6
 8011bac:	dbe7      	blt.n	8011b7e <__gethex+0x410>
 8011bae:	e7f0      	b.n	8011b92 <__gethex+0x424>

08011bb0 <L_shift>:
 8011bb0:	f1c2 0208 	rsb	r2, r2, #8
 8011bb4:	0092      	lsls	r2, r2, #2
 8011bb6:	b570      	push	{r4, r5, r6, lr}
 8011bb8:	f1c2 0620 	rsb	r6, r2, #32
 8011bbc:	6843      	ldr	r3, [r0, #4]
 8011bbe:	6804      	ldr	r4, [r0, #0]
 8011bc0:	fa03 f506 	lsl.w	r5, r3, r6
 8011bc4:	432c      	orrs	r4, r5
 8011bc6:	40d3      	lsrs	r3, r2
 8011bc8:	6004      	str	r4, [r0, #0]
 8011bca:	f840 3f04 	str.w	r3, [r0, #4]!
 8011bce:	4288      	cmp	r0, r1
 8011bd0:	d3f4      	bcc.n	8011bbc <L_shift+0xc>
 8011bd2:	bd70      	pop	{r4, r5, r6, pc}

08011bd4 <__match>:
 8011bd4:	b530      	push	{r4, r5, lr}
 8011bd6:	6803      	ldr	r3, [r0, #0]
 8011bd8:	3301      	adds	r3, #1
 8011bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011bde:	b914      	cbnz	r4, 8011be6 <__match+0x12>
 8011be0:	6003      	str	r3, [r0, #0]
 8011be2:	2001      	movs	r0, #1
 8011be4:	bd30      	pop	{r4, r5, pc}
 8011be6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011bee:	2d19      	cmp	r5, #25
 8011bf0:	bf98      	it	ls
 8011bf2:	3220      	addls	r2, #32
 8011bf4:	42a2      	cmp	r2, r4
 8011bf6:	d0f0      	beq.n	8011bda <__match+0x6>
 8011bf8:	2000      	movs	r0, #0
 8011bfa:	e7f3      	b.n	8011be4 <__match+0x10>

08011bfc <__hexnan>:
 8011bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c00:	680b      	ldr	r3, [r1, #0]
 8011c02:	6801      	ldr	r1, [r0, #0]
 8011c04:	115f      	asrs	r7, r3, #5
 8011c06:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8011c0a:	f013 031f 	ands.w	r3, r3, #31
 8011c0e:	b087      	sub	sp, #28
 8011c10:	bf18      	it	ne
 8011c12:	3704      	addne	r7, #4
 8011c14:	2500      	movs	r5, #0
 8011c16:	1f3e      	subs	r6, r7, #4
 8011c18:	4682      	mov	sl, r0
 8011c1a:	4690      	mov	r8, r2
 8011c1c:	9301      	str	r3, [sp, #4]
 8011c1e:	f847 5c04 	str.w	r5, [r7, #-4]
 8011c22:	46b1      	mov	r9, r6
 8011c24:	4634      	mov	r4, r6
 8011c26:	9502      	str	r5, [sp, #8]
 8011c28:	46ab      	mov	fp, r5
 8011c2a:	784a      	ldrb	r2, [r1, #1]
 8011c2c:	1c4b      	adds	r3, r1, #1
 8011c2e:	9303      	str	r3, [sp, #12]
 8011c30:	b342      	cbz	r2, 8011c84 <__hexnan+0x88>
 8011c32:	4610      	mov	r0, r2
 8011c34:	9105      	str	r1, [sp, #20]
 8011c36:	9204      	str	r2, [sp, #16]
 8011c38:	f7ff fd84 	bl	8011744 <__hexdig_fun>
 8011c3c:	2800      	cmp	r0, #0
 8011c3e:	d143      	bne.n	8011cc8 <__hexnan+0xcc>
 8011c40:	9a04      	ldr	r2, [sp, #16]
 8011c42:	9905      	ldr	r1, [sp, #20]
 8011c44:	2a20      	cmp	r2, #32
 8011c46:	d818      	bhi.n	8011c7a <__hexnan+0x7e>
 8011c48:	9b02      	ldr	r3, [sp, #8]
 8011c4a:	459b      	cmp	fp, r3
 8011c4c:	dd13      	ble.n	8011c76 <__hexnan+0x7a>
 8011c4e:	454c      	cmp	r4, r9
 8011c50:	d206      	bcs.n	8011c60 <__hexnan+0x64>
 8011c52:	2d07      	cmp	r5, #7
 8011c54:	dc04      	bgt.n	8011c60 <__hexnan+0x64>
 8011c56:	462a      	mov	r2, r5
 8011c58:	4649      	mov	r1, r9
 8011c5a:	4620      	mov	r0, r4
 8011c5c:	f7ff ffa8 	bl	8011bb0 <L_shift>
 8011c60:	4544      	cmp	r4, r8
 8011c62:	d944      	bls.n	8011cee <__hexnan+0xf2>
 8011c64:	2300      	movs	r3, #0
 8011c66:	f1a4 0904 	sub.w	r9, r4, #4
 8011c6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c6e:	f8cd b008 	str.w	fp, [sp, #8]
 8011c72:	464c      	mov	r4, r9
 8011c74:	461d      	mov	r5, r3
 8011c76:	9903      	ldr	r1, [sp, #12]
 8011c78:	e7d7      	b.n	8011c2a <__hexnan+0x2e>
 8011c7a:	2a29      	cmp	r2, #41	; 0x29
 8011c7c:	d14a      	bne.n	8011d14 <__hexnan+0x118>
 8011c7e:	3102      	adds	r1, #2
 8011c80:	f8ca 1000 	str.w	r1, [sl]
 8011c84:	f1bb 0f00 	cmp.w	fp, #0
 8011c88:	d044      	beq.n	8011d14 <__hexnan+0x118>
 8011c8a:	454c      	cmp	r4, r9
 8011c8c:	d206      	bcs.n	8011c9c <__hexnan+0xa0>
 8011c8e:	2d07      	cmp	r5, #7
 8011c90:	dc04      	bgt.n	8011c9c <__hexnan+0xa0>
 8011c92:	462a      	mov	r2, r5
 8011c94:	4649      	mov	r1, r9
 8011c96:	4620      	mov	r0, r4
 8011c98:	f7ff ff8a 	bl	8011bb0 <L_shift>
 8011c9c:	4544      	cmp	r4, r8
 8011c9e:	d928      	bls.n	8011cf2 <__hexnan+0xf6>
 8011ca0:	4643      	mov	r3, r8
 8011ca2:	f854 2b04 	ldr.w	r2, [r4], #4
 8011ca6:	f843 2b04 	str.w	r2, [r3], #4
 8011caa:	42a6      	cmp	r6, r4
 8011cac:	d2f9      	bcs.n	8011ca2 <__hexnan+0xa6>
 8011cae:	2200      	movs	r2, #0
 8011cb0:	f843 2b04 	str.w	r2, [r3], #4
 8011cb4:	429e      	cmp	r6, r3
 8011cb6:	d2fb      	bcs.n	8011cb0 <__hexnan+0xb4>
 8011cb8:	6833      	ldr	r3, [r6, #0]
 8011cba:	b91b      	cbnz	r3, 8011cc4 <__hexnan+0xc8>
 8011cbc:	4546      	cmp	r6, r8
 8011cbe:	d127      	bne.n	8011d10 <__hexnan+0x114>
 8011cc0:	2301      	movs	r3, #1
 8011cc2:	6033      	str	r3, [r6, #0]
 8011cc4:	2005      	movs	r0, #5
 8011cc6:	e026      	b.n	8011d16 <__hexnan+0x11a>
 8011cc8:	3501      	adds	r5, #1
 8011cca:	2d08      	cmp	r5, #8
 8011ccc:	f10b 0b01 	add.w	fp, fp, #1
 8011cd0:	dd06      	ble.n	8011ce0 <__hexnan+0xe4>
 8011cd2:	4544      	cmp	r4, r8
 8011cd4:	d9cf      	bls.n	8011c76 <__hexnan+0x7a>
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	f844 3c04 	str.w	r3, [r4, #-4]
 8011cdc:	2501      	movs	r5, #1
 8011cde:	3c04      	subs	r4, #4
 8011ce0:	6822      	ldr	r2, [r4, #0]
 8011ce2:	f000 000f 	and.w	r0, r0, #15
 8011ce6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011cea:	6020      	str	r0, [r4, #0]
 8011cec:	e7c3      	b.n	8011c76 <__hexnan+0x7a>
 8011cee:	2508      	movs	r5, #8
 8011cf0:	e7c1      	b.n	8011c76 <__hexnan+0x7a>
 8011cf2:	9b01      	ldr	r3, [sp, #4]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d0df      	beq.n	8011cb8 <__hexnan+0xbc>
 8011cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8011cfc:	f1c3 0320 	rsb	r3, r3, #32
 8011d00:	fa22 f303 	lsr.w	r3, r2, r3
 8011d04:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8011d08:	401a      	ands	r2, r3
 8011d0a:	f847 2c04 	str.w	r2, [r7, #-4]
 8011d0e:	e7d3      	b.n	8011cb8 <__hexnan+0xbc>
 8011d10:	3e04      	subs	r6, #4
 8011d12:	e7d1      	b.n	8011cb8 <__hexnan+0xbc>
 8011d14:	2004      	movs	r0, #4
 8011d16:	b007      	add	sp, #28
 8011d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011d1c <__locale_ctype_ptr_l>:
 8011d1c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011d20:	4770      	bx	lr

08011d22 <__localeconv_l>:
 8011d22:	30f0      	adds	r0, #240	; 0xf0
 8011d24:	4770      	bx	lr
	...

08011d28 <_localeconv_r>:
 8011d28:	4b04      	ldr	r3, [pc, #16]	; (8011d3c <_localeconv_r+0x14>)
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	6a18      	ldr	r0, [r3, #32]
 8011d2e:	4b04      	ldr	r3, [pc, #16]	; (8011d40 <_localeconv_r+0x18>)
 8011d30:	2800      	cmp	r0, #0
 8011d32:	bf08      	it	eq
 8011d34:	4618      	moveq	r0, r3
 8011d36:	30f0      	adds	r0, #240	; 0xf0
 8011d38:	4770      	bx	lr
 8011d3a:	bf00      	nop
 8011d3c:	20000028 	.word	0x20000028
 8011d40:	2000008c 	.word	0x2000008c

08011d44 <malloc>:
 8011d44:	4b02      	ldr	r3, [pc, #8]	; (8011d50 <malloc+0xc>)
 8011d46:	4601      	mov	r1, r0
 8011d48:	6818      	ldr	r0, [r3, #0]
 8011d4a:	f000 bc7b 	b.w	8012644 <_malloc_r>
 8011d4e:	bf00      	nop
 8011d50:	20000028 	.word	0x20000028

08011d54 <__ascii_mbtowc>:
 8011d54:	b082      	sub	sp, #8
 8011d56:	b901      	cbnz	r1, 8011d5a <__ascii_mbtowc+0x6>
 8011d58:	a901      	add	r1, sp, #4
 8011d5a:	b142      	cbz	r2, 8011d6e <__ascii_mbtowc+0x1a>
 8011d5c:	b14b      	cbz	r3, 8011d72 <__ascii_mbtowc+0x1e>
 8011d5e:	7813      	ldrb	r3, [r2, #0]
 8011d60:	600b      	str	r3, [r1, #0]
 8011d62:	7812      	ldrb	r2, [r2, #0]
 8011d64:	1c10      	adds	r0, r2, #0
 8011d66:	bf18      	it	ne
 8011d68:	2001      	movne	r0, #1
 8011d6a:	b002      	add	sp, #8
 8011d6c:	4770      	bx	lr
 8011d6e:	4610      	mov	r0, r2
 8011d70:	e7fb      	b.n	8011d6a <__ascii_mbtowc+0x16>
 8011d72:	f06f 0001 	mvn.w	r0, #1
 8011d76:	e7f8      	b.n	8011d6a <__ascii_mbtowc+0x16>

08011d78 <memcpy>:
 8011d78:	b510      	push	{r4, lr}
 8011d7a:	1e43      	subs	r3, r0, #1
 8011d7c:	440a      	add	r2, r1
 8011d7e:	4291      	cmp	r1, r2
 8011d80:	d100      	bne.n	8011d84 <memcpy+0xc>
 8011d82:	bd10      	pop	{r4, pc}
 8011d84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d8c:	e7f7      	b.n	8011d7e <memcpy+0x6>

08011d8e <_Balloc>:
 8011d8e:	b570      	push	{r4, r5, r6, lr}
 8011d90:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011d92:	4604      	mov	r4, r0
 8011d94:	460e      	mov	r6, r1
 8011d96:	b93d      	cbnz	r5, 8011da8 <_Balloc+0x1a>
 8011d98:	2010      	movs	r0, #16
 8011d9a:	f7ff ffd3 	bl	8011d44 <malloc>
 8011d9e:	6260      	str	r0, [r4, #36]	; 0x24
 8011da0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011da4:	6005      	str	r5, [r0, #0]
 8011da6:	60c5      	str	r5, [r0, #12]
 8011da8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011daa:	68eb      	ldr	r3, [r5, #12]
 8011dac:	b183      	cbz	r3, 8011dd0 <_Balloc+0x42>
 8011dae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011db0:	68db      	ldr	r3, [r3, #12]
 8011db2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011db6:	b9b8      	cbnz	r0, 8011de8 <_Balloc+0x5a>
 8011db8:	2101      	movs	r1, #1
 8011dba:	fa01 f506 	lsl.w	r5, r1, r6
 8011dbe:	1d6a      	adds	r2, r5, #5
 8011dc0:	0092      	lsls	r2, r2, #2
 8011dc2:	4620      	mov	r0, r4
 8011dc4:	f000 fbe2 	bl	801258c <_calloc_r>
 8011dc8:	b160      	cbz	r0, 8011de4 <_Balloc+0x56>
 8011dca:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011dce:	e00e      	b.n	8011dee <_Balloc+0x60>
 8011dd0:	2221      	movs	r2, #33	; 0x21
 8011dd2:	2104      	movs	r1, #4
 8011dd4:	4620      	mov	r0, r4
 8011dd6:	f000 fbd9 	bl	801258c <_calloc_r>
 8011dda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ddc:	60e8      	str	r0, [r5, #12]
 8011dde:	68db      	ldr	r3, [r3, #12]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d1e4      	bne.n	8011dae <_Balloc+0x20>
 8011de4:	2000      	movs	r0, #0
 8011de6:	bd70      	pop	{r4, r5, r6, pc}
 8011de8:	6802      	ldr	r2, [r0, #0]
 8011dea:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011dee:	2300      	movs	r3, #0
 8011df0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011df4:	e7f7      	b.n	8011de6 <_Balloc+0x58>

08011df6 <_Bfree>:
 8011df6:	b570      	push	{r4, r5, r6, lr}
 8011df8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011dfa:	4606      	mov	r6, r0
 8011dfc:	460d      	mov	r5, r1
 8011dfe:	b93c      	cbnz	r4, 8011e10 <_Bfree+0x1a>
 8011e00:	2010      	movs	r0, #16
 8011e02:	f7ff ff9f 	bl	8011d44 <malloc>
 8011e06:	6270      	str	r0, [r6, #36]	; 0x24
 8011e08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e0c:	6004      	str	r4, [r0, #0]
 8011e0e:	60c4      	str	r4, [r0, #12]
 8011e10:	b13d      	cbz	r5, 8011e22 <_Bfree+0x2c>
 8011e12:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011e14:	686a      	ldr	r2, [r5, #4]
 8011e16:	68db      	ldr	r3, [r3, #12]
 8011e18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011e1c:	6029      	str	r1, [r5, #0]
 8011e1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011e22:	bd70      	pop	{r4, r5, r6, pc}

08011e24 <__multadd>:
 8011e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e28:	690d      	ldr	r5, [r1, #16]
 8011e2a:	461f      	mov	r7, r3
 8011e2c:	4606      	mov	r6, r0
 8011e2e:	460c      	mov	r4, r1
 8011e30:	f101 0c14 	add.w	ip, r1, #20
 8011e34:	2300      	movs	r3, #0
 8011e36:	f8dc 0000 	ldr.w	r0, [ip]
 8011e3a:	b281      	uxth	r1, r0
 8011e3c:	fb02 7101 	mla	r1, r2, r1, r7
 8011e40:	0c0f      	lsrs	r7, r1, #16
 8011e42:	0c00      	lsrs	r0, r0, #16
 8011e44:	fb02 7000 	mla	r0, r2, r0, r7
 8011e48:	b289      	uxth	r1, r1
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011e50:	429d      	cmp	r5, r3
 8011e52:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011e56:	f84c 1b04 	str.w	r1, [ip], #4
 8011e5a:	dcec      	bgt.n	8011e36 <__multadd+0x12>
 8011e5c:	b1d7      	cbz	r7, 8011e94 <__multadd+0x70>
 8011e5e:	68a3      	ldr	r3, [r4, #8]
 8011e60:	42ab      	cmp	r3, r5
 8011e62:	dc12      	bgt.n	8011e8a <__multadd+0x66>
 8011e64:	6861      	ldr	r1, [r4, #4]
 8011e66:	4630      	mov	r0, r6
 8011e68:	3101      	adds	r1, #1
 8011e6a:	f7ff ff90 	bl	8011d8e <_Balloc>
 8011e6e:	6922      	ldr	r2, [r4, #16]
 8011e70:	3202      	adds	r2, #2
 8011e72:	f104 010c 	add.w	r1, r4, #12
 8011e76:	4680      	mov	r8, r0
 8011e78:	0092      	lsls	r2, r2, #2
 8011e7a:	300c      	adds	r0, #12
 8011e7c:	f7ff ff7c 	bl	8011d78 <memcpy>
 8011e80:	4621      	mov	r1, r4
 8011e82:	4630      	mov	r0, r6
 8011e84:	f7ff ffb7 	bl	8011df6 <_Bfree>
 8011e88:	4644      	mov	r4, r8
 8011e8a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011e8e:	3501      	adds	r5, #1
 8011e90:	615f      	str	r7, [r3, #20]
 8011e92:	6125      	str	r5, [r4, #16]
 8011e94:	4620      	mov	r0, r4
 8011e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011e9a <__s2b>:
 8011e9a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e9e:	460c      	mov	r4, r1
 8011ea0:	4615      	mov	r5, r2
 8011ea2:	461f      	mov	r7, r3
 8011ea4:	2209      	movs	r2, #9
 8011ea6:	3308      	adds	r3, #8
 8011ea8:	4606      	mov	r6, r0
 8011eaa:	fb93 f3f2 	sdiv	r3, r3, r2
 8011eae:	2100      	movs	r1, #0
 8011eb0:	2201      	movs	r2, #1
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	db20      	blt.n	8011ef8 <__s2b+0x5e>
 8011eb6:	4630      	mov	r0, r6
 8011eb8:	f7ff ff69 	bl	8011d8e <_Balloc>
 8011ebc:	9b08      	ldr	r3, [sp, #32]
 8011ebe:	6143      	str	r3, [r0, #20]
 8011ec0:	2d09      	cmp	r5, #9
 8011ec2:	f04f 0301 	mov.w	r3, #1
 8011ec6:	6103      	str	r3, [r0, #16]
 8011ec8:	dd19      	ble.n	8011efe <__s2b+0x64>
 8011eca:	f104 0809 	add.w	r8, r4, #9
 8011ece:	46c1      	mov	r9, r8
 8011ed0:	442c      	add	r4, r5
 8011ed2:	f819 3b01 	ldrb.w	r3, [r9], #1
 8011ed6:	4601      	mov	r1, r0
 8011ed8:	3b30      	subs	r3, #48	; 0x30
 8011eda:	220a      	movs	r2, #10
 8011edc:	4630      	mov	r0, r6
 8011ede:	f7ff ffa1 	bl	8011e24 <__multadd>
 8011ee2:	45a1      	cmp	r9, r4
 8011ee4:	d1f5      	bne.n	8011ed2 <__s2b+0x38>
 8011ee6:	eb08 0405 	add.w	r4, r8, r5
 8011eea:	3c08      	subs	r4, #8
 8011eec:	1b2d      	subs	r5, r5, r4
 8011eee:	1963      	adds	r3, r4, r5
 8011ef0:	42bb      	cmp	r3, r7
 8011ef2:	db07      	blt.n	8011f04 <__s2b+0x6a>
 8011ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ef8:	0052      	lsls	r2, r2, #1
 8011efa:	3101      	adds	r1, #1
 8011efc:	e7d9      	b.n	8011eb2 <__s2b+0x18>
 8011efe:	340a      	adds	r4, #10
 8011f00:	2509      	movs	r5, #9
 8011f02:	e7f3      	b.n	8011eec <__s2b+0x52>
 8011f04:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011f08:	4601      	mov	r1, r0
 8011f0a:	3b30      	subs	r3, #48	; 0x30
 8011f0c:	220a      	movs	r2, #10
 8011f0e:	4630      	mov	r0, r6
 8011f10:	f7ff ff88 	bl	8011e24 <__multadd>
 8011f14:	e7eb      	b.n	8011eee <__s2b+0x54>

08011f16 <__hi0bits>:
 8011f16:	0c02      	lsrs	r2, r0, #16
 8011f18:	0412      	lsls	r2, r2, #16
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	b9b2      	cbnz	r2, 8011f4c <__hi0bits+0x36>
 8011f1e:	0403      	lsls	r3, r0, #16
 8011f20:	2010      	movs	r0, #16
 8011f22:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011f26:	bf04      	itt	eq
 8011f28:	021b      	lsleq	r3, r3, #8
 8011f2a:	3008      	addeq	r0, #8
 8011f2c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011f30:	bf04      	itt	eq
 8011f32:	011b      	lsleq	r3, r3, #4
 8011f34:	3004      	addeq	r0, #4
 8011f36:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011f3a:	bf04      	itt	eq
 8011f3c:	009b      	lsleq	r3, r3, #2
 8011f3e:	3002      	addeq	r0, #2
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	db06      	blt.n	8011f52 <__hi0bits+0x3c>
 8011f44:	005b      	lsls	r3, r3, #1
 8011f46:	d503      	bpl.n	8011f50 <__hi0bits+0x3a>
 8011f48:	3001      	adds	r0, #1
 8011f4a:	4770      	bx	lr
 8011f4c:	2000      	movs	r0, #0
 8011f4e:	e7e8      	b.n	8011f22 <__hi0bits+0xc>
 8011f50:	2020      	movs	r0, #32
 8011f52:	4770      	bx	lr

08011f54 <__lo0bits>:
 8011f54:	6803      	ldr	r3, [r0, #0]
 8011f56:	f013 0207 	ands.w	r2, r3, #7
 8011f5a:	4601      	mov	r1, r0
 8011f5c:	d00b      	beq.n	8011f76 <__lo0bits+0x22>
 8011f5e:	07da      	lsls	r2, r3, #31
 8011f60:	d423      	bmi.n	8011faa <__lo0bits+0x56>
 8011f62:	0798      	lsls	r0, r3, #30
 8011f64:	bf49      	itett	mi
 8011f66:	085b      	lsrmi	r3, r3, #1
 8011f68:	089b      	lsrpl	r3, r3, #2
 8011f6a:	2001      	movmi	r0, #1
 8011f6c:	600b      	strmi	r3, [r1, #0]
 8011f6e:	bf5c      	itt	pl
 8011f70:	600b      	strpl	r3, [r1, #0]
 8011f72:	2002      	movpl	r0, #2
 8011f74:	4770      	bx	lr
 8011f76:	b298      	uxth	r0, r3
 8011f78:	b9a8      	cbnz	r0, 8011fa6 <__lo0bits+0x52>
 8011f7a:	0c1b      	lsrs	r3, r3, #16
 8011f7c:	2010      	movs	r0, #16
 8011f7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011f82:	bf04      	itt	eq
 8011f84:	0a1b      	lsreq	r3, r3, #8
 8011f86:	3008      	addeq	r0, #8
 8011f88:	071a      	lsls	r2, r3, #28
 8011f8a:	bf04      	itt	eq
 8011f8c:	091b      	lsreq	r3, r3, #4
 8011f8e:	3004      	addeq	r0, #4
 8011f90:	079a      	lsls	r2, r3, #30
 8011f92:	bf04      	itt	eq
 8011f94:	089b      	lsreq	r3, r3, #2
 8011f96:	3002      	addeq	r0, #2
 8011f98:	07da      	lsls	r2, r3, #31
 8011f9a:	d402      	bmi.n	8011fa2 <__lo0bits+0x4e>
 8011f9c:	085b      	lsrs	r3, r3, #1
 8011f9e:	d006      	beq.n	8011fae <__lo0bits+0x5a>
 8011fa0:	3001      	adds	r0, #1
 8011fa2:	600b      	str	r3, [r1, #0]
 8011fa4:	4770      	bx	lr
 8011fa6:	4610      	mov	r0, r2
 8011fa8:	e7e9      	b.n	8011f7e <__lo0bits+0x2a>
 8011faa:	2000      	movs	r0, #0
 8011fac:	4770      	bx	lr
 8011fae:	2020      	movs	r0, #32
 8011fb0:	4770      	bx	lr

08011fb2 <__i2b>:
 8011fb2:	b510      	push	{r4, lr}
 8011fb4:	460c      	mov	r4, r1
 8011fb6:	2101      	movs	r1, #1
 8011fb8:	f7ff fee9 	bl	8011d8e <_Balloc>
 8011fbc:	2201      	movs	r2, #1
 8011fbe:	6144      	str	r4, [r0, #20]
 8011fc0:	6102      	str	r2, [r0, #16]
 8011fc2:	bd10      	pop	{r4, pc}

08011fc4 <__multiply>:
 8011fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fc8:	4614      	mov	r4, r2
 8011fca:	690a      	ldr	r2, [r1, #16]
 8011fcc:	6923      	ldr	r3, [r4, #16]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	bfb8      	it	lt
 8011fd2:	460b      	movlt	r3, r1
 8011fd4:	4688      	mov	r8, r1
 8011fd6:	bfbc      	itt	lt
 8011fd8:	46a0      	movlt	r8, r4
 8011fda:	461c      	movlt	r4, r3
 8011fdc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011fe0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011fe4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011fe8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011fec:	eb07 0609 	add.w	r6, r7, r9
 8011ff0:	42b3      	cmp	r3, r6
 8011ff2:	bfb8      	it	lt
 8011ff4:	3101      	addlt	r1, #1
 8011ff6:	f7ff feca 	bl	8011d8e <_Balloc>
 8011ffa:	f100 0514 	add.w	r5, r0, #20
 8011ffe:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8012002:	462b      	mov	r3, r5
 8012004:	2200      	movs	r2, #0
 8012006:	4573      	cmp	r3, lr
 8012008:	d316      	bcc.n	8012038 <__multiply+0x74>
 801200a:	f104 0214 	add.w	r2, r4, #20
 801200e:	f108 0114 	add.w	r1, r8, #20
 8012012:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8012016:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801201a:	9300      	str	r3, [sp, #0]
 801201c:	9b00      	ldr	r3, [sp, #0]
 801201e:	9201      	str	r2, [sp, #4]
 8012020:	4293      	cmp	r3, r2
 8012022:	d80c      	bhi.n	801203e <__multiply+0x7a>
 8012024:	2e00      	cmp	r6, #0
 8012026:	dd03      	ble.n	8012030 <__multiply+0x6c>
 8012028:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801202c:	2b00      	cmp	r3, #0
 801202e:	d05d      	beq.n	80120ec <__multiply+0x128>
 8012030:	6106      	str	r6, [r0, #16]
 8012032:	b003      	add	sp, #12
 8012034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012038:	f843 2b04 	str.w	r2, [r3], #4
 801203c:	e7e3      	b.n	8012006 <__multiply+0x42>
 801203e:	f8b2 b000 	ldrh.w	fp, [r2]
 8012042:	f1bb 0f00 	cmp.w	fp, #0
 8012046:	d023      	beq.n	8012090 <__multiply+0xcc>
 8012048:	4689      	mov	r9, r1
 801204a:	46ac      	mov	ip, r5
 801204c:	f04f 0800 	mov.w	r8, #0
 8012050:	f859 4b04 	ldr.w	r4, [r9], #4
 8012054:	f8dc a000 	ldr.w	sl, [ip]
 8012058:	b2a3      	uxth	r3, r4
 801205a:	fa1f fa8a 	uxth.w	sl, sl
 801205e:	fb0b a303 	mla	r3, fp, r3, sl
 8012062:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012066:	f8dc 4000 	ldr.w	r4, [ip]
 801206a:	4443      	add	r3, r8
 801206c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012070:	fb0b 840a 	mla	r4, fp, sl, r8
 8012074:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8012078:	46e2      	mov	sl, ip
 801207a:	b29b      	uxth	r3, r3
 801207c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8012080:	454f      	cmp	r7, r9
 8012082:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012086:	f84a 3b04 	str.w	r3, [sl], #4
 801208a:	d82b      	bhi.n	80120e4 <__multiply+0x120>
 801208c:	f8cc 8004 	str.w	r8, [ip, #4]
 8012090:	9b01      	ldr	r3, [sp, #4]
 8012092:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8012096:	3204      	adds	r2, #4
 8012098:	f1ba 0f00 	cmp.w	sl, #0
 801209c:	d020      	beq.n	80120e0 <__multiply+0x11c>
 801209e:	682b      	ldr	r3, [r5, #0]
 80120a0:	4689      	mov	r9, r1
 80120a2:	46a8      	mov	r8, r5
 80120a4:	f04f 0b00 	mov.w	fp, #0
 80120a8:	f8b9 c000 	ldrh.w	ip, [r9]
 80120ac:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80120b0:	fb0a 440c 	mla	r4, sl, ip, r4
 80120b4:	445c      	add	r4, fp
 80120b6:	46c4      	mov	ip, r8
 80120b8:	b29b      	uxth	r3, r3
 80120ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80120be:	f84c 3b04 	str.w	r3, [ip], #4
 80120c2:	f859 3b04 	ldr.w	r3, [r9], #4
 80120c6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80120ca:	0c1b      	lsrs	r3, r3, #16
 80120cc:	fb0a b303 	mla	r3, sl, r3, fp
 80120d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80120d4:	454f      	cmp	r7, r9
 80120d6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80120da:	d805      	bhi.n	80120e8 <__multiply+0x124>
 80120dc:	f8c8 3004 	str.w	r3, [r8, #4]
 80120e0:	3504      	adds	r5, #4
 80120e2:	e79b      	b.n	801201c <__multiply+0x58>
 80120e4:	46d4      	mov	ip, sl
 80120e6:	e7b3      	b.n	8012050 <__multiply+0x8c>
 80120e8:	46e0      	mov	r8, ip
 80120ea:	e7dd      	b.n	80120a8 <__multiply+0xe4>
 80120ec:	3e01      	subs	r6, #1
 80120ee:	e799      	b.n	8012024 <__multiply+0x60>

080120f0 <__pow5mult>:
 80120f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120f4:	4615      	mov	r5, r2
 80120f6:	f012 0203 	ands.w	r2, r2, #3
 80120fa:	4606      	mov	r6, r0
 80120fc:	460f      	mov	r7, r1
 80120fe:	d007      	beq.n	8012110 <__pow5mult+0x20>
 8012100:	3a01      	subs	r2, #1
 8012102:	4c21      	ldr	r4, [pc, #132]	; (8012188 <__pow5mult+0x98>)
 8012104:	2300      	movs	r3, #0
 8012106:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801210a:	f7ff fe8b 	bl	8011e24 <__multadd>
 801210e:	4607      	mov	r7, r0
 8012110:	10ad      	asrs	r5, r5, #2
 8012112:	d035      	beq.n	8012180 <__pow5mult+0x90>
 8012114:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012116:	b93c      	cbnz	r4, 8012128 <__pow5mult+0x38>
 8012118:	2010      	movs	r0, #16
 801211a:	f7ff fe13 	bl	8011d44 <malloc>
 801211e:	6270      	str	r0, [r6, #36]	; 0x24
 8012120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012124:	6004      	str	r4, [r0, #0]
 8012126:	60c4      	str	r4, [r0, #12]
 8012128:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801212c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012130:	b94c      	cbnz	r4, 8012146 <__pow5mult+0x56>
 8012132:	f240 2171 	movw	r1, #625	; 0x271
 8012136:	4630      	mov	r0, r6
 8012138:	f7ff ff3b 	bl	8011fb2 <__i2b>
 801213c:	2300      	movs	r3, #0
 801213e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012142:	4604      	mov	r4, r0
 8012144:	6003      	str	r3, [r0, #0]
 8012146:	f04f 0800 	mov.w	r8, #0
 801214a:	07eb      	lsls	r3, r5, #31
 801214c:	d50a      	bpl.n	8012164 <__pow5mult+0x74>
 801214e:	4639      	mov	r1, r7
 8012150:	4622      	mov	r2, r4
 8012152:	4630      	mov	r0, r6
 8012154:	f7ff ff36 	bl	8011fc4 <__multiply>
 8012158:	4639      	mov	r1, r7
 801215a:	4681      	mov	r9, r0
 801215c:	4630      	mov	r0, r6
 801215e:	f7ff fe4a 	bl	8011df6 <_Bfree>
 8012162:	464f      	mov	r7, r9
 8012164:	106d      	asrs	r5, r5, #1
 8012166:	d00b      	beq.n	8012180 <__pow5mult+0x90>
 8012168:	6820      	ldr	r0, [r4, #0]
 801216a:	b938      	cbnz	r0, 801217c <__pow5mult+0x8c>
 801216c:	4622      	mov	r2, r4
 801216e:	4621      	mov	r1, r4
 8012170:	4630      	mov	r0, r6
 8012172:	f7ff ff27 	bl	8011fc4 <__multiply>
 8012176:	6020      	str	r0, [r4, #0]
 8012178:	f8c0 8000 	str.w	r8, [r0]
 801217c:	4604      	mov	r4, r0
 801217e:	e7e4      	b.n	801214a <__pow5mult+0x5a>
 8012180:	4638      	mov	r0, r7
 8012182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012186:	bf00      	nop
 8012188:	08013200 	.word	0x08013200

0801218c <__lshift>:
 801218c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012190:	460c      	mov	r4, r1
 8012192:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012196:	6923      	ldr	r3, [r4, #16]
 8012198:	6849      	ldr	r1, [r1, #4]
 801219a:	eb0a 0903 	add.w	r9, sl, r3
 801219e:	68a3      	ldr	r3, [r4, #8]
 80121a0:	4607      	mov	r7, r0
 80121a2:	4616      	mov	r6, r2
 80121a4:	f109 0501 	add.w	r5, r9, #1
 80121a8:	42ab      	cmp	r3, r5
 80121aa:	db32      	blt.n	8012212 <__lshift+0x86>
 80121ac:	4638      	mov	r0, r7
 80121ae:	f7ff fdee 	bl	8011d8e <_Balloc>
 80121b2:	2300      	movs	r3, #0
 80121b4:	4680      	mov	r8, r0
 80121b6:	f100 0114 	add.w	r1, r0, #20
 80121ba:	461a      	mov	r2, r3
 80121bc:	4553      	cmp	r3, sl
 80121be:	db2b      	blt.n	8012218 <__lshift+0x8c>
 80121c0:	6920      	ldr	r0, [r4, #16]
 80121c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80121c6:	f104 0314 	add.w	r3, r4, #20
 80121ca:	f016 021f 	ands.w	r2, r6, #31
 80121ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80121d2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80121d6:	d025      	beq.n	8012224 <__lshift+0x98>
 80121d8:	f1c2 0e20 	rsb	lr, r2, #32
 80121dc:	2000      	movs	r0, #0
 80121de:	681e      	ldr	r6, [r3, #0]
 80121e0:	468a      	mov	sl, r1
 80121e2:	4096      	lsls	r6, r2
 80121e4:	4330      	orrs	r0, r6
 80121e6:	f84a 0b04 	str.w	r0, [sl], #4
 80121ea:	f853 0b04 	ldr.w	r0, [r3], #4
 80121ee:	459c      	cmp	ip, r3
 80121f0:	fa20 f00e 	lsr.w	r0, r0, lr
 80121f4:	d814      	bhi.n	8012220 <__lshift+0x94>
 80121f6:	6048      	str	r0, [r1, #4]
 80121f8:	b108      	cbz	r0, 80121fe <__lshift+0x72>
 80121fa:	f109 0502 	add.w	r5, r9, #2
 80121fe:	3d01      	subs	r5, #1
 8012200:	4638      	mov	r0, r7
 8012202:	f8c8 5010 	str.w	r5, [r8, #16]
 8012206:	4621      	mov	r1, r4
 8012208:	f7ff fdf5 	bl	8011df6 <_Bfree>
 801220c:	4640      	mov	r0, r8
 801220e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012212:	3101      	adds	r1, #1
 8012214:	005b      	lsls	r3, r3, #1
 8012216:	e7c7      	b.n	80121a8 <__lshift+0x1c>
 8012218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801221c:	3301      	adds	r3, #1
 801221e:	e7cd      	b.n	80121bc <__lshift+0x30>
 8012220:	4651      	mov	r1, sl
 8012222:	e7dc      	b.n	80121de <__lshift+0x52>
 8012224:	3904      	subs	r1, #4
 8012226:	f853 2b04 	ldr.w	r2, [r3], #4
 801222a:	f841 2f04 	str.w	r2, [r1, #4]!
 801222e:	459c      	cmp	ip, r3
 8012230:	d8f9      	bhi.n	8012226 <__lshift+0x9a>
 8012232:	e7e4      	b.n	80121fe <__lshift+0x72>

08012234 <__mcmp>:
 8012234:	6903      	ldr	r3, [r0, #16]
 8012236:	690a      	ldr	r2, [r1, #16]
 8012238:	1a9b      	subs	r3, r3, r2
 801223a:	b530      	push	{r4, r5, lr}
 801223c:	d10c      	bne.n	8012258 <__mcmp+0x24>
 801223e:	0092      	lsls	r2, r2, #2
 8012240:	3014      	adds	r0, #20
 8012242:	3114      	adds	r1, #20
 8012244:	1884      	adds	r4, r0, r2
 8012246:	4411      	add	r1, r2
 8012248:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801224c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012250:	4295      	cmp	r5, r2
 8012252:	d003      	beq.n	801225c <__mcmp+0x28>
 8012254:	d305      	bcc.n	8012262 <__mcmp+0x2e>
 8012256:	2301      	movs	r3, #1
 8012258:	4618      	mov	r0, r3
 801225a:	bd30      	pop	{r4, r5, pc}
 801225c:	42a0      	cmp	r0, r4
 801225e:	d3f3      	bcc.n	8012248 <__mcmp+0x14>
 8012260:	e7fa      	b.n	8012258 <__mcmp+0x24>
 8012262:	f04f 33ff 	mov.w	r3, #4294967295
 8012266:	e7f7      	b.n	8012258 <__mcmp+0x24>

08012268 <__mdiff>:
 8012268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801226c:	460d      	mov	r5, r1
 801226e:	4607      	mov	r7, r0
 8012270:	4611      	mov	r1, r2
 8012272:	4628      	mov	r0, r5
 8012274:	4614      	mov	r4, r2
 8012276:	f7ff ffdd 	bl	8012234 <__mcmp>
 801227a:	1e06      	subs	r6, r0, #0
 801227c:	d108      	bne.n	8012290 <__mdiff+0x28>
 801227e:	4631      	mov	r1, r6
 8012280:	4638      	mov	r0, r7
 8012282:	f7ff fd84 	bl	8011d8e <_Balloc>
 8012286:	2301      	movs	r3, #1
 8012288:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801228c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012290:	bfa4      	itt	ge
 8012292:	4623      	movge	r3, r4
 8012294:	462c      	movge	r4, r5
 8012296:	4638      	mov	r0, r7
 8012298:	6861      	ldr	r1, [r4, #4]
 801229a:	bfa6      	itte	ge
 801229c:	461d      	movge	r5, r3
 801229e:	2600      	movge	r6, #0
 80122a0:	2601      	movlt	r6, #1
 80122a2:	f7ff fd74 	bl	8011d8e <_Balloc>
 80122a6:	692b      	ldr	r3, [r5, #16]
 80122a8:	60c6      	str	r6, [r0, #12]
 80122aa:	6926      	ldr	r6, [r4, #16]
 80122ac:	f105 0914 	add.w	r9, r5, #20
 80122b0:	f104 0214 	add.w	r2, r4, #20
 80122b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80122b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80122bc:	f100 0514 	add.w	r5, r0, #20
 80122c0:	f04f 0e00 	mov.w	lr, #0
 80122c4:	f852 ab04 	ldr.w	sl, [r2], #4
 80122c8:	f859 4b04 	ldr.w	r4, [r9], #4
 80122cc:	fa1e f18a 	uxtah	r1, lr, sl
 80122d0:	b2a3      	uxth	r3, r4
 80122d2:	1ac9      	subs	r1, r1, r3
 80122d4:	0c23      	lsrs	r3, r4, #16
 80122d6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80122da:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80122de:	b289      	uxth	r1, r1
 80122e0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80122e4:	45c8      	cmp	r8, r9
 80122e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80122ea:	4694      	mov	ip, r2
 80122ec:	f845 3b04 	str.w	r3, [r5], #4
 80122f0:	d8e8      	bhi.n	80122c4 <__mdiff+0x5c>
 80122f2:	45bc      	cmp	ip, r7
 80122f4:	d304      	bcc.n	8012300 <__mdiff+0x98>
 80122f6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80122fa:	b183      	cbz	r3, 801231e <__mdiff+0xb6>
 80122fc:	6106      	str	r6, [r0, #16]
 80122fe:	e7c5      	b.n	801228c <__mdiff+0x24>
 8012300:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012304:	fa1e f381 	uxtah	r3, lr, r1
 8012308:	141a      	asrs	r2, r3, #16
 801230a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801230e:	b29b      	uxth	r3, r3
 8012310:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012314:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8012318:	f845 3b04 	str.w	r3, [r5], #4
 801231c:	e7e9      	b.n	80122f2 <__mdiff+0x8a>
 801231e:	3e01      	subs	r6, #1
 8012320:	e7e9      	b.n	80122f6 <__mdiff+0x8e>
	...

08012324 <__ulp>:
 8012324:	4b12      	ldr	r3, [pc, #72]	; (8012370 <__ulp+0x4c>)
 8012326:	ee10 2a90 	vmov	r2, s1
 801232a:	401a      	ands	r2, r3
 801232c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8012330:	2b00      	cmp	r3, #0
 8012332:	dd04      	ble.n	801233e <__ulp+0x1a>
 8012334:	2000      	movs	r0, #0
 8012336:	4619      	mov	r1, r3
 8012338:	ec41 0b10 	vmov	d0, r0, r1
 801233c:	4770      	bx	lr
 801233e:	425b      	negs	r3, r3
 8012340:	151b      	asrs	r3, r3, #20
 8012342:	2b13      	cmp	r3, #19
 8012344:	f04f 0000 	mov.w	r0, #0
 8012348:	f04f 0100 	mov.w	r1, #0
 801234c:	dc04      	bgt.n	8012358 <__ulp+0x34>
 801234e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8012352:	fa42 f103 	asr.w	r1, r2, r3
 8012356:	e7ef      	b.n	8012338 <__ulp+0x14>
 8012358:	3b14      	subs	r3, #20
 801235a:	2b1e      	cmp	r3, #30
 801235c:	f04f 0201 	mov.w	r2, #1
 8012360:	bfda      	itte	le
 8012362:	f1c3 031f 	rsble	r3, r3, #31
 8012366:	fa02 f303 	lslle.w	r3, r2, r3
 801236a:	4613      	movgt	r3, r2
 801236c:	4618      	mov	r0, r3
 801236e:	e7e3      	b.n	8012338 <__ulp+0x14>
 8012370:	7ff00000 	.word	0x7ff00000

08012374 <__b2d>:
 8012374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012376:	6905      	ldr	r5, [r0, #16]
 8012378:	f100 0714 	add.w	r7, r0, #20
 801237c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012380:	1f2e      	subs	r6, r5, #4
 8012382:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012386:	4620      	mov	r0, r4
 8012388:	f7ff fdc5 	bl	8011f16 <__hi0bits>
 801238c:	f1c0 0320 	rsb	r3, r0, #32
 8012390:	280a      	cmp	r0, #10
 8012392:	600b      	str	r3, [r1, #0]
 8012394:	f8df c074 	ldr.w	ip, [pc, #116]	; 801240c <__b2d+0x98>
 8012398:	dc14      	bgt.n	80123c4 <__b2d+0x50>
 801239a:	f1c0 0e0b 	rsb	lr, r0, #11
 801239e:	fa24 f10e 	lsr.w	r1, r4, lr
 80123a2:	42b7      	cmp	r7, r6
 80123a4:	ea41 030c 	orr.w	r3, r1, ip
 80123a8:	bf34      	ite	cc
 80123aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80123ae:	2100      	movcs	r1, #0
 80123b0:	3015      	adds	r0, #21
 80123b2:	fa04 f000 	lsl.w	r0, r4, r0
 80123b6:	fa21 f10e 	lsr.w	r1, r1, lr
 80123ba:	ea40 0201 	orr.w	r2, r0, r1
 80123be:	ec43 2b10 	vmov	d0, r2, r3
 80123c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123c4:	42b7      	cmp	r7, r6
 80123c6:	bf3a      	itte	cc
 80123c8:	f1a5 0608 	subcc.w	r6, r5, #8
 80123cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80123d0:	2100      	movcs	r1, #0
 80123d2:	380b      	subs	r0, #11
 80123d4:	d015      	beq.n	8012402 <__b2d+0x8e>
 80123d6:	4084      	lsls	r4, r0
 80123d8:	f1c0 0520 	rsb	r5, r0, #32
 80123dc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80123e0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80123e4:	42be      	cmp	r6, r7
 80123e6:	fa21 fc05 	lsr.w	ip, r1, r5
 80123ea:	ea44 030c 	orr.w	r3, r4, ip
 80123ee:	bf8c      	ite	hi
 80123f0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80123f4:	2400      	movls	r4, #0
 80123f6:	fa01 f000 	lsl.w	r0, r1, r0
 80123fa:	40ec      	lsrs	r4, r5
 80123fc:	ea40 0204 	orr.w	r2, r0, r4
 8012400:	e7dd      	b.n	80123be <__b2d+0x4a>
 8012402:	ea44 030c 	orr.w	r3, r4, ip
 8012406:	460a      	mov	r2, r1
 8012408:	e7d9      	b.n	80123be <__b2d+0x4a>
 801240a:	bf00      	nop
 801240c:	3ff00000 	.word	0x3ff00000

08012410 <__d2b>:
 8012410:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012414:	460e      	mov	r6, r1
 8012416:	2101      	movs	r1, #1
 8012418:	ec59 8b10 	vmov	r8, r9, d0
 801241c:	4615      	mov	r5, r2
 801241e:	f7ff fcb6 	bl	8011d8e <_Balloc>
 8012422:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8012426:	4607      	mov	r7, r0
 8012428:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801242c:	bb34      	cbnz	r4, 801247c <__d2b+0x6c>
 801242e:	9301      	str	r3, [sp, #4]
 8012430:	f1b8 0300 	subs.w	r3, r8, #0
 8012434:	d027      	beq.n	8012486 <__d2b+0x76>
 8012436:	a802      	add	r0, sp, #8
 8012438:	f840 3d08 	str.w	r3, [r0, #-8]!
 801243c:	f7ff fd8a 	bl	8011f54 <__lo0bits>
 8012440:	9900      	ldr	r1, [sp, #0]
 8012442:	b1f0      	cbz	r0, 8012482 <__d2b+0x72>
 8012444:	9a01      	ldr	r2, [sp, #4]
 8012446:	f1c0 0320 	rsb	r3, r0, #32
 801244a:	fa02 f303 	lsl.w	r3, r2, r3
 801244e:	430b      	orrs	r3, r1
 8012450:	40c2      	lsrs	r2, r0
 8012452:	617b      	str	r3, [r7, #20]
 8012454:	9201      	str	r2, [sp, #4]
 8012456:	9b01      	ldr	r3, [sp, #4]
 8012458:	61bb      	str	r3, [r7, #24]
 801245a:	2b00      	cmp	r3, #0
 801245c:	bf14      	ite	ne
 801245e:	2102      	movne	r1, #2
 8012460:	2101      	moveq	r1, #1
 8012462:	6139      	str	r1, [r7, #16]
 8012464:	b1c4      	cbz	r4, 8012498 <__d2b+0x88>
 8012466:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801246a:	4404      	add	r4, r0
 801246c:	6034      	str	r4, [r6, #0]
 801246e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012472:	6028      	str	r0, [r5, #0]
 8012474:	4638      	mov	r0, r7
 8012476:	b003      	add	sp, #12
 8012478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801247c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012480:	e7d5      	b.n	801242e <__d2b+0x1e>
 8012482:	6179      	str	r1, [r7, #20]
 8012484:	e7e7      	b.n	8012456 <__d2b+0x46>
 8012486:	a801      	add	r0, sp, #4
 8012488:	f7ff fd64 	bl	8011f54 <__lo0bits>
 801248c:	9b01      	ldr	r3, [sp, #4]
 801248e:	617b      	str	r3, [r7, #20]
 8012490:	2101      	movs	r1, #1
 8012492:	6139      	str	r1, [r7, #16]
 8012494:	3020      	adds	r0, #32
 8012496:	e7e5      	b.n	8012464 <__d2b+0x54>
 8012498:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801249c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80124a0:	6030      	str	r0, [r6, #0]
 80124a2:	6918      	ldr	r0, [r3, #16]
 80124a4:	f7ff fd37 	bl	8011f16 <__hi0bits>
 80124a8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80124ac:	e7e1      	b.n	8012472 <__d2b+0x62>

080124ae <__ratio>:
 80124ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124b2:	4688      	mov	r8, r1
 80124b4:	4669      	mov	r1, sp
 80124b6:	4681      	mov	r9, r0
 80124b8:	f7ff ff5c 	bl	8012374 <__b2d>
 80124bc:	a901      	add	r1, sp, #4
 80124be:	4640      	mov	r0, r8
 80124c0:	ec57 6b10 	vmov	r6, r7, d0
 80124c4:	ee10 4a10 	vmov	r4, s0
 80124c8:	f7ff ff54 	bl	8012374 <__b2d>
 80124cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80124d0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80124d4:	eba3 0c02 	sub.w	ip, r3, r2
 80124d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80124dc:	1a9b      	subs	r3, r3, r2
 80124de:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80124e2:	ec51 0b10 	vmov	r0, r1, d0
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	ee10 aa10 	vmov	sl, s0
 80124ec:	bfce      	itee	gt
 80124ee:	463a      	movgt	r2, r7
 80124f0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80124f4:	460a      	movle	r2, r1
 80124f6:	463d      	mov	r5, r7
 80124f8:	468b      	mov	fp, r1
 80124fa:	bfcc      	ite	gt
 80124fc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8012500:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012504:	ec45 4b17 	vmov	d7, r4, r5
 8012508:	ec4b ab16 	vmov	d6, sl, fp
 801250c:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8012510:	b003      	add	sp, #12
 8012512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012516 <__copybits>:
 8012516:	3901      	subs	r1, #1
 8012518:	b510      	push	{r4, lr}
 801251a:	1149      	asrs	r1, r1, #5
 801251c:	6914      	ldr	r4, [r2, #16]
 801251e:	3101      	adds	r1, #1
 8012520:	f102 0314 	add.w	r3, r2, #20
 8012524:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012528:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801252c:	42a3      	cmp	r3, r4
 801252e:	4602      	mov	r2, r0
 8012530:	d303      	bcc.n	801253a <__copybits+0x24>
 8012532:	2300      	movs	r3, #0
 8012534:	428a      	cmp	r2, r1
 8012536:	d305      	bcc.n	8012544 <__copybits+0x2e>
 8012538:	bd10      	pop	{r4, pc}
 801253a:	f853 2b04 	ldr.w	r2, [r3], #4
 801253e:	f840 2b04 	str.w	r2, [r0], #4
 8012542:	e7f3      	b.n	801252c <__copybits+0x16>
 8012544:	f842 3b04 	str.w	r3, [r2], #4
 8012548:	e7f4      	b.n	8012534 <__copybits+0x1e>

0801254a <__any_on>:
 801254a:	f100 0214 	add.w	r2, r0, #20
 801254e:	6900      	ldr	r0, [r0, #16]
 8012550:	114b      	asrs	r3, r1, #5
 8012552:	4298      	cmp	r0, r3
 8012554:	b510      	push	{r4, lr}
 8012556:	db11      	blt.n	801257c <__any_on+0x32>
 8012558:	dd0a      	ble.n	8012570 <__any_on+0x26>
 801255a:	f011 011f 	ands.w	r1, r1, #31
 801255e:	d007      	beq.n	8012570 <__any_on+0x26>
 8012560:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012564:	fa24 f001 	lsr.w	r0, r4, r1
 8012568:	fa00 f101 	lsl.w	r1, r0, r1
 801256c:	428c      	cmp	r4, r1
 801256e:	d10b      	bne.n	8012588 <__any_on+0x3e>
 8012570:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012574:	4293      	cmp	r3, r2
 8012576:	d803      	bhi.n	8012580 <__any_on+0x36>
 8012578:	2000      	movs	r0, #0
 801257a:	bd10      	pop	{r4, pc}
 801257c:	4603      	mov	r3, r0
 801257e:	e7f7      	b.n	8012570 <__any_on+0x26>
 8012580:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012584:	2900      	cmp	r1, #0
 8012586:	d0f5      	beq.n	8012574 <__any_on+0x2a>
 8012588:	2001      	movs	r0, #1
 801258a:	e7f6      	b.n	801257a <__any_on+0x30>

0801258c <_calloc_r>:
 801258c:	b538      	push	{r3, r4, r5, lr}
 801258e:	fb02 f401 	mul.w	r4, r2, r1
 8012592:	4621      	mov	r1, r4
 8012594:	f000 f856 	bl	8012644 <_malloc_r>
 8012598:	4605      	mov	r5, r0
 801259a:	b118      	cbz	r0, 80125a4 <_calloc_r+0x18>
 801259c:	4622      	mov	r2, r4
 801259e:	2100      	movs	r1, #0
 80125a0:	f7fc fdfc 	bl	800f19c <memset>
 80125a4:	4628      	mov	r0, r5
 80125a6:	bd38      	pop	{r3, r4, r5, pc}

080125a8 <_free_r>:
 80125a8:	b538      	push	{r3, r4, r5, lr}
 80125aa:	4605      	mov	r5, r0
 80125ac:	2900      	cmp	r1, #0
 80125ae:	d045      	beq.n	801263c <_free_r+0x94>
 80125b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80125b4:	1f0c      	subs	r4, r1, #4
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	bfb8      	it	lt
 80125ba:	18e4      	addlt	r4, r4, r3
 80125bc:	f000 fa36 	bl	8012a2c <__malloc_lock>
 80125c0:	4a1f      	ldr	r2, [pc, #124]	; (8012640 <_free_r+0x98>)
 80125c2:	6813      	ldr	r3, [r2, #0]
 80125c4:	4610      	mov	r0, r2
 80125c6:	b933      	cbnz	r3, 80125d6 <_free_r+0x2e>
 80125c8:	6063      	str	r3, [r4, #4]
 80125ca:	6014      	str	r4, [r2, #0]
 80125cc:	4628      	mov	r0, r5
 80125ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125d2:	f000 ba2c 	b.w	8012a2e <__malloc_unlock>
 80125d6:	42a3      	cmp	r3, r4
 80125d8:	d90c      	bls.n	80125f4 <_free_r+0x4c>
 80125da:	6821      	ldr	r1, [r4, #0]
 80125dc:	1862      	adds	r2, r4, r1
 80125de:	4293      	cmp	r3, r2
 80125e0:	bf04      	itt	eq
 80125e2:	681a      	ldreq	r2, [r3, #0]
 80125e4:	685b      	ldreq	r3, [r3, #4]
 80125e6:	6063      	str	r3, [r4, #4]
 80125e8:	bf04      	itt	eq
 80125ea:	1852      	addeq	r2, r2, r1
 80125ec:	6022      	streq	r2, [r4, #0]
 80125ee:	6004      	str	r4, [r0, #0]
 80125f0:	e7ec      	b.n	80125cc <_free_r+0x24>
 80125f2:	4613      	mov	r3, r2
 80125f4:	685a      	ldr	r2, [r3, #4]
 80125f6:	b10a      	cbz	r2, 80125fc <_free_r+0x54>
 80125f8:	42a2      	cmp	r2, r4
 80125fa:	d9fa      	bls.n	80125f2 <_free_r+0x4a>
 80125fc:	6819      	ldr	r1, [r3, #0]
 80125fe:	1858      	adds	r0, r3, r1
 8012600:	42a0      	cmp	r0, r4
 8012602:	d10b      	bne.n	801261c <_free_r+0x74>
 8012604:	6820      	ldr	r0, [r4, #0]
 8012606:	4401      	add	r1, r0
 8012608:	1858      	adds	r0, r3, r1
 801260a:	4282      	cmp	r2, r0
 801260c:	6019      	str	r1, [r3, #0]
 801260e:	d1dd      	bne.n	80125cc <_free_r+0x24>
 8012610:	6810      	ldr	r0, [r2, #0]
 8012612:	6852      	ldr	r2, [r2, #4]
 8012614:	605a      	str	r2, [r3, #4]
 8012616:	4401      	add	r1, r0
 8012618:	6019      	str	r1, [r3, #0]
 801261a:	e7d7      	b.n	80125cc <_free_r+0x24>
 801261c:	d902      	bls.n	8012624 <_free_r+0x7c>
 801261e:	230c      	movs	r3, #12
 8012620:	602b      	str	r3, [r5, #0]
 8012622:	e7d3      	b.n	80125cc <_free_r+0x24>
 8012624:	6820      	ldr	r0, [r4, #0]
 8012626:	1821      	adds	r1, r4, r0
 8012628:	428a      	cmp	r2, r1
 801262a:	bf04      	itt	eq
 801262c:	6811      	ldreq	r1, [r2, #0]
 801262e:	6852      	ldreq	r2, [r2, #4]
 8012630:	6062      	str	r2, [r4, #4]
 8012632:	bf04      	itt	eq
 8012634:	1809      	addeq	r1, r1, r0
 8012636:	6021      	streq	r1, [r4, #0]
 8012638:	605c      	str	r4, [r3, #4]
 801263a:	e7c7      	b.n	80125cc <_free_r+0x24>
 801263c:	bd38      	pop	{r3, r4, r5, pc}
 801263e:	bf00      	nop
 8012640:	20001164 	.word	0x20001164

08012644 <_malloc_r>:
 8012644:	b570      	push	{r4, r5, r6, lr}
 8012646:	1ccd      	adds	r5, r1, #3
 8012648:	f025 0503 	bic.w	r5, r5, #3
 801264c:	3508      	adds	r5, #8
 801264e:	2d0c      	cmp	r5, #12
 8012650:	bf38      	it	cc
 8012652:	250c      	movcc	r5, #12
 8012654:	2d00      	cmp	r5, #0
 8012656:	4606      	mov	r6, r0
 8012658:	db01      	blt.n	801265e <_malloc_r+0x1a>
 801265a:	42a9      	cmp	r1, r5
 801265c:	d903      	bls.n	8012666 <_malloc_r+0x22>
 801265e:	230c      	movs	r3, #12
 8012660:	6033      	str	r3, [r6, #0]
 8012662:	2000      	movs	r0, #0
 8012664:	bd70      	pop	{r4, r5, r6, pc}
 8012666:	f000 f9e1 	bl	8012a2c <__malloc_lock>
 801266a:	4a21      	ldr	r2, [pc, #132]	; (80126f0 <_malloc_r+0xac>)
 801266c:	6814      	ldr	r4, [r2, #0]
 801266e:	4621      	mov	r1, r4
 8012670:	b991      	cbnz	r1, 8012698 <_malloc_r+0x54>
 8012672:	4c20      	ldr	r4, [pc, #128]	; (80126f4 <_malloc_r+0xb0>)
 8012674:	6823      	ldr	r3, [r4, #0]
 8012676:	b91b      	cbnz	r3, 8012680 <_malloc_r+0x3c>
 8012678:	4630      	mov	r0, r6
 801267a:	f000 f98f 	bl	801299c <_sbrk_r>
 801267e:	6020      	str	r0, [r4, #0]
 8012680:	4629      	mov	r1, r5
 8012682:	4630      	mov	r0, r6
 8012684:	f000 f98a 	bl	801299c <_sbrk_r>
 8012688:	1c43      	adds	r3, r0, #1
 801268a:	d124      	bne.n	80126d6 <_malloc_r+0x92>
 801268c:	230c      	movs	r3, #12
 801268e:	6033      	str	r3, [r6, #0]
 8012690:	4630      	mov	r0, r6
 8012692:	f000 f9cc 	bl	8012a2e <__malloc_unlock>
 8012696:	e7e4      	b.n	8012662 <_malloc_r+0x1e>
 8012698:	680b      	ldr	r3, [r1, #0]
 801269a:	1b5b      	subs	r3, r3, r5
 801269c:	d418      	bmi.n	80126d0 <_malloc_r+0x8c>
 801269e:	2b0b      	cmp	r3, #11
 80126a0:	d90f      	bls.n	80126c2 <_malloc_r+0x7e>
 80126a2:	600b      	str	r3, [r1, #0]
 80126a4:	50cd      	str	r5, [r1, r3]
 80126a6:	18cc      	adds	r4, r1, r3
 80126a8:	4630      	mov	r0, r6
 80126aa:	f000 f9c0 	bl	8012a2e <__malloc_unlock>
 80126ae:	f104 000b 	add.w	r0, r4, #11
 80126b2:	1d23      	adds	r3, r4, #4
 80126b4:	f020 0007 	bic.w	r0, r0, #7
 80126b8:	1ac3      	subs	r3, r0, r3
 80126ba:	d0d3      	beq.n	8012664 <_malloc_r+0x20>
 80126bc:	425a      	negs	r2, r3
 80126be:	50e2      	str	r2, [r4, r3]
 80126c0:	e7d0      	b.n	8012664 <_malloc_r+0x20>
 80126c2:	428c      	cmp	r4, r1
 80126c4:	684b      	ldr	r3, [r1, #4]
 80126c6:	bf16      	itet	ne
 80126c8:	6063      	strne	r3, [r4, #4]
 80126ca:	6013      	streq	r3, [r2, #0]
 80126cc:	460c      	movne	r4, r1
 80126ce:	e7eb      	b.n	80126a8 <_malloc_r+0x64>
 80126d0:	460c      	mov	r4, r1
 80126d2:	6849      	ldr	r1, [r1, #4]
 80126d4:	e7cc      	b.n	8012670 <_malloc_r+0x2c>
 80126d6:	1cc4      	adds	r4, r0, #3
 80126d8:	f024 0403 	bic.w	r4, r4, #3
 80126dc:	42a0      	cmp	r0, r4
 80126de:	d005      	beq.n	80126ec <_malloc_r+0xa8>
 80126e0:	1a21      	subs	r1, r4, r0
 80126e2:	4630      	mov	r0, r6
 80126e4:	f000 f95a 	bl	801299c <_sbrk_r>
 80126e8:	3001      	adds	r0, #1
 80126ea:	d0cf      	beq.n	801268c <_malloc_r+0x48>
 80126ec:	6025      	str	r5, [r4, #0]
 80126ee:	e7db      	b.n	80126a8 <_malloc_r+0x64>
 80126f0:	20001164 	.word	0x20001164
 80126f4:	20001168 	.word	0x20001168

080126f8 <__ssputs_r>:
 80126f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80126fc:	688e      	ldr	r6, [r1, #8]
 80126fe:	429e      	cmp	r6, r3
 8012700:	4682      	mov	sl, r0
 8012702:	460c      	mov	r4, r1
 8012704:	4690      	mov	r8, r2
 8012706:	4699      	mov	r9, r3
 8012708:	d837      	bhi.n	801277a <__ssputs_r+0x82>
 801270a:	898a      	ldrh	r2, [r1, #12]
 801270c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012710:	d031      	beq.n	8012776 <__ssputs_r+0x7e>
 8012712:	6825      	ldr	r5, [r4, #0]
 8012714:	6909      	ldr	r1, [r1, #16]
 8012716:	1a6f      	subs	r7, r5, r1
 8012718:	6965      	ldr	r5, [r4, #20]
 801271a:	2302      	movs	r3, #2
 801271c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012720:	fb95 f5f3 	sdiv	r5, r5, r3
 8012724:	f109 0301 	add.w	r3, r9, #1
 8012728:	443b      	add	r3, r7
 801272a:	429d      	cmp	r5, r3
 801272c:	bf38      	it	cc
 801272e:	461d      	movcc	r5, r3
 8012730:	0553      	lsls	r3, r2, #21
 8012732:	d530      	bpl.n	8012796 <__ssputs_r+0x9e>
 8012734:	4629      	mov	r1, r5
 8012736:	f7ff ff85 	bl	8012644 <_malloc_r>
 801273a:	4606      	mov	r6, r0
 801273c:	b950      	cbnz	r0, 8012754 <__ssputs_r+0x5c>
 801273e:	230c      	movs	r3, #12
 8012740:	f8ca 3000 	str.w	r3, [sl]
 8012744:	89a3      	ldrh	r3, [r4, #12]
 8012746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801274a:	81a3      	strh	r3, [r4, #12]
 801274c:	f04f 30ff 	mov.w	r0, #4294967295
 8012750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012754:	463a      	mov	r2, r7
 8012756:	6921      	ldr	r1, [r4, #16]
 8012758:	f7ff fb0e 	bl	8011d78 <memcpy>
 801275c:	89a3      	ldrh	r3, [r4, #12]
 801275e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012762:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012766:	81a3      	strh	r3, [r4, #12]
 8012768:	6126      	str	r6, [r4, #16]
 801276a:	6165      	str	r5, [r4, #20]
 801276c:	443e      	add	r6, r7
 801276e:	1bed      	subs	r5, r5, r7
 8012770:	6026      	str	r6, [r4, #0]
 8012772:	60a5      	str	r5, [r4, #8]
 8012774:	464e      	mov	r6, r9
 8012776:	454e      	cmp	r6, r9
 8012778:	d900      	bls.n	801277c <__ssputs_r+0x84>
 801277a:	464e      	mov	r6, r9
 801277c:	4632      	mov	r2, r6
 801277e:	4641      	mov	r1, r8
 8012780:	6820      	ldr	r0, [r4, #0]
 8012782:	f000 f93a 	bl	80129fa <memmove>
 8012786:	68a3      	ldr	r3, [r4, #8]
 8012788:	1b9b      	subs	r3, r3, r6
 801278a:	60a3      	str	r3, [r4, #8]
 801278c:	6823      	ldr	r3, [r4, #0]
 801278e:	441e      	add	r6, r3
 8012790:	6026      	str	r6, [r4, #0]
 8012792:	2000      	movs	r0, #0
 8012794:	e7dc      	b.n	8012750 <__ssputs_r+0x58>
 8012796:	462a      	mov	r2, r5
 8012798:	f000 f94a 	bl	8012a30 <_realloc_r>
 801279c:	4606      	mov	r6, r0
 801279e:	2800      	cmp	r0, #0
 80127a0:	d1e2      	bne.n	8012768 <__ssputs_r+0x70>
 80127a2:	6921      	ldr	r1, [r4, #16]
 80127a4:	4650      	mov	r0, sl
 80127a6:	f7ff feff 	bl	80125a8 <_free_r>
 80127aa:	e7c8      	b.n	801273e <__ssputs_r+0x46>

080127ac <_svfiprintf_r>:
 80127ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127b0:	461d      	mov	r5, r3
 80127b2:	898b      	ldrh	r3, [r1, #12]
 80127b4:	061f      	lsls	r7, r3, #24
 80127b6:	b09d      	sub	sp, #116	; 0x74
 80127b8:	4680      	mov	r8, r0
 80127ba:	460c      	mov	r4, r1
 80127bc:	4616      	mov	r6, r2
 80127be:	d50f      	bpl.n	80127e0 <_svfiprintf_r+0x34>
 80127c0:	690b      	ldr	r3, [r1, #16]
 80127c2:	b96b      	cbnz	r3, 80127e0 <_svfiprintf_r+0x34>
 80127c4:	2140      	movs	r1, #64	; 0x40
 80127c6:	f7ff ff3d 	bl	8012644 <_malloc_r>
 80127ca:	6020      	str	r0, [r4, #0]
 80127cc:	6120      	str	r0, [r4, #16]
 80127ce:	b928      	cbnz	r0, 80127dc <_svfiprintf_r+0x30>
 80127d0:	230c      	movs	r3, #12
 80127d2:	f8c8 3000 	str.w	r3, [r8]
 80127d6:	f04f 30ff 	mov.w	r0, #4294967295
 80127da:	e0c8      	b.n	801296e <_svfiprintf_r+0x1c2>
 80127dc:	2340      	movs	r3, #64	; 0x40
 80127de:	6163      	str	r3, [r4, #20]
 80127e0:	2300      	movs	r3, #0
 80127e2:	9309      	str	r3, [sp, #36]	; 0x24
 80127e4:	2320      	movs	r3, #32
 80127e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80127ea:	2330      	movs	r3, #48	; 0x30
 80127ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80127f0:	9503      	str	r5, [sp, #12]
 80127f2:	f04f 0b01 	mov.w	fp, #1
 80127f6:	4637      	mov	r7, r6
 80127f8:	463d      	mov	r5, r7
 80127fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80127fe:	b10b      	cbz	r3, 8012804 <_svfiprintf_r+0x58>
 8012800:	2b25      	cmp	r3, #37	; 0x25
 8012802:	d13e      	bne.n	8012882 <_svfiprintf_r+0xd6>
 8012804:	ebb7 0a06 	subs.w	sl, r7, r6
 8012808:	d00b      	beq.n	8012822 <_svfiprintf_r+0x76>
 801280a:	4653      	mov	r3, sl
 801280c:	4632      	mov	r2, r6
 801280e:	4621      	mov	r1, r4
 8012810:	4640      	mov	r0, r8
 8012812:	f7ff ff71 	bl	80126f8 <__ssputs_r>
 8012816:	3001      	adds	r0, #1
 8012818:	f000 80a4 	beq.w	8012964 <_svfiprintf_r+0x1b8>
 801281c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801281e:	4453      	add	r3, sl
 8012820:	9309      	str	r3, [sp, #36]	; 0x24
 8012822:	783b      	ldrb	r3, [r7, #0]
 8012824:	2b00      	cmp	r3, #0
 8012826:	f000 809d 	beq.w	8012964 <_svfiprintf_r+0x1b8>
 801282a:	2300      	movs	r3, #0
 801282c:	f04f 32ff 	mov.w	r2, #4294967295
 8012830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012834:	9304      	str	r3, [sp, #16]
 8012836:	9307      	str	r3, [sp, #28]
 8012838:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801283c:	931a      	str	r3, [sp, #104]	; 0x68
 801283e:	462f      	mov	r7, r5
 8012840:	2205      	movs	r2, #5
 8012842:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012846:	4850      	ldr	r0, [pc, #320]	; (8012988 <_svfiprintf_r+0x1dc>)
 8012848:	f7ed fd02 	bl	8000250 <memchr>
 801284c:	9b04      	ldr	r3, [sp, #16]
 801284e:	b9d0      	cbnz	r0, 8012886 <_svfiprintf_r+0xda>
 8012850:	06d9      	lsls	r1, r3, #27
 8012852:	bf44      	itt	mi
 8012854:	2220      	movmi	r2, #32
 8012856:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801285a:	071a      	lsls	r2, r3, #28
 801285c:	bf44      	itt	mi
 801285e:	222b      	movmi	r2, #43	; 0x2b
 8012860:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012864:	782a      	ldrb	r2, [r5, #0]
 8012866:	2a2a      	cmp	r2, #42	; 0x2a
 8012868:	d015      	beq.n	8012896 <_svfiprintf_r+0xea>
 801286a:	9a07      	ldr	r2, [sp, #28]
 801286c:	462f      	mov	r7, r5
 801286e:	2000      	movs	r0, #0
 8012870:	250a      	movs	r5, #10
 8012872:	4639      	mov	r1, r7
 8012874:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012878:	3b30      	subs	r3, #48	; 0x30
 801287a:	2b09      	cmp	r3, #9
 801287c:	d94d      	bls.n	801291a <_svfiprintf_r+0x16e>
 801287e:	b1b8      	cbz	r0, 80128b0 <_svfiprintf_r+0x104>
 8012880:	e00f      	b.n	80128a2 <_svfiprintf_r+0xf6>
 8012882:	462f      	mov	r7, r5
 8012884:	e7b8      	b.n	80127f8 <_svfiprintf_r+0x4c>
 8012886:	4a40      	ldr	r2, [pc, #256]	; (8012988 <_svfiprintf_r+0x1dc>)
 8012888:	1a80      	subs	r0, r0, r2
 801288a:	fa0b f000 	lsl.w	r0, fp, r0
 801288e:	4318      	orrs	r0, r3
 8012890:	9004      	str	r0, [sp, #16]
 8012892:	463d      	mov	r5, r7
 8012894:	e7d3      	b.n	801283e <_svfiprintf_r+0x92>
 8012896:	9a03      	ldr	r2, [sp, #12]
 8012898:	1d11      	adds	r1, r2, #4
 801289a:	6812      	ldr	r2, [r2, #0]
 801289c:	9103      	str	r1, [sp, #12]
 801289e:	2a00      	cmp	r2, #0
 80128a0:	db01      	blt.n	80128a6 <_svfiprintf_r+0xfa>
 80128a2:	9207      	str	r2, [sp, #28]
 80128a4:	e004      	b.n	80128b0 <_svfiprintf_r+0x104>
 80128a6:	4252      	negs	r2, r2
 80128a8:	f043 0302 	orr.w	r3, r3, #2
 80128ac:	9207      	str	r2, [sp, #28]
 80128ae:	9304      	str	r3, [sp, #16]
 80128b0:	783b      	ldrb	r3, [r7, #0]
 80128b2:	2b2e      	cmp	r3, #46	; 0x2e
 80128b4:	d10c      	bne.n	80128d0 <_svfiprintf_r+0x124>
 80128b6:	787b      	ldrb	r3, [r7, #1]
 80128b8:	2b2a      	cmp	r3, #42	; 0x2a
 80128ba:	d133      	bne.n	8012924 <_svfiprintf_r+0x178>
 80128bc:	9b03      	ldr	r3, [sp, #12]
 80128be:	1d1a      	adds	r2, r3, #4
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	9203      	str	r2, [sp, #12]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	bfb8      	it	lt
 80128c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80128cc:	3702      	adds	r7, #2
 80128ce:	9305      	str	r3, [sp, #20]
 80128d0:	4d2e      	ldr	r5, [pc, #184]	; (801298c <_svfiprintf_r+0x1e0>)
 80128d2:	7839      	ldrb	r1, [r7, #0]
 80128d4:	2203      	movs	r2, #3
 80128d6:	4628      	mov	r0, r5
 80128d8:	f7ed fcba 	bl	8000250 <memchr>
 80128dc:	b138      	cbz	r0, 80128ee <_svfiprintf_r+0x142>
 80128de:	2340      	movs	r3, #64	; 0x40
 80128e0:	1b40      	subs	r0, r0, r5
 80128e2:	fa03 f000 	lsl.w	r0, r3, r0
 80128e6:	9b04      	ldr	r3, [sp, #16]
 80128e8:	4303      	orrs	r3, r0
 80128ea:	3701      	adds	r7, #1
 80128ec:	9304      	str	r3, [sp, #16]
 80128ee:	7839      	ldrb	r1, [r7, #0]
 80128f0:	4827      	ldr	r0, [pc, #156]	; (8012990 <_svfiprintf_r+0x1e4>)
 80128f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80128f6:	2206      	movs	r2, #6
 80128f8:	1c7e      	adds	r6, r7, #1
 80128fa:	f7ed fca9 	bl	8000250 <memchr>
 80128fe:	2800      	cmp	r0, #0
 8012900:	d038      	beq.n	8012974 <_svfiprintf_r+0x1c8>
 8012902:	4b24      	ldr	r3, [pc, #144]	; (8012994 <_svfiprintf_r+0x1e8>)
 8012904:	bb13      	cbnz	r3, 801294c <_svfiprintf_r+0x1a0>
 8012906:	9b03      	ldr	r3, [sp, #12]
 8012908:	3307      	adds	r3, #7
 801290a:	f023 0307 	bic.w	r3, r3, #7
 801290e:	3308      	adds	r3, #8
 8012910:	9303      	str	r3, [sp, #12]
 8012912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012914:	444b      	add	r3, r9
 8012916:	9309      	str	r3, [sp, #36]	; 0x24
 8012918:	e76d      	b.n	80127f6 <_svfiprintf_r+0x4a>
 801291a:	fb05 3202 	mla	r2, r5, r2, r3
 801291e:	2001      	movs	r0, #1
 8012920:	460f      	mov	r7, r1
 8012922:	e7a6      	b.n	8012872 <_svfiprintf_r+0xc6>
 8012924:	2300      	movs	r3, #0
 8012926:	3701      	adds	r7, #1
 8012928:	9305      	str	r3, [sp, #20]
 801292a:	4619      	mov	r1, r3
 801292c:	250a      	movs	r5, #10
 801292e:	4638      	mov	r0, r7
 8012930:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012934:	3a30      	subs	r2, #48	; 0x30
 8012936:	2a09      	cmp	r2, #9
 8012938:	d903      	bls.n	8012942 <_svfiprintf_r+0x196>
 801293a:	2b00      	cmp	r3, #0
 801293c:	d0c8      	beq.n	80128d0 <_svfiprintf_r+0x124>
 801293e:	9105      	str	r1, [sp, #20]
 8012940:	e7c6      	b.n	80128d0 <_svfiprintf_r+0x124>
 8012942:	fb05 2101 	mla	r1, r5, r1, r2
 8012946:	2301      	movs	r3, #1
 8012948:	4607      	mov	r7, r0
 801294a:	e7f0      	b.n	801292e <_svfiprintf_r+0x182>
 801294c:	ab03      	add	r3, sp, #12
 801294e:	9300      	str	r3, [sp, #0]
 8012950:	4622      	mov	r2, r4
 8012952:	4b11      	ldr	r3, [pc, #68]	; (8012998 <_svfiprintf_r+0x1ec>)
 8012954:	a904      	add	r1, sp, #16
 8012956:	4640      	mov	r0, r8
 8012958:	f7fc fcae 	bl	800f2b8 <_printf_float>
 801295c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012960:	4681      	mov	r9, r0
 8012962:	d1d6      	bne.n	8012912 <_svfiprintf_r+0x166>
 8012964:	89a3      	ldrh	r3, [r4, #12]
 8012966:	065b      	lsls	r3, r3, #25
 8012968:	f53f af35 	bmi.w	80127d6 <_svfiprintf_r+0x2a>
 801296c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801296e:	b01d      	add	sp, #116	; 0x74
 8012970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012974:	ab03      	add	r3, sp, #12
 8012976:	9300      	str	r3, [sp, #0]
 8012978:	4622      	mov	r2, r4
 801297a:	4b07      	ldr	r3, [pc, #28]	; (8012998 <_svfiprintf_r+0x1ec>)
 801297c:	a904      	add	r1, sp, #16
 801297e:	4640      	mov	r0, r8
 8012980:	f7fc ff3c 	bl	800f7fc <_printf_i>
 8012984:	e7ea      	b.n	801295c <_svfiprintf_r+0x1b0>
 8012986:	bf00      	nop
 8012988:	0801320c 	.word	0x0801320c
 801298c:	08013212 	.word	0x08013212
 8012990:	08013216 	.word	0x08013216
 8012994:	0800f2b9 	.word	0x0800f2b9
 8012998:	080126f9 	.word	0x080126f9

0801299c <_sbrk_r>:
 801299c:	b538      	push	{r3, r4, r5, lr}
 801299e:	4c06      	ldr	r4, [pc, #24]	; (80129b8 <_sbrk_r+0x1c>)
 80129a0:	2300      	movs	r3, #0
 80129a2:	4605      	mov	r5, r0
 80129a4:	4608      	mov	r0, r1
 80129a6:	6023      	str	r3, [r4, #0]
 80129a8:	f7f0 fe72 	bl	8003690 <_sbrk>
 80129ac:	1c43      	adds	r3, r0, #1
 80129ae:	d102      	bne.n	80129b6 <_sbrk_r+0x1a>
 80129b0:	6823      	ldr	r3, [r4, #0]
 80129b2:	b103      	cbz	r3, 80129b6 <_sbrk_r+0x1a>
 80129b4:	602b      	str	r3, [r5, #0]
 80129b6:	bd38      	pop	{r3, r4, r5, pc}
 80129b8:	20004714 	.word	0x20004714

080129bc <strncmp>:
 80129bc:	b510      	push	{r4, lr}
 80129be:	b16a      	cbz	r2, 80129dc <strncmp+0x20>
 80129c0:	3901      	subs	r1, #1
 80129c2:	1884      	adds	r4, r0, r2
 80129c4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80129c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80129cc:	4293      	cmp	r3, r2
 80129ce:	d103      	bne.n	80129d8 <strncmp+0x1c>
 80129d0:	42a0      	cmp	r0, r4
 80129d2:	d001      	beq.n	80129d8 <strncmp+0x1c>
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d1f5      	bne.n	80129c4 <strncmp+0x8>
 80129d8:	1a98      	subs	r0, r3, r2
 80129da:	bd10      	pop	{r4, pc}
 80129dc:	4610      	mov	r0, r2
 80129de:	e7fc      	b.n	80129da <strncmp+0x1e>

080129e0 <__ascii_wctomb>:
 80129e0:	b149      	cbz	r1, 80129f6 <__ascii_wctomb+0x16>
 80129e2:	2aff      	cmp	r2, #255	; 0xff
 80129e4:	bf85      	ittet	hi
 80129e6:	238a      	movhi	r3, #138	; 0x8a
 80129e8:	6003      	strhi	r3, [r0, #0]
 80129ea:	700a      	strbls	r2, [r1, #0]
 80129ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80129f0:	bf98      	it	ls
 80129f2:	2001      	movls	r0, #1
 80129f4:	4770      	bx	lr
 80129f6:	4608      	mov	r0, r1
 80129f8:	4770      	bx	lr

080129fa <memmove>:
 80129fa:	4288      	cmp	r0, r1
 80129fc:	b510      	push	{r4, lr}
 80129fe:	eb01 0302 	add.w	r3, r1, r2
 8012a02:	d807      	bhi.n	8012a14 <memmove+0x1a>
 8012a04:	1e42      	subs	r2, r0, #1
 8012a06:	4299      	cmp	r1, r3
 8012a08:	d00a      	beq.n	8012a20 <memmove+0x26>
 8012a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a0e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012a12:	e7f8      	b.n	8012a06 <memmove+0xc>
 8012a14:	4283      	cmp	r3, r0
 8012a16:	d9f5      	bls.n	8012a04 <memmove+0xa>
 8012a18:	1881      	adds	r1, r0, r2
 8012a1a:	1ad2      	subs	r2, r2, r3
 8012a1c:	42d3      	cmn	r3, r2
 8012a1e:	d100      	bne.n	8012a22 <memmove+0x28>
 8012a20:	bd10      	pop	{r4, pc}
 8012a22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012a26:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012a2a:	e7f7      	b.n	8012a1c <memmove+0x22>

08012a2c <__malloc_lock>:
 8012a2c:	4770      	bx	lr

08012a2e <__malloc_unlock>:
 8012a2e:	4770      	bx	lr

08012a30 <_realloc_r>:
 8012a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a32:	4607      	mov	r7, r0
 8012a34:	4614      	mov	r4, r2
 8012a36:	460e      	mov	r6, r1
 8012a38:	b921      	cbnz	r1, 8012a44 <_realloc_r+0x14>
 8012a3a:	4611      	mov	r1, r2
 8012a3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012a40:	f7ff be00 	b.w	8012644 <_malloc_r>
 8012a44:	b922      	cbnz	r2, 8012a50 <_realloc_r+0x20>
 8012a46:	f7ff fdaf 	bl	80125a8 <_free_r>
 8012a4a:	4625      	mov	r5, r4
 8012a4c:	4628      	mov	r0, r5
 8012a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a50:	f000 f814 	bl	8012a7c <_malloc_usable_size_r>
 8012a54:	42a0      	cmp	r0, r4
 8012a56:	d20f      	bcs.n	8012a78 <_realloc_r+0x48>
 8012a58:	4621      	mov	r1, r4
 8012a5a:	4638      	mov	r0, r7
 8012a5c:	f7ff fdf2 	bl	8012644 <_malloc_r>
 8012a60:	4605      	mov	r5, r0
 8012a62:	2800      	cmp	r0, #0
 8012a64:	d0f2      	beq.n	8012a4c <_realloc_r+0x1c>
 8012a66:	4631      	mov	r1, r6
 8012a68:	4622      	mov	r2, r4
 8012a6a:	f7ff f985 	bl	8011d78 <memcpy>
 8012a6e:	4631      	mov	r1, r6
 8012a70:	4638      	mov	r0, r7
 8012a72:	f7ff fd99 	bl	80125a8 <_free_r>
 8012a76:	e7e9      	b.n	8012a4c <_realloc_r+0x1c>
 8012a78:	4635      	mov	r5, r6
 8012a7a:	e7e7      	b.n	8012a4c <_realloc_r+0x1c>

08012a7c <_malloc_usable_size_r>:
 8012a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a80:	1f18      	subs	r0, r3, #4
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	bfbc      	itt	lt
 8012a86:	580b      	ldrlt	r3, [r1, r0]
 8012a88:	18c0      	addlt	r0, r0, r3
 8012a8a:	4770      	bx	lr

08012a8c <_init>:
 8012a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a8e:	bf00      	nop
 8012a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012a92:	bc08      	pop	{r3}
 8012a94:	469e      	mov	lr, r3
 8012a96:	4770      	bx	lr

08012a98 <_fini>:
 8012a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a9a:	bf00      	nop
 8012a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012a9e:	bc08      	pop	{r3}
 8012aa0:	469e      	mov	lr, r3
 8012aa2:	4770      	bx	lr
