//                              -*- Mode: Verilog -*-
// Filename        : PHASE_DLY.sv
// Description     : 
// Author          : 
// Created On      : Sat Nov 14 21:32:34 2020
// Last Modified By: 
// Last Modified On: 2020-11-14 21:37:32
// Update Count    : 0
// Status          : Unknown, Use with caution!
module PHASE_DLY (
   input wire WAVE40KHZ,
   input wire IRST,
   input wire ICLK
   ) ;
   
endmodule // PHASE_DLY
