Timing Analyzer report for PAL_Sync_Gen
Wed Apr 13 09:25:05 2005
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Hold: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                            ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 7.800 ns                         ; reset                                           ; sync_state:inst|count[0]                        ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 13.000 ns                        ; pwm_10bit:inst2|out                             ; not_sync                                        ; clk        ;          ; 0            ;
; Worst-case tpd               ; N/A       ; None                              ; 10.000 ns                        ; osc_in                                          ; osc_out                                         ;            ;          ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -2.000 ns                        ; reset                                           ; pwm_10bit:inst2|out                             ;            ; clk      ; 0            ;
; Clock Setup: 'clk'           ; 72.400 ns ; 10.00 MHz ( period = 100.000 ns ) ; 36.23 MHz ( period = 27.600 ns ) ; sync_state:inst|count[0]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; 5.000 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                                                 ;                                                 ;            ;          ; 0            ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+-------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                              ;
+-------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                ; Setting            ; From ; To  ; Entity Name ;
+-------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                           ; EPM7128SLC84-10    ;      ;     ;             ;
; Timing Models                                         ; Final              ;      ;     ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;     ;             ;
; Number of paths to report                             ; 200                ;      ;     ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                ; Off                ;      ;     ;             ;
; Report IO Paths Separately                            ; Off                ;      ;     ;             ;
; Clock Analysis Only                                   ; Off                ;      ;     ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                ; On                 ;      ;     ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;     ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;     ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;     ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;     ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;     ;             ;
; Clock Settings                                        ; system             ;      ; clk ;             ;
+-------------------------------------------------------+--------------------+------+-----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; clk             ; system             ; User Pin ; 10.0 MHz         ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[0]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[1]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[2]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[3]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[7]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[6]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[8]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[9]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[10]                       ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[5]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; sync_state:inst|count[4]                        ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 72.400 ns                               ; 36.23 MHz ( period = 27.600 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 23.600 ns               ;
; 73.200 ns                               ; 37.31 MHz ( period = 26.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.800 ns               ;
; 73.200 ns                               ; 37.31 MHz ( period = 26.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.800 ns               ;
; 74.000 ns                               ; 38.46 MHz ( period = 26.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.000 ns               ;
; 74.000 ns                               ; 38.46 MHz ( period = 26.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.000 ns               ;
; 74.000 ns                               ; 38.46 MHz ( period = 26.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.000 ns               ;
; 74.000 ns                               ; 38.46 MHz ( period = 26.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 22.000 ns               ;
; 82.000 ns                               ; 55.56 MHz ( period = 18.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 14.000 ns               ;
; 82.000 ns                               ; 55.56 MHz ( period = 18.000 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|out                             ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 14.000 ns               ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[1]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[2]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[3]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[8]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; sync_state:inst|count[4]                        ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 88.400 ns                               ; 86.21 MHz ( period = 11.600 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 7.600 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[1]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[2]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[3]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[8]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[1]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[2]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[3]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[1]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[2]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[3]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[8]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[4]                        ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[10]                       ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[1]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[2]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[3]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[7]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[8]                        ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[3]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[8]                        ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[2]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[7]                        ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[6]                        ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[9]                        ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[5]                        ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[1]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[0]                        ; sync_state:inst|count[0]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; sync_state:inst|count[10]                       ; sync_state:inst|count[0]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 89.200 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[0]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.800 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[4]                        ; sync_state:inst|count[4]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[8]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[9]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[4]                        ; sync_state:inst|count[5]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[0]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[1]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[2]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[3]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[7]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[6]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[8]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[9]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[10]                       ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[5]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[4]                        ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[9]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[0]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[1]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[2]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[3]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[7]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[6]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[8]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[10]                       ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[5]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[4]                        ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; pwm_10bit:inst2|endlinereg                      ; sync_state:inst|count[8]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[8]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; 90.000 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; sync_state:inst|count[9]                        ; sync_state:inst|count[6]                        ; clk        ; clk      ; 100.000 ns                  ; 96.000 ns                 ; 6.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]     ; pwm_10bit:inst2|endlinereg                      ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[4]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[5]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[10]                       ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[9]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[8]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[6]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[0]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[1]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[2]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[3]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; sync_state:inst|count[4]                            ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.000 ns                                ; pwm_10bit:inst2|endlinereg                          ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.000 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[3]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[2]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[7]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[6]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[5]                            ; sync_state:inst|count[1]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 5.800 ns                                ; sync_state:inst|count[10]                           ; sync_state:inst|count[0]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 6.800 ns                 ;
; 6.600 ns                                ; sync_state:inst|count[8]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 7.600 ns                 ;
; 6.600 ns                                ; sync_state:inst|count[9]                            ; sync_state:inst|count[7]                        ; clk        ; clk      ; 0.000 ns                   ; 1.000 ns                   ; 7.600 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                              ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; N/A   ; None         ; 7.800 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[4]                        ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[5]                        ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[10]                       ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[6]                        ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[3]                        ; clk      ;
; N/A   ; None         ; 7.800 ns   ; reset ; sync_state:inst|count[0]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|endlinereg                      ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; sync_state:inst|count[9]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; sync_state:inst|count[8]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; sync_state:inst|count[7]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; sync_state:inst|count[2]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; sync_state:inst|count[1]                        ; clk      ;
; N/A   ; None         ; 7.000 ns   ; reset ; pwm_10bit:inst2|out                             ; clk      ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+---------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To       ; From Clock ;
+-------+--------------+------------+---------------------+----------+------------+
; N/A   ; None         ; 13.000 ns  ; pwm_10bit:inst2|out ; not_sync ; clk        ;
; N/A   ; None         ; 5.000 ns   ; pwm_10bit:inst2|out ; sync     ; clk        ;
+-------+--------------+------------+---------------------+----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 10.000 ns       ; osc_in ; osc_out ;
+-------+-------------------+-----------------+--------+---------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                              ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[8] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[4] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[3] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[2] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[1] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[7] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6] ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|endlinereg                      ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[4]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[5]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[10]                       ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[9]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[8]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[6]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[7]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[3]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[2]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[1]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; sync_state:inst|count[0]                        ; clk      ;
; N/A           ; None        ; -2.000 ns ; reset ; pwm_10bit:inst2|out                             ; clk      ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 13 09:25:04 2005
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off PAL_SyncGen -c PAL_Sync_Gen
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Slack time is 72.4 ns for clock "clk" between source register "sync_state:inst|count[0]" and destination register "pwm_10bit:inst2|out"
    Info: Fmax is 36.23 MHz (period= 27.6 ns)
    Info: + Largest register to register requirement is 96.000 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 100.000 ns
                Info: Clock period of Destination clock "clk" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0 degrees of the base clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0 degrees of the base clock
            Info: Clock setup uncertainty between source and destination is 0.000 ns
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 2; REG Node = 'pwm_10bit:inst2|out'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
            Info: - Longest clock path from clock "clk" to source register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC19; Fanout = 75; REG Node = 'sync_state:inst|count[0]'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 2.000 ns
        Info: - Micro setup delay of destination is 2.000 ns
    Info: - Longest register to register delay is 23.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC19; Fanout = 75; REG Node = 'sync_state:inst|count[0]'
        Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = LC36; Fanout = 1; COMB Node = 'pwm_10bit:inst2|LessThan~866'
        Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 6.800 ns; Loc. = LC37; Fanout = 1; COMB Node = 'pwm_10bit:inst2|LessThan~868'
        Info: 4: + IC(0.000 ns) + CELL(2.800 ns) = 9.600 ns; Loc. = LC38; Fanout = 1; COMB Node = 'pwm_10bit:inst2|LessThan~801'
        Info: 5: + IC(1.000 ns) + CELL(7.000 ns) = 17.600 ns; Loc. = LC32; Fanout = 4; COMB Node = 'pwm_10bit:inst2|LessThan~772bal'
        Info: 6: + IC(1.000 ns) + CELL(5.000 ns) = 23.600 ns; Loc. = LC17; Fanout = 2; REG Node = 'pwm_10bit:inst2|out'
        Info: Total cell delay = 20.600 ns ( 87.29 % )
        Info: Total interconnect delay = 3.000 ns ( 12.71 % )
Info: Minimum slack time is 5.0 ns for clock "clk" between source register "pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]" and destination register "pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]"
    Info: + Shortest register to register delay is 6.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC9; Fanout = 20; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]'
        Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = LC16; Fanout = 30; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]'
        Info: Total cell delay = 5.000 ns ( 83.33 % )
        Info: Total interconnect delay = 1.000 ns ( 16.67 % )
    Info: - Smallest register to register requirement is 1.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0 degrees of the base clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0 degrees of the base clock
            Info: Clock hold uncertainty between source and destination is 0.000 ns
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 30; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
            Info: - Shortest clock path from clock "clk" to source register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC9; Fanout = 20; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[6]'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 2.000 ns
        Info: + Micro hold delay of destination is 3.000 ns
Info: tsu for register "pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]" (data pin = "reset", clock pin = "clk") is 7.800 ns
    Info: + Longest pin to register delay is 7.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_24; Fanout = 84; PIN Node = 'reset'
        Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC3; Fanout = 1; COMB Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]~470'
        Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 7.300 ns; Loc. = LC4; Fanout = 21; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]'
        Info: Total cell delay = 6.300 ns ( 86.30 % )
        Info: Total interconnect delay = 1.000 ns ( 13.70 % )
    Info: + Micro setup delay of destination is 2.000 ns
    Info: - Shortest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4; Fanout = 21; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[5]'
        Info: Total cell delay = 1.500 ns ( 100.00 % )
Info: tco from clock "clk" to destination pin "not_sync" through register "pwm_10bit:inst2|out" is 13.000 ns
    Info: + Longest clock path from clock "clk" to source register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC17; Fanout = 2; REG Node = 'pwm_10bit:inst2|out'
        Info: Total cell delay = 1.500 ns ( 100.00 % )
    Info: + Micro clock to output delay of source is 2.000 ns
    Info: + Longest register to pin delay is 9.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 2; REG Node = 'pwm_10bit:inst2|out'
        Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.000 ns; Loc. = LC21; Fanout = 1; COMB Node = 'pwm_10bit:inst2|out~3'
        Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 9.500 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'not_sync'
        Info: Total cell delay = 8.500 ns ( 89.47 % )
        Info: Total interconnect delay = 1.000 ns ( 10.53 % )
Info: Longest tpd from source pin "osc_in" to destination pin "osc_out" is 10.000 ns
    Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'osc_in'
    Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC128; Fanout = 1; COMB Node = 'osc_in~2'
    Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 10.000 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'osc_out'
    Info: Total cell delay = 9.000 ns ( 90.00 % )
    Info: Total interconnect delay = 1.000 ns ( 10.00 % )
Info: th for register "pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]" (data pin = "reset", clock pin = "clk") is -2.000 ns
    Info: + Longest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC16; Fanout = 30; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]'
        Info: Total cell delay = 1.500 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 3.000 ns
    Info: - Shortest pin to register delay is 6.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_24; Fanout = 84; PIN Node = 'reset'
        Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC16; Fanout = 30; REG Node = 'pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[0]'
        Info: Total cell delay = 5.500 ns ( 84.62 % )
        Info: Total interconnect delay = 1.000 ns ( 15.38 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Apr 13 09:25:05 2005
    Info: Elapsed time: 00:00:01


