
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_512:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800000; valaddr_reg:x3; val_offset:1536*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1536*0 + 3*4*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800001; valaddr_reg:x3; val_offset:1539*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1539*0 + 3*4*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800003; valaddr_reg:x3; val_offset:1542*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1542*0 + 3*4*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800007; valaddr_reg:x3; val_offset:1545*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1545*0 + 3*4*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880000f; valaddr_reg:x3; val_offset:1548*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1548*0 + 3*4*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880001f; valaddr_reg:x3; val_offset:1551*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1551*0 + 3*4*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880003f; valaddr_reg:x3; val_offset:1554*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1554*0 + 3*4*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880007f; valaddr_reg:x3; val_offset:1557*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1557*0 + 3*4*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88000ff; valaddr_reg:x3; val_offset:1560*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1560*0 + 3*4*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88001ff; valaddr_reg:x3; val_offset:1563*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1563*0 + 3*4*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88003ff; valaddr_reg:x3; val_offset:1566*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1566*0 + 3*4*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88007ff; valaddr_reg:x3; val_offset:1569*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1569*0 + 3*4*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800fff; valaddr_reg:x3; val_offset:1572*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1572*0 + 3*4*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8801fff; valaddr_reg:x3; val_offset:1575*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1575*0 + 3*4*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8803fff; valaddr_reg:x3; val_offset:1578*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1578*0 + 3*4*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8807fff; valaddr_reg:x3; val_offset:1581*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1581*0 + 3*4*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880ffff; valaddr_reg:x3; val_offset:1584*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1584*0 + 3*4*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc881ffff; valaddr_reg:x3; val_offset:1587*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1587*0 + 3*4*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc883ffff; valaddr_reg:x3; val_offset:1590*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1590*0 + 3*4*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc887ffff; valaddr_reg:x3; val_offset:1593*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1593*0 + 3*4*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88fffff; valaddr_reg:x3; val_offset:1596*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1596*0 + 3*4*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc89fffff; valaddr_reg:x3; val_offset:1599*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1599*0 + 3*4*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8bfffff; valaddr_reg:x3; val_offset:1602*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1602*0 + 3*4*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8c00000; valaddr_reg:x3; val_offset:1605*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1605*0 + 3*4*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8e00000; valaddr_reg:x3; val_offset:1608*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1608*0 + 3*4*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8f00000; valaddr_reg:x3; val_offset:1611*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1611*0 + 3*4*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8f80000; valaddr_reg:x3; val_offset:1614*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1614*0 + 3*4*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fc0000; valaddr_reg:x3; val_offset:1617*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1617*0 + 3*4*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fe0000; valaddr_reg:x3; val_offset:1620*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1620*0 + 3*4*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ff0000; valaddr_reg:x3; val_offset:1623*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1623*0 + 3*4*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ff8000; valaddr_reg:x3; val_offset:1626*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1626*0 + 3*4*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffc000; valaddr_reg:x3; val_offset:1629*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1629*0 + 3*4*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffe000; valaddr_reg:x3; val_offset:1632*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1632*0 + 3*4*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fff000; valaddr_reg:x3; val_offset:1635*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1635*0 + 3*4*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fff800; valaddr_reg:x3; val_offset:1638*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1638*0 + 3*4*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffc00; valaddr_reg:x3; val_offset:1641*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1641*0 + 3*4*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffe00; valaddr_reg:x3; val_offset:1644*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1644*0 + 3*4*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffff00; valaddr_reg:x3; val_offset:1647*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1647*0 + 3*4*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffff80; valaddr_reg:x3; val_offset:1650*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1650*0 + 3*4*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffc0; valaddr_reg:x3; val_offset:1653*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1653*0 + 3*4*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffe0; valaddr_reg:x3; val_offset:1656*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1656*0 + 3*4*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffff0; valaddr_reg:x3; val_offset:1659*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1659*0 + 3*4*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffff8; valaddr_reg:x3; val_offset:1662*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1662*0 + 3*4*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffffc; valaddr_reg:x3; val_offset:1665*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1665*0 + 3*4*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffffe; valaddr_reg:x3; val_offset:1668*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1668*0 + 3*4*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffff; valaddr_reg:x3; val_offset:1671*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1671*0 + 3*4*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000000; valaddr_reg:x3; val_offset:1674*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1674*0 + 3*4*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000001; valaddr_reg:x3; val_offset:1677*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1677*0 + 3*4*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000003; valaddr_reg:x3; val_offset:1680*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1680*0 + 3*4*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000007; valaddr_reg:x3; val_offset:1683*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1683*0 + 3*4*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00000f; valaddr_reg:x3; val_offset:1686*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1686*0 + 3*4*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00001f; valaddr_reg:x3; val_offset:1689*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1689*0 + 3*4*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00003f; valaddr_reg:x3; val_offset:1692*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1692*0 + 3*4*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00007f; valaddr_reg:x3; val_offset:1695*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1695*0 + 3*4*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0000ff; valaddr_reg:x3; val_offset:1698*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1698*0 + 3*4*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0001ff; valaddr_reg:x3; val_offset:1701*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1701*0 + 3*4*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0003ff; valaddr_reg:x3; val_offset:1704*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1704*0 + 3*4*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0007ff; valaddr_reg:x3; val_offset:1707*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1707*0 + 3*4*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000fff; valaddr_reg:x3; val_offset:1710*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1710*0 + 3*4*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab001fff; valaddr_reg:x3; val_offset:1713*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1713*0 + 3*4*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab003fff; valaddr_reg:x3; val_offset:1716*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1716*0 + 3*4*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab007fff; valaddr_reg:x3; val_offset:1719*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1719*0 + 3*4*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00ffff; valaddr_reg:x3; val_offset:1722*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1722*0 + 3*4*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab01ffff; valaddr_reg:x3; val_offset:1725*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1725*0 + 3*4*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab03ffff; valaddr_reg:x3; val_offset:1728*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1728*0 + 3*4*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab07ffff; valaddr_reg:x3; val_offset:1731*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1731*0 + 3*4*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0fffff; valaddr_reg:x3; val_offset:1734*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1734*0 + 3*4*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab1fffff; valaddr_reg:x3; val_offset:1737*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1737*0 + 3*4*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab3fffff; valaddr_reg:x3; val_offset:1740*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1740*0 + 3*4*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab400000; valaddr_reg:x3; val_offset:1743*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1743*0 + 3*4*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab600000; valaddr_reg:x3; val_offset:1746*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1746*0 + 3*4*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab700000; valaddr_reg:x3; val_offset:1749*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1749*0 + 3*4*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab780000; valaddr_reg:x3; val_offset:1752*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1752*0 + 3*4*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7c0000; valaddr_reg:x3; val_offset:1755*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1755*0 + 3*4*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7e0000; valaddr_reg:x3; val_offset:1758*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1758*0 + 3*4*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f0000; valaddr_reg:x3; val_offset:1761*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1761*0 + 3*4*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f8000; valaddr_reg:x3; val_offset:1764*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1764*0 + 3*4*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fc000; valaddr_reg:x3; val_offset:1767*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1767*0 + 3*4*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fe000; valaddr_reg:x3; val_offset:1770*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1770*0 + 3*4*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff000; valaddr_reg:x3; val_offset:1773*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1773*0 + 3*4*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff800; valaddr_reg:x3; val_offset:1776*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1776*0 + 3*4*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffc00; valaddr_reg:x3; val_offset:1779*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1779*0 + 3*4*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffe00; valaddr_reg:x3; val_offset:1782*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1782*0 + 3*4*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff00; valaddr_reg:x3; val_offset:1785*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1785*0 + 3*4*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff80; valaddr_reg:x3; val_offset:1788*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1788*0 + 3*4*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffc0; valaddr_reg:x3; val_offset:1791*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1791*0 + 3*4*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffe0; valaddr_reg:x3; val_offset:1794*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1794*0 + 3*4*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff0; valaddr_reg:x3; val_offset:1797*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1797*0 + 3*4*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff8; valaddr_reg:x3; val_offset:1800*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1800*0 + 3*4*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffc; valaddr_reg:x3; val_offset:1803*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1803*0 + 3*4*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffe; valaddr_reg:x3; val_offset:1806*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1806*0 + 3*4*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffff; valaddr_reg:x3; val_offset:1809*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1809*0 + 3*4*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800001; valaddr_reg:x3; val_offset:1812*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1812*0 + 3*4*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800003; valaddr_reg:x3; val_offset:1815*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1815*0 + 3*4*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800007; valaddr_reg:x3; val_offset:1818*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1818*0 + 3*4*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf999999; valaddr_reg:x3; val_offset:1821*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1821*0 + 3*4*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:1824*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1824*0 + 3*4*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:1827*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1827*0 + 3*4*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:1830*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1830*0 + 3*4*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:1833*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1833*0 + 3*4*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:1836*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1836*0 + 3*4*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:1839*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1839*0 + 3*4*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:1842*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1842*0 + 3*4*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:1845*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1845*0 + 3*4*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:1848*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1848*0 + 3*4*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:1851*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1851*0 + 3*4*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:1854*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1854*0 + 3*4*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:1857*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1857*0 + 3*4*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:1860*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1860*0 + 3*4*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:1863*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1863*0 + 3*4*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:1866*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1866*0 + 3*4*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:1869*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1869*0 + 3*4*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:1872*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1872*0 + 3*4*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:1875*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1875*0 + 3*4*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:1878*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1878*0 + 3*4*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:1881*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1881*0 + 3*4*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:1884*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1884*0 + 3*4*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:1887*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1887*0 + 3*4*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:1890*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1890*0 + 3*4*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:1893*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1893*0 + 3*4*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:1896*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1896*0 + 3*4*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:1899*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1899*0 + 3*4*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:1902*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1902*0 + 3*4*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:1905*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1905*0 + 3*4*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800000; valaddr_reg:x3; val_offset:1908*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1908*0 + 3*4*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800001; valaddr_reg:x3; val_offset:1911*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1911*0 + 3*4*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800003; valaddr_reg:x3; val_offset:1914*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1914*0 + 3*4*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800007; valaddr_reg:x3; val_offset:1917*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1917*0 + 3*4*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831808,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831809,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831811,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831815,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831823,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831839,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831871,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831935,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832063,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832319,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832831,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363833855,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363835903,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363839999,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363848191,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363864575,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363897343,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363962879,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364093951,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364356095,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364880383,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3365928959,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3368026111,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3368026112,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3370123264,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371171840,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371696128,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371958272,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372089344,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372154880,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372187648,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372204032,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372212224,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372216320,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372218368,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372219392,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372219904,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220160,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220288,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220352,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220384,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220400,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220408,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220412,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220414,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220415,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903936,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903937,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903939,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903943,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903951,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903967,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903999,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904063,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904191,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904447,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904959,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868905983,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868908031,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868912127,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868920319,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868936703,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868969471,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869035007,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869166079,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869428223,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869952511,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2871001087,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098239,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098240,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2875195392,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876243968,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876768256,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877030400,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877161472,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877227008,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877259776,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877276160,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877284352,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877288448,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877290496,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877291520,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292032,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292288,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292416,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292480,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292512,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292528,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292536,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292540,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292542,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292543,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312768,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312769,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312771,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312775,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
