// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Matrix_Vector_Activate_Batch_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        wa_in_2_dout,
        wa_in_2_num_data_valid,
        wa_in_2_fifo_cap,
        wa_in_2_empty_n,
        wa_in_2_read,
        wa_out_m_buffer_2_din,
        wa_out_m_buffer_2_num_data_valid,
        wa_out_m_buffer_2_fifo_cap,
        wa_out_m_buffer_2_full_n,
        wa_out_m_buffer_2_write,
        numReps_dout,
        numReps_num_data_valid,
        numReps_fifo_cap,
        numReps_empty_n,
        numReps_read,
        numReps_c141_din,
        numReps_c141_num_data_valid,
        numReps_c141_fifo_cap,
        numReps_c141_full_n,
        numReps_c141_write,
        weights6_address0,
        weights6_ce0,
        weights6_q0,
        threshs6_address0,
        threshs6_ce0,
        threshs6_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [3:0] wa_in_2_dout;
input  [2:0] wa_in_2_num_data_valid;
input  [2:0] wa_in_2_fifo_cap;
input   wa_in_2_empty_n;
output   wa_in_2_read;
output  [0:0] wa_out_m_buffer_2_din;
input  [2:0] wa_out_m_buffer_2_num_data_valid;
input  [2:0] wa_out_m_buffer_2_fifo_cap;
input   wa_out_m_buffer_2_full_n;
output   wa_out_m_buffer_2_write;
input  [31:0] numReps_dout;
input  [2:0] numReps_num_data_valid;
input  [2:0] numReps_fifo_cap;
input   numReps_empty_n;
output   numReps_read;
output  [31:0] numReps_c141_din;
input  [2:0] numReps_c141_num_data_valid;
input  [2:0] numReps_c141_fifo_cap;
input   numReps_c141_full_n;
output   numReps_c141_write;
output  [14:0] weights6_address0;
output   weights6_ce0;
input  [3:0] weights6_q0;
output  [8:0] threshs6_address0;
output   threshs6_ce0;
input  [15:0] threshs6_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wa_in_2_read;
reg wa_out_m_buffer_2_write;
reg numReps_read;
reg numReps_c141_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    numReps_blk_n;
reg    numReps_c141_blk_n;
reg   [31:0] numReps_read_reg_75;
reg    ap_block_state1;
wire   [31:0] empty_fu_69_p2;
reg   [31:0] empty_reg_80;
wire    ap_CS_fsm_state2;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_idle;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_ready;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_in_2_read;
wire   [0:0] grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_din;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_write;
wire   [14:0] grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_address0;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_ce0;
wire   [8:0] grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_address0;
wire    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_ce0;
reg    grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg = 1'b0;
end

BlackBoxJam_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start),
    .ap_done(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done),
    .ap_idle(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_idle),
    .ap_ready(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_ready),
    .wa_in_2_dout(wa_in_2_dout),
    .wa_in_2_num_data_valid(3'd0),
    .wa_in_2_fifo_cap(3'd0),
    .wa_in_2_empty_n(wa_in_2_empty_n),
    .wa_in_2_read(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_in_2_read),
    .wa_out_m_buffer_2_din(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_din),
    .wa_out_m_buffer_2_num_data_valid(3'd0),
    .wa_out_m_buffer_2_fifo_cap(3'd0),
    .wa_out_m_buffer_2_full_n(wa_out_m_buffer_2_full_n),
    .wa_out_m_buffer_2_write(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_write),
    .empty(empty_reg_80),
    .weights6_address0(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_address0),
    .weights6_ce0(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_ce0),
    .weights6_q0(weights6_q0),
    .threshs6_address0(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_address0),
    .threshs6_ce0(grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_ce0),
    .threshs6_q0(threshs6_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_ready == 1'b1)) begin
            grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_80[31 : 15] <= empty_fu_69_p2[31 : 15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read_reg_75 <= numReps_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c141_blk_n = numReps_c141_full_n;
    end else begin
        numReps_c141_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c141_write = 1'b1;
    end else begin
        numReps_c141_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wa_in_2_read = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_in_2_read;
    end else begin
        wa_in_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wa_out_m_buffer_2_write = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_write;
    end else begin
        wa_out_m_buffer_2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (numReps_c141_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign empty_fu_69_p2 = numReps_read_reg_75 << 32'd15;

assign grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg;

assign numReps_c141_din = numReps_dout;

assign threshs6_address0 = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_address0;

assign threshs6_ce0 = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_threshs6_ce0;

assign wa_out_m_buffer_2_din = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_wa_out_m_buffer_2_din;

assign weights6_address0 = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_address0;

assign weights6_ce0 = grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_weights6_ce0;

always @ (posedge ap_clk) begin
    empty_reg_80[14:0] <= 15'b000000000000000;
end

endmodule //BlackBoxJam_Matrix_Vector_Activate_Batch_5
