#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cb17542620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001cb17632460_0 .net "PC", 31 0, v000001cb176293d0_0;  1 drivers
v000001cb17632960_0 .var "clk", 0 0;
v000001cb17632a00_0 .net "clkout", 0 0, L_000001cb17633810;  1 drivers
v000001cb17631240_0 .net "cycles_consumed", 31 0, v000001cb17630de0_0;  1 drivers
v000001cb17632aa0_0 .var "rst", 0 0;
S_000001cb174e4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001cb17542620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cb1755f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb1755f718 .param/l "add" 0 4 5, C4<100000>;
P_000001cb1755f750 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb1755f788 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb1755f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb1755f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb1755f830 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb1755f868 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb1755f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb1755f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000001cb1755f910 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb1755f948 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb1755f980 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb1755f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb1755f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb1755fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb1755fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb1755fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb1755fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb1755fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb1755fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb1755fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb1755fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb1755fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb1755fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb1755fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000001cb17632e70 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17633880 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17633260 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17632cb0 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17632ee0 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17633650 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb176337a0 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17633730 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb17633810 .functor OR 1, v000001cb17632960_0, v000001cb1754aa10_0, C4<0>, C4<0>;
L_000001cb176336c0 .functor OR 1, L_000001cb1767bf50, L_000001cb1767d2b0, C4<0>, C4<0>;
L_000001cb17633110 .functor AND 1, L_000001cb1767c090, L_000001cb1767c630, C4<1>, C4<1>;
L_000001cb176332d0 .functor NOT 1, v000001cb17632aa0_0, C4<0>, C4<0>, C4<0>;
L_000001cb176338f0 .functor OR 1, L_000001cb1767c310, L_000001cb1767c450, C4<0>, C4<0>;
L_000001cb176339d0 .functor OR 1, L_000001cb176338f0, L_000001cb1767d350, C4<0>, C4<0>;
L_000001cb17633960 .functor OR 1, L_000001cb1767d0d0, L_000001cb1768e650, C4<0>, C4<0>;
L_000001cb17633a40 .functor AND 1, L_000001cb1767cf90, L_000001cb17633960, C4<1>, C4<1>;
L_000001cb17633490 .functor OR 1, L_000001cb1768edd0, L_000001cb1768e010, C4<0>, C4<0>;
L_000001cb17632d90 .functor AND 1, L_000001cb1768fa50, L_000001cb17633490, C4<1>, C4<1>;
L_000001cb176330a0 .functor NOT 1, L_000001cb17633810, C4<0>, C4<0>, C4<0>;
v000001cb17629790_0 .net "ALUOp", 3 0, v000001cb1754b410_0;  1 drivers
v000001cb17629ab0_0 .net "ALUResult", 31 0, v000001cb17629d30_0;  1 drivers
v000001cb1762a410_0 .net "ALUSrc", 0 0, v000001cb1754b550_0;  1 drivers
v000001cb1757d7c0_0 .net "ALUin2", 31 0, L_000001cb1768e330;  1 drivers
v000001cb1757d0e0_0 .net "MemReadEn", 0 0, v000001cb1754a790_0;  1 drivers
v000001cb1757d180_0 .net "MemWriteEn", 0 0, v000001cb1754a3d0_0;  1 drivers
v000001cb1757c640_0 .net "MemtoReg", 0 0, v000001cb1754b5f0_0;  1 drivers
v000001cb1757cd20_0 .net "PC", 31 0, v000001cb176293d0_0;  alias, 1 drivers
v000001cb1757dae0_0 .net "PCPlus1", 31 0, L_000001cb1767dad0;  1 drivers
v000001cb1757d4a0_0 .net "PCsrc", 0 0, v000001cb17628a70_0;  1 drivers
v000001cb1757be20_0 .net "RegDst", 0 0, v000001cb17549ed0_0;  1 drivers
v000001cb1757d5e0_0 .net "RegWriteEn", 0 0, v000001cb17549750_0;  1 drivers
v000001cb1757c140_0 .net "WriteRegister", 4 0, L_000001cb1767d8f0;  1 drivers
v000001cb1757c960_0 .net *"_ivl_0", 0 0, L_000001cb17632e70;  1 drivers
L_000001cb17633cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb1757d2c0_0 .net/2u *"_ivl_10", 4 0, L_000001cb17633cc0;  1 drivers
L_000001cb176340b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757c3c0_0 .net *"_ivl_101", 15 0, L_000001cb176340b0;  1 drivers
v000001cb1757cf00_0 .net *"_ivl_102", 31 0, L_000001cb1767bff0;  1 drivers
L_000001cb176340f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757c320_0 .net *"_ivl_105", 25 0, L_000001cb176340f8;  1 drivers
L_000001cb17634140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757bec0_0 .net/2u *"_ivl_106", 31 0, L_000001cb17634140;  1 drivers
v000001cb1757d220_0 .net *"_ivl_108", 0 0, L_000001cb1767c090;  1 drivers
L_000001cb17634188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cb1757d360_0 .net/2u *"_ivl_110", 5 0, L_000001cb17634188;  1 drivers
v000001cb1757d540_0 .net *"_ivl_112", 0 0, L_000001cb1767c630;  1 drivers
v000001cb1757c1e0_0 .net *"_ivl_115", 0 0, L_000001cb17633110;  1 drivers
v000001cb1757d680_0 .net *"_ivl_116", 47 0, L_000001cb1767c3b0;  1 drivers
L_000001cb176341d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757ca00_0 .net *"_ivl_119", 15 0, L_000001cb176341d0;  1 drivers
L_000001cb17633d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb1757bf60_0 .net/2u *"_ivl_12", 5 0, L_000001cb17633d08;  1 drivers
v000001cb1757d400_0 .net *"_ivl_120", 47 0, L_000001cb1767d490;  1 drivers
L_000001cb17634218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757caa0_0 .net *"_ivl_123", 15 0, L_000001cb17634218;  1 drivers
v000001cb1757c280_0 .net *"_ivl_125", 0 0, L_000001cb1767cdb0;  1 drivers
v000001cb1757c460_0 .net *"_ivl_126", 31 0, L_000001cb1767bcd0;  1 drivers
v000001cb1757cc80_0 .net *"_ivl_128", 47 0, L_000001cb1767d5d0;  1 drivers
v000001cb1757c000_0 .net *"_ivl_130", 47 0, L_000001cb1767d7b0;  1 drivers
v000001cb1757c0a0_0 .net *"_ivl_132", 47 0, L_000001cb1767d530;  1 drivers
v000001cb1757cdc0_0 .net *"_ivl_134", 47 0, L_000001cb1767cc70;  1 drivers
v000001cb1757bd80_0 .net *"_ivl_14", 0 0, L_000001cb17630d40;  1 drivers
v000001cb1757c500_0 .net *"_ivl_140", 0 0, L_000001cb176332d0;  1 drivers
L_000001cb176342a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757ce60_0 .net/2u *"_ivl_142", 31 0, L_000001cb176342a8;  1 drivers
L_000001cb17634380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cb1757c5a0_0 .net/2u *"_ivl_146", 5 0, L_000001cb17634380;  1 drivers
v000001cb1757c6e0_0 .net *"_ivl_148", 0 0, L_000001cb1767c310;  1 drivers
L_000001cb176343c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cb1757c780_0 .net/2u *"_ivl_150", 5 0, L_000001cb176343c8;  1 drivers
v000001cb1757c8c0_0 .net *"_ivl_152", 0 0, L_000001cb1767c450;  1 drivers
v000001cb1757c820_0 .net *"_ivl_155", 0 0, L_000001cb176338f0;  1 drivers
L_000001cb17634410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cb1757cfa0_0 .net/2u *"_ivl_156", 5 0, L_000001cb17634410;  1 drivers
v000001cb1757cb40_0 .net *"_ivl_158", 0 0, L_000001cb1767d350;  1 drivers
L_000001cb17633d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb1757db80_0 .net/2u *"_ivl_16", 4 0, L_000001cb17633d50;  1 drivers
v000001cb1757cbe0_0 .net *"_ivl_161", 0 0, L_000001cb176339d0;  1 drivers
L_000001cb17634458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757d040_0 .net/2u *"_ivl_162", 15 0, L_000001cb17634458;  1 drivers
v000001cb1757d720_0 .net *"_ivl_164", 31 0, L_000001cb1767c950;  1 drivers
v000001cb1757d860_0 .net *"_ivl_167", 0 0, L_000001cb1767d670;  1 drivers
v000001cb1757d900_0 .net *"_ivl_168", 15 0, L_000001cb1767c4f0;  1 drivers
v000001cb1757d9a0_0 .net *"_ivl_170", 31 0, L_000001cb1767d710;  1 drivers
v000001cb1757da40_0 .net *"_ivl_174", 31 0, L_000001cb1767d990;  1 drivers
L_000001cb176344a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1757dc20_0 .net *"_ivl_177", 25 0, L_000001cb176344a0;  1 drivers
L_000001cb176344e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762f050_0 .net/2u *"_ivl_178", 31 0, L_000001cb176344e8;  1 drivers
v000001cb1762f0f0_0 .net *"_ivl_180", 0 0, L_000001cb1767cf90;  1 drivers
L_000001cb17634530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb17630950_0 .net/2u *"_ivl_182", 5 0, L_000001cb17634530;  1 drivers
v000001cb17630270_0 .net *"_ivl_184", 0 0, L_000001cb1767d0d0;  1 drivers
L_000001cb17634578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb1762fcd0_0 .net/2u *"_ivl_186", 5 0, L_000001cb17634578;  1 drivers
v000001cb17630770_0 .net *"_ivl_188", 0 0, L_000001cb1768e650;  1 drivers
v000001cb1762ed30_0 .net *"_ivl_19", 4 0, L_000001cb17630e80;  1 drivers
v000001cb1762fd70_0 .net *"_ivl_191", 0 0, L_000001cb17633960;  1 drivers
v000001cb1762edd0_0 .net *"_ivl_193", 0 0, L_000001cb17633a40;  1 drivers
L_000001cb176345c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb17630450_0 .net/2u *"_ivl_194", 5 0, L_000001cb176345c0;  1 drivers
v000001cb17630310_0 .net *"_ivl_196", 0 0, L_000001cb1768f5f0;  1 drivers
L_000001cb17634608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb1762fe10_0 .net/2u *"_ivl_198", 31 0, L_000001cb17634608;  1 drivers
L_000001cb17633c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762ec90_0 .net/2u *"_ivl_2", 5 0, L_000001cb17633c78;  1 drivers
v000001cb1762f7d0_0 .net *"_ivl_20", 4 0, L_000001cb17631880;  1 drivers
v000001cb176303b0_0 .net *"_ivl_200", 31 0, L_000001cb1768f690;  1 drivers
v000001cb17630b30_0 .net *"_ivl_204", 31 0, L_000001cb1768e1f0;  1 drivers
L_000001cb17634650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762fff0_0 .net *"_ivl_207", 25 0, L_000001cb17634650;  1 drivers
L_000001cb17634698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb176309f0_0 .net/2u *"_ivl_208", 31 0, L_000001cb17634698;  1 drivers
v000001cb176304f0_0 .net *"_ivl_210", 0 0, L_000001cb1768fa50;  1 drivers
L_000001cb176346e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb17630a90_0 .net/2u *"_ivl_212", 5 0, L_000001cb176346e0;  1 drivers
v000001cb1762f230_0 .net *"_ivl_214", 0 0, L_000001cb1768edd0;  1 drivers
L_000001cb17634728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb1762f2d0_0 .net/2u *"_ivl_216", 5 0, L_000001cb17634728;  1 drivers
v000001cb17630130_0 .net *"_ivl_218", 0 0, L_000001cb1768e010;  1 drivers
v000001cb1762faf0_0 .net *"_ivl_221", 0 0, L_000001cb17633490;  1 drivers
v000001cb1762ee70_0 .net *"_ivl_223", 0 0, L_000001cb17632d90;  1 drivers
L_000001cb17634770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb1762f550_0 .net/2u *"_ivl_224", 5 0, L_000001cb17634770;  1 drivers
v000001cb1762feb0_0 .net *"_ivl_226", 0 0, L_000001cb1768e790;  1 drivers
v000001cb17630810_0 .net *"_ivl_228", 31 0, L_000001cb1768dcf0;  1 drivers
v000001cb1762f370_0 .net *"_ivl_24", 0 0, L_000001cb17633260;  1 drivers
L_000001cb17633d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb176308b0_0 .net/2u *"_ivl_26", 4 0, L_000001cb17633d98;  1 drivers
v000001cb1762ef10_0 .net *"_ivl_29", 4 0, L_000001cb17631560;  1 drivers
v000001cb17630590_0 .net *"_ivl_32", 0 0, L_000001cb17632cb0;  1 drivers
L_000001cb17633de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb17630630_0 .net/2u *"_ivl_34", 4 0, L_000001cb17633de0;  1 drivers
v000001cb1762f190_0 .net *"_ivl_37", 4 0, L_000001cb17631b00;  1 drivers
v000001cb1762f410_0 .net *"_ivl_40", 0 0, L_000001cb17632ee0;  1 drivers
L_000001cb17633e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb176306d0_0 .net/2u *"_ivl_42", 15 0, L_000001cb17633e28;  1 drivers
v000001cb1762efb0_0 .net *"_ivl_45", 15 0, L_000001cb1767ca90;  1 drivers
v000001cb1762f4b0_0 .net *"_ivl_48", 0 0, L_000001cb17633650;  1 drivers
v000001cb1762f5f0_0 .net *"_ivl_5", 5 0, L_000001cb176317e0;  1 drivers
L_000001cb17633e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762f690_0 .net/2u *"_ivl_50", 36 0, L_000001cb17633e70;  1 drivers
L_000001cb17633eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762ff50_0 .net/2u *"_ivl_52", 31 0, L_000001cb17633eb8;  1 drivers
v000001cb1762f730_0 .net *"_ivl_55", 4 0, L_000001cb1767d3f0;  1 drivers
v000001cb1762f870_0 .net *"_ivl_56", 36 0, L_000001cb1767c130;  1 drivers
v000001cb1762f910_0 .net *"_ivl_58", 36 0, L_000001cb1767d210;  1 drivers
v000001cb176301d0_0 .net *"_ivl_62", 0 0, L_000001cb176337a0;  1 drivers
L_000001cb17633f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762f9b0_0 .net/2u *"_ivl_64", 5 0, L_000001cb17633f00;  1 drivers
v000001cb1762fa50_0 .net *"_ivl_67", 5 0, L_000001cb1767d030;  1 drivers
v000001cb1762fb90_0 .net *"_ivl_70", 0 0, L_000001cb17633730;  1 drivers
L_000001cb17633f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1762fc30_0 .net/2u *"_ivl_72", 57 0, L_000001cb17633f48;  1 drivers
L_000001cb17633f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb17630090_0 .net/2u *"_ivl_74", 31 0, L_000001cb17633f90;  1 drivers
v000001cb17630ca0_0 .net *"_ivl_77", 25 0, L_000001cb1767c590;  1 drivers
v000001cb17630f20_0 .net *"_ivl_78", 57 0, L_000001cb1767da30;  1 drivers
v000001cb17631060_0 .net *"_ivl_8", 0 0, L_000001cb17633880;  1 drivers
v000001cb17631740_0 .net *"_ivl_80", 57 0, L_000001cb1767be10;  1 drivers
L_000001cb17633fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb17631d80_0 .net/2u *"_ivl_84", 31 0, L_000001cb17633fd8;  1 drivers
L_000001cb17634020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb17631f60_0 .net/2u *"_ivl_88", 5 0, L_000001cb17634020;  1 drivers
v000001cb17632b40_0 .net *"_ivl_90", 0 0, L_000001cb1767bf50;  1 drivers
L_000001cb17634068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb17631380_0 .net/2u *"_ivl_92", 5 0, L_000001cb17634068;  1 drivers
v000001cb17631ba0_0 .net *"_ivl_94", 0 0, L_000001cb1767d2b0;  1 drivers
v000001cb17632820_0 .net *"_ivl_97", 0 0, L_000001cb176336c0;  1 drivers
v000001cb17632500_0 .net *"_ivl_98", 47 0, L_000001cb1767cbd0;  1 drivers
v000001cb17631c40_0 .net "adderResult", 31 0, L_000001cb1767cd10;  1 drivers
v000001cb176326e0_0 .net "address", 31 0, L_000001cb1767c8b0;  1 drivers
v000001cb17630fc0_0 .net "clk", 0 0, L_000001cb17633810;  alias, 1 drivers
v000001cb17630de0_0 .var "cycles_consumed", 31 0;
v000001cb17631ce0_0 .net "extImm", 31 0, L_000001cb1767c9f0;  1 drivers
v000001cb176320a0_0 .net "funct", 5 0, L_000001cb1767beb0;  1 drivers
v000001cb17631100_0 .net "hlt", 0 0, v000001cb1754aa10_0;  1 drivers
v000001cb17631e20_0 .net "imm", 15 0, L_000001cb1767cb30;  1 drivers
v000001cb17632780_0 .net "immediate", 31 0, L_000001cb1768f0f0;  1 drivers
v000001cb17632140_0 .net "input_clk", 0 0, v000001cb17632960_0;  1 drivers
v000001cb176321e0_0 .net "instruction", 31 0, L_000001cb1767c810;  1 drivers
v000001cb17631600_0 .net "memoryReadData", 31 0, v000001cb17629e70_0;  1 drivers
v000001cb176328c0_0 .net "nextPC", 31 0, L_000001cb1767ce50;  1 drivers
v000001cb176311a0_0 .net "opcode", 5 0, L_000001cb176312e0;  1 drivers
v000001cb17632320_0 .net "rd", 4 0, L_000001cb17631a60;  1 drivers
v000001cb176325a0_0 .net "readData1", 31 0, L_000001cb17632f50;  1 drivers
v000001cb17632640_0 .net "readData1_w", 31 0, L_000001cb1768f2d0;  1 drivers
v000001cb17631ec0_0 .net "readData2", 31 0, L_000001cb17633570;  1 drivers
v000001cb17632280_0 .net "rs", 4 0, L_000001cb176319c0;  1 drivers
v000001cb17631420_0 .net "rst", 0 0, v000001cb17632aa0_0;  1 drivers
v000001cb176314c0_0 .net "rt", 4 0, L_000001cb1767bd70;  1 drivers
v000001cb17632000_0 .net "shamt", 31 0, L_000001cb1767db70;  1 drivers
v000001cb176316a0_0 .net "wire_instruction", 31 0, L_000001cb17633420;  1 drivers
v000001cb17631920_0 .net "writeData", 31 0, L_000001cb1768e290;  1 drivers
v000001cb176323c0_0 .net "zero", 0 0, L_000001cb1768f550;  1 drivers
L_000001cb176317e0 .part L_000001cb1767c810, 26, 6;
L_000001cb176312e0 .functor MUXZ 6, L_000001cb176317e0, L_000001cb17633c78, L_000001cb17632e70, C4<>;
L_000001cb17630d40 .cmp/eq 6, L_000001cb176312e0, L_000001cb17633d08;
L_000001cb17630e80 .part L_000001cb1767c810, 11, 5;
L_000001cb17631880 .functor MUXZ 5, L_000001cb17630e80, L_000001cb17633d50, L_000001cb17630d40, C4<>;
L_000001cb17631a60 .functor MUXZ 5, L_000001cb17631880, L_000001cb17633cc0, L_000001cb17633880, C4<>;
L_000001cb17631560 .part L_000001cb1767c810, 21, 5;
L_000001cb176319c0 .functor MUXZ 5, L_000001cb17631560, L_000001cb17633d98, L_000001cb17633260, C4<>;
L_000001cb17631b00 .part L_000001cb1767c810, 16, 5;
L_000001cb1767bd70 .functor MUXZ 5, L_000001cb17631b00, L_000001cb17633de0, L_000001cb17632cb0, C4<>;
L_000001cb1767ca90 .part L_000001cb1767c810, 0, 16;
L_000001cb1767cb30 .functor MUXZ 16, L_000001cb1767ca90, L_000001cb17633e28, L_000001cb17632ee0, C4<>;
L_000001cb1767d3f0 .part L_000001cb1767c810, 6, 5;
L_000001cb1767c130 .concat [ 5 32 0 0], L_000001cb1767d3f0, L_000001cb17633eb8;
L_000001cb1767d210 .functor MUXZ 37, L_000001cb1767c130, L_000001cb17633e70, L_000001cb17633650, C4<>;
L_000001cb1767db70 .part L_000001cb1767d210, 0, 32;
L_000001cb1767d030 .part L_000001cb1767c810, 0, 6;
L_000001cb1767beb0 .functor MUXZ 6, L_000001cb1767d030, L_000001cb17633f00, L_000001cb176337a0, C4<>;
L_000001cb1767c590 .part L_000001cb1767c810, 0, 26;
L_000001cb1767da30 .concat [ 26 32 0 0], L_000001cb1767c590, L_000001cb17633f90;
L_000001cb1767be10 .functor MUXZ 58, L_000001cb1767da30, L_000001cb17633f48, L_000001cb17633730, C4<>;
L_000001cb1767c8b0 .part L_000001cb1767be10, 0, 32;
L_000001cb1767dad0 .arith/sum 32, v000001cb176293d0_0, L_000001cb17633fd8;
L_000001cb1767bf50 .cmp/eq 6, L_000001cb176312e0, L_000001cb17634020;
L_000001cb1767d2b0 .cmp/eq 6, L_000001cb176312e0, L_000001cb17634068;
L_000001cb1767cbd0 .concat [ 32 16 0 0], L_000001cb1767c8b0, L_000001cb176340b0;
L_000001cb1767bff0 .concat [ 6 26 0 0], L_000001cb176312e0, L_000001cb176340f8;
L_000001cb1767c090 .cmp/eq 32, L_000001cb1767bff0, L_000001cb17634140;
L_000001cb1767c630 .cmp/eq 6, L_000001cb1767beb0, L_000001cb17634188;
L_000001cb1767c3b0 .concat [ 32 16 0 0], L_000001cb17632f50, L_000001cb176341d0;
L_000001cb1767d490 .concat [ 32 16 0 0], v000001cb176293d0_0, L_000001cb17634218;
L_000001cb1767cdb0 .part L_000001cb1767cb30, 15, 1;
LS_000001cb1767bcd0_0_0 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_4 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_8 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_12 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_16 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_20 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_24 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_0_28 .concat [ 1 1 1 1], L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0, L_000001cb1767cdb0;
LS_000001cb1767bcd0_1_0 .concat [ 4 4 4 4], LS_000001cb1767bcd0_0_0, LS_000001cb1767bcd0_0_4, LS_000001cb1767bcd0_0_8, LS_000001cb1767bcd0_0_12;
LS_000001cb1767bcd0_1_4 .concat [ 4 4 4 4], LS_000001cb1767bcd0_0_16, LS_000001cb1767bcd0_0_20, LS_000001cb1767bcd0_0_24, LS_000001cb1767bcd0_0_28;
L_000001cb1767bcd0 .concat [ 16 16 0 0], LS_000001cb1767bcd0_1_0, LS_000001cb1767bcd0_1_4;
L_000001cb1767d5d0 .concat [ 16 32 0 0], L_000001cb1767cb30, L_000001cb1767bcd0;
L_000001cb1767d7b0 .arith/sum 48, L_000001cb1767d490, L_000001cb1767d5d0;
L_000001cb1767d530 .functor MUXZ 48, L_000001cb1767d7b0, L_000001cb1767c3b0, L_000001cb17633110, C4<>;
L_000001cb1767cc70 .functor MUXZ 48, L_000001cb1767d530, L_000001cb1767cbd0, L_000001cb176336c0, C4<>;
L_000001cb1767cd10 .part L_000001cb1767cc70, 0, 32;
L_000001cb1767ce50 .functor MUXZ 32, L_000001cb1767dad0, L_000001cb1767cd10, v000001cb17628a70_0, C4<>;
L_000001cb1767c810 .functor MUXZ 32, L_000001cb17633420, L_000001cb176342a8, L_000001cb176332d0, C4<>;
L_000001cb1767c310 .cmp/eq 6, L_000001cb176312e0, L_000001cb17634380;
L_000001cb1767c450 .cmp/eq 6, L_000001cb176312e0, L_000001cb176343c8;
L_000001cb1767d350 .cmp/eq 6, L_000001cb176312e0, L_000001cb17634410;
L_000001cb1767c950 .concat [ 16 16 0 0], L_000001cb1767cb30, L_000001cb17634458;
L_000001cb1767d670 .part L_000001cb1767cb30, 15, 1;
LS_000001cb1767c4f0_0_0 .concat [ 1 1 1 1], L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670;
LS_000001cb1767c4f0_0_4 .concat [ 1 1 1 1], L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670;
LS_000001cb1767c4f0_0_8 .concat [ 1 1 1 1], L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670;
LS_000001cb1767c4f0_0_12 .concat [ 1 1 1 1], L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670, L_000001cb1767d670;
L_000001cb1767c4f0 .concat [ 4 4 4 4], LS_000001cb1767c4f0_0_0, LS_000001cb1767c4f0_0_4, LS_000001cb1767c4f0_0_8, LS_000001cb1767c4f0_0_12;
L_000001cb1767d710 .concat [ 16 16 0 0], L_000001cb1767cb30, L_000001cb1767c4f0;
L_000001cb1767c9f0 .functor MUXZ 32, L_000001cb1767d710, L_000001cb1767c950, L_000001cb176339d0, C4<>;
L_000001cb1767d990 .concat [ 6 26 0 0], L_000001cb176312e0, L_000001cb176344a0;
L_000001cb1767cf90 .cmp/eq 32, L_000001cb1767d990, L_000001cb176344e8;
L_000001cb1767d0d0 .cmp/eq 6, L_000001cb1767beb0, L_000001cb17634530;
L_000001cb1768e650 .cmp/eq 6, L_000001cb1767beb0, L_000001cb17634578;
L_000001cb1768f5f0 .cmp/eq 6, L_000001cb176312e0, L_000001cb176345c0;
L_000001cb1768f690 .functor MUXZ 32, L_000001cb1767c9f0, L_000001cb17634608, L_000001cb1768f5f0, C4<>;
L_000001cb1768f0f0 .functor MUXZ 32, L_000001cb1768f690, L_000001cb1767db70, L_000001cb17633a40, C4<>;
L_000001cb1768e1f0 .concat [ 6 26 0 0], L_000001cb176312e0, L_000001cb17634650;
L_000001cb1768fa50 .cmp/eq 32, L_000001cb1768e1f0, L_000001cb17634698;
L_000001cb1768edd0 .cmp/eq 6, L_000001cb1767beb0, L_000001cb176346e0;
L_000001cb1768e010 .cmp/eq 6, L_000001cb1767beb0, L_000001cb17634728;
L_000001cb1768e790 .cmp/eq 6, L_000001cb176312e0, L_000001cb17634770;
L_000001cb1768dcf0 .functor MUXZ 32, L_000001cb17632f50, v000001cb176293d0_0, L_000001cb1768e790, C4<>;
L_000001cb1768f2d0 .functor MUXZ 32, L_000001cb1768dcf0, L_000001cb17633570, L_000001cb17632d90, C4<>;
S_000001cb174e46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cb17553810 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cb17633ab0 .functor NOT 1, v000001cb1754b550_0, C4<0>, C4<0>, C4<0>;
v000001cb1754a010_0 .net *"_ivl_0", 0 0, L_000001cb17633ab0;  1 drivers
v000001cb1754b4b0_0 .net "in1", 31 0, L_000001cb17633570;  alias, 1 drivers
v000001cb1754ae70_0 .net "in2", 31 0, L_000001cb1768f0f0;  alias, 1 drivers
v000001cb1754b2d0_0 .net "out", 31 0, L_000001cb1768e330;  alias, 1 drivers
v000001cb1754b370_0 .net "s", 0 0, v000001cb1754b550_0;  alias, 1 drivers
L_000001cb1768e330 .functor MUXZ 32, L_000001cb1768f0f0, L_000001cb17633570, L_000001cb17633ab0, C4<>;
S_000001cb175e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cb176280a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb176280d8 .param/l "add" 0 4 5, C4<100000>;
P_000001cb17628110 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb17628148 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb17628180 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb176281b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb176281f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb17628228 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb17628260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb17628298 .param/l "j" 0 4 12, C4<000010>;
P_000001cb176282d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb17628308 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb17628340 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb17628378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb176283b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb176283e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb17628420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb17628458 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb17628490 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb176284c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb17628500 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb17628538 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb17628570 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb176285a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb176285e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb17628618 .param/l "xori" 0 4 8, C4<001110>;
v000001cb1754b410_0 .var "ALUOp", 3 0;
v000001cb1754b550_0 .var "ALUSrc", 0 0;
v000001cb1754a790_0 .var "MemReadEn", 0 0;
v000001cb1754a3d0_0 .var "MemWriteEn", 0 0;
v000001cb1754b5f0_0 .var "MemtoReg", 0 0;
v000001cb17549ed0_0 .var "RegDst", 0 0;
v000001cb17549750_0 .var "RegWriteEn", 0 0;
v000001cb17549e30_0 .net "funct", 5 0, L_000001cb1767beb0;  alias, 1 drivers
v000001cb1754aa10_0 .var "hlt", 0 0;
v000001cb175497f0_0 .net "opcode", 5 0, L_000001cb176312e0;  alias, 1 drivers
v000001cb17549890_0 .net "rst", 0 0, v000001cb17632aa0_0;  alias, 1 drivers
E_000001cb17553b10 .event anyedge, v000001cb17549890_0, v000001cb175497f0_0, v000001cb17549e30_0;
S_000001cb175e6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cb17553c10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cb17633420 .functor BUFZ 32, L_000001cb1767cef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb17549930_0 .net "Data_Out", 31 0, L_000001cb17633420;  alias, 1 drivers
v000001cb1754aab0 .array "InstMem", 0 1023, 31 0;
v000001cb17549c50_0 .net *"_ivl_0", 31 0, L_000001cb1767cef0;  1 drivers
v000001cb175499d0_0 .net *"_ivl_3", 9 0, L_000001cb1767d850;  1 drivers
v000001cb1754a0b0_0 .net *"_ivl_4", 11 0, L_000001cb1767c1d0;  1 drivers
L_000001cb17634260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb1754a330_0 .net *"_ivl_7", 1 0, L_000001cb17634260;  1 drivers
v000001cb1754ac90_0 .net "addr", 31 0, v000001cb176293d0_0;  alias, 1 drivers
v000001cb1754a150_0 .var/i "i", 31 0;
L_000001cb1767cef0 .array/port v000001cb1754aab0, L_000001cb1767c1d0;
L_000001cb1767d850 .part v000001cb176293d0_0, 0, 10;
L_000001cb1767c1d0 .concat [ 10 2 0 0], L_000001cb1767d850, L_000001cb17634260;
S_000001cb174e1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cb17632f50 .functor BUFZ 32, L_000001cb1767c270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb17633570 .functor BUFZ 32, L_000001cb1767c6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1754add0_0 .net *"_ivl_0", 31 0, L_000001cb1767c270;  1 drivers
v000001cb1754a470_0 .net *"_ivl_10", 6 0, L_000001cb1767c770;  1 drivers
L_000001cb17634338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb17526d00_0 .net *"_ivl_13", 1 0, L_000001cb17634338;  1 drivers
v000001cb17525c20_0 .net *"_ivl_2", 6 0, L_000001cb1767d170;  1 drivers
L_000001cb176342f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb17628b10_0 .net *"_ivl_5", 1 0, L_000001cb176342f0;  1 drivers
v000001cb1762a050_0 .net *"_ivl_8", 31 0, L_000001cb1767c6d0;  1 drivers
v000001cb1762a4b0_0 .net "clk", 0 0, L_000001cb17633810;  alias, 1 drivers
v000001cb17629510_0 .var/i "i", 31 0;
v000001cb17629b50_0 .net "readData1", 31 0, L_000001cb17632f50;  alias, 1 drivers
v000001cb17628890_0 .net "readData2", 31 0, L_000001cb17633570;  alias, 1 drivers
v000001cb17628930_0 .net "readRegister1", 4 0, L_000001cb176319c0;  alias, 1 drivers
v000001cb17629dd0_0 .net "readRegister2", 4 0, L_000001cb1767bd70;  alias, 1 drivers
v000001cb17629fb0 .array "registers", 31 0, 31 0;
v000001cb17629bf0_0 .net "rst", 0 0, v000001cb17632aa0_0;  alias, 1 drivers
v000001cb1762a0f0_0 .net "we", 0 0, v000001cb17549750_0;  alias, 1 drivers
v000001cb17629830_0 .net "writeData", 31 0, L_000001cb1768e290;  alias, 1 drivers
v000001cb1762a550_0 .net "writeRegister", 4 0, L_000001cb1767d8f0;  alias, 1 drivers
E_000001cb17553c50/0 .event negedge, v000001cb17549890_0;
E_000001cb17553c50/1 .event posedge, v000001cb1762a4b0_0;
E_000001cb17553c50 .event/or E_000001cb17553c50/0, E_000001cb17553c50/1;
L_000001cb1767c270 .array/port v000001cb17629fb0, L_000001cb1767d170;
L_000001cb1767d170 .concat [ 5 2 0 0], L_000001cb176319c0, L_000001cb176342f0;
L_000001cb1767c6d0 .array/port v000001cb17629fb0, L_000001cb1767c770;
L_000001cb1767c770 .concat [ 5 2 0 0], L_000001cb1767bd70, L_000001cb17634338;
S_000001cb174e1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cb174e1bc0;
 .timescale 0 0;
v000001cb1754a290_0 .var/i "i", 31 0;
S_000001cb174cdd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cb17553c90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cb17632d20 .functor NOT 1, v000001cb17549ed0_0, C4<0>, C4<0>, C4<0>;
v000001cb176296f0_0 .net *"_ivl_0", 0 0, L_000001cb17632d20;  1 drivers
v000001cb17629c90_0 .net "in1", 4 0, L_000001cb1767bd70;  alias, 1 drivers
v000001cb17629f10_0 .net "in2", 4 0, L_000001cb17631a60;  alias, 1 drivers
v000001cb17629150_0 .net "out", 4 0, L_000001cb1767d8f0;  alias, 1 drivers
v000001cb176295b0_0 .net "s", 0 0, v000001cb17549ed0_0;  alias, 1 drivers
L_000001cb1767d8f0 .functor MUXZ 5, L_000001cb17631a60, L_000001cb1767bd70, L_000001cb17632d20, C4<>;
S_000001cb174cdef0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cb17554250 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cb17632fc0 .functor NOT 1, v000001cb1754b5f0_0, C4<0>, C4<0>, C4<0>;
v000001cb176286b0_0 .net *"_ivl_0", 0 0, L_000001cb17632fc0;  1 drivers
v000001cb17628bb0_0 .net "in1", 31 0, v000001cb17629d30_0;  alias, 1 drivers
v000001cb176289d0_0 .net "in2", 31 0, v000001cb17629e70_0;  alias, 1 drivers
v000001cb17629650_0 .net "out", 31 0, L_000001cb1768e290;  alias, 1 drivers
v000001cb1762a190_0 .net "s", 0 0, v000001cb1754b5f0_0;  alias, 1 drivers
L_000001cb1768e290 .functor MUXZ 32, v000001cb17629e70_0, v000001cb17629d30_0, L_000001cb17632fc0, C4<>;
S_000001cb17514a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cb17514bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cb17514bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000001cb17514c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cb17514c68 .param/l "OR" 0 9 12, C4<0011>;
P_000001cb17514ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cb17514cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cb17514d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cb17514d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cb17514d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cb17514db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cb17514df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cb17514e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cb176347b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb17628d90_0 .net/2u *"_ivl_0", 31 0, L_000001cb176347b8;  1 drivers
v000001cb17628750_0 .net "opSel", 3 0, v000001cb1754b410_0;  alias, 1 drivers
v000001cb176290b0_0 .net "operand1", 31 0, L_000001cb1768f2d0;  alias, 1 drivers
v000001cb17628c50_0 .net "operand2", 31 0, L_000001cb1768e330;  alias, 1 drivers
v000001cb17629d30_0 .var "result", 31 0;
v000001cb1762a2d0_0 .net "zero", 0 0, L_000001cb1768f550;  alias, 1 drivers
E_000001cb175542d0 .event anyedge, v000001cb1754b410_0, v000001cb176290b0_0, v000001cb1754b2d0_0;
L_000001cb1768f550 .cmp/eq 32, v000001cb17629d30_0, L_000001cb176347b8;
S_000001cb17500210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cb1762a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb1762a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001cb1762a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb1762a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb1762a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb1762a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb1762a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb1762a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb1762a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb1762a868 .param/l "j" 0 4 12, C4<000010>;
P_000001cb1762a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb1762a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb1762a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb1762a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb1762a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb1762a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb1762a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb1762aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb1762aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb1762aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb1762aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb1762ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb1762ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb1762ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb1762abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb1762abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001cb17628a70_0 .var "PCsrc", 0 0;
v000001cb1762a230_0 .net "funct", 5 0, L_000001cb1767beb0;  alias, 1 drivers
v000001cb17628cf0_0 .net "opcode", 5 0, L_000001cb176312e0;  alias, 1 drivers
v000001cb17629330_0 .net "operand1", 31 0, L_000001cb17632f50;  alias, 1 drivers
v000001cb176298d0_0 .net "operand2", 31 0, L_000001cb1768e330;  alias, 1 drivers
v000001cb17629010_0 .net "rst", 0 0, v000001cb17632aa0_0;  alias, 1 drivers
E_000001cb17553dd0/0 .event anyedge, v000001cb17549890_0, v000001cb175497f0_0, v000001cb17629b50_0, v000001cb1754b2d0_0;
E_000001cb17553dd0/1 .event anyedge, v000001cb17549e30_0;
E_000001cb17553dd0 .event/or E_000001cb17553dd0/0, E_000001cb17553dd0/1;
S_000001cb175003a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cb176291f0 .array "DataMem", 0 1023, 31 0;
v000001cb17628e30_0 .net "address", 31 0, v000001cb17629d30_0;  alias, 1 drivers
v000001cb17629970_0 .net "clock", 0 0, L_000001cb176330a0;  1 drivers
v000001cb1762a370_0 .net "data", 31 0, L_000001cb17633570;  alias, 1 drivers
v000001cb176287f0_0 .var/i "i", 31 0;
v000001cb17629e70_0 .var "q", 31 0;
v000001cb17629290_0 .net "rden", 0 0, v000001cb1754a790_0;  alias, 1 drivers
v000001cb17628ed0_0 .net "wren", 0 0, v000001cb1754a3d0_0;  alias, 1 drivers
E_000001cb17553e50 .event posedge, v000001cb17629970_0;
S_000001cb174c6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cb174e4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cb17553890 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cb17628f70_0 .net "PCin", 31 0, L_000001cb1767ce50;  alias, 1 drivers
v000001cb176293d0_0 .var "PCout", 31 0;
v000001cb17629a10_0 .net "clk", 0 0, L_000001cb17633810;  alias, 1 drivers
v000001cb17629470_0 .net "rst", 0 0, v000001cb17632aa0_0;  alias, 1 drivers
    .scope S_000001cb17500210;
T_0 ;
    %wait E_000001cb17553dd0;
    %load/vec4 v000001cb17629010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb17628a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cb17628cf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cb17629330_0;
    %load/vec4 v000001cb176298d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cb17628cf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cb17629330_0;
    %load/vec4 v000001cb176298d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cb17628cf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cb17628cf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cb17628cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cb1762a230_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cb17628a70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cb174c6a80;
T_1 ;
    %wait E_000001cb17553c50;
    %load/vec4 v000001cb17629470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cb176293d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cb17628f70_0;
    %assign/vec4 v000001cb176293d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cb175e6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb1754a150_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cb1754a150_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cb1754a150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %load/vec4 v000001cb1754a150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb1754a150_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1754aab0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cb175e69c0;
T_3 ;
    %wait E_000001cb17553b10;
    %load/vec4 v000001cb17549890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cb1754aa10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb1754a3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb1754b5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb1754a790_0, 0;
    %assign/vec4 v000001cb17549ed0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cb1754aa10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cb1754b410_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cb1754b550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb17549750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb1754a3d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb1754b5f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb1754a790_0, 0, 1;
    %store/vec4 v000001cb17549ed0_0, 0, 1;
    %load/vec4 v000001cb175497f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754aa10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %load/vec4 v000001cb17549e30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb17549ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb17549750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b5f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb1754b550_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1754b410_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cb174e1bc0;
T_4 ;
    %wait E_000001cb17553c50;
    %fork t_1, S_000001cb174e1d50;
    %jmp t_0;
    .scope S_000001cb174e1d50;
t_1 ;
    %load/vec4 v000001cb17629bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb1754a290_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cb1754a290_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cb1754a290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb17629fb0, 0, 4;
    %load/vec4 v000001cb1754a290_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb1754a290_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cb1762a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cb17629830_0;
    %load/vec4 v000001cb1762a550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb17629fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb17629fb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cb174e1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cb174e1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb17629510_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cb17629510_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cb17629510_0;
    %ix/getv/s 4, v000001cb17629510_0;
    %load/vec4a v000001cb17629fb0, 4;
    %ix/getv/s 4, v000001cb17629510_0;
    %load/vec4a v000001cb17629fb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cb17629510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb17629510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cb17514a30;
T_6 ;
    %wait E_000001cb175542d0;
    %load/vec4 v000001cb17628750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %add;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %sub;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %and;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %or;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %xor;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %or;
    %inv;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cb176290b0_0;
    %load/vec4 v000001cb17628c50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cb17628c50_0;
    %load/vec4 v000001cb176290b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cb176290b0_0;
    %ix/getv 4, v000001cb17628c50_0;
    %shiftl 4;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cb176290b0_0;
    %ix/getv 4, v000001cb17628c50_0;
    %shiftr 4;
    %assign/vec4 v000001cb17629d30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cb175003a0;
T_7 ;
    %wait E_000001cb17553e50;
    %load/vec4 v000001cb17629290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cb17628e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cb176291f0, 4;
    %assign/vec4 v000001cb17629e70_0, 0;
T_7.0 ;
    %load/vec4 v000001cb17628ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cb1762a370_0;
    %ix/getv 3, v000001cb17628e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cb175003a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb176287f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cb176287f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cb176287f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %load/vec4 v000001cb176287f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb176287f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb176291f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001cb175003a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb176287f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cb176287f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cb176287f0_0;
    %load/vec4a v000001cb176291f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cb176287f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cb176287f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb176287f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cb174e4520;
T_10 ;
    %wait E_000001cb17553c50;
    %load/vec4 v000001cb17631420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cb17630de0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cb17630de0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cb17630de0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cb17542620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb17632960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb17632aa0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cb17542620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cb17632960_0;
    %inv;
    %assign/vec4 v000001cb17632960_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cb17542620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb17632aa0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb17632aa0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001cb17631240_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
