$date
	Fri Oct 10 20:41:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_1x8_tb $end
$var wire 1 ! y7 $end
$var wire 1 " y6 $end
$var wire 1 # y5 $end
$var wire 1 $ y4 $end
$var wire 1 % y3 $end
$var wire 1 & y2 $end
$var wire 1 ' y1 $end
$var wire 1 ( y0 $end
$var reg 1 ) a $end
$var reg 3 * s [2:0] $end
$scope module inst $end
$var wire 1 ) a $end
$var wire 3 + s [2:0] $end
$var wire 1 ( y0 $end
$var wire 1 ' y1 $end
$var wire 1 & y2 $end
$var wire 1 % y3 $end
$var wire 1 $ y4 $end
$var wire 1 # y5 $end
$var wire 1 " y6 $end
$var wire 1 ! y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
0(
1'
b1 *
b1 +
#10
0(
1&
0'
b10 *
b10 +
#15
0&
1%
b11 *
b11 +
#20
1$
0%
b100 *
b100 +
#25
0$
1#
b101 *
b101 +
#30
0$
1"
0#
b110 *
b110 +
#35
0"
1!
b111 *
b111 +
#40
