Timing Analyzer report for top
Wed Apr  9 17:54:56 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Net Delay Summary
 14. Slow 1200mV 100C Model Setup: 'pll_clk90'
 15. Slow 1200mV 100C Model Setup: 'pll_clk'
 16. Slow 1200mV 100C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 100C Model Hold: 'pll_clk'
 18. Slow 1200mV 100C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 100C Model Hold: 'pll_clk90'
 20. Slow 1200mV 100C Model Recovery: 'pll_clk'
 21. Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 100C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 100C Model Removal: 'pll_clk'
 24. Slow 1200mV 100C Model Net Delay
 25. Slow 1200mV 100C Model Metastability Summary
 26. Slow 1200mV -40C Model Fmax Summary
 27. Slow 1200mV -40C Model Setup Summary
 28. Slow 1200mV -40C Model Hold Summary
 29. Slow 1200mV -40C Model Recovery Summary
 30. Slow 1200mV -40C Model Removal Summary
 31. Slow 1200mV -40C Model Minimum Pulse Width Summary
 32. Slow 1200mV -40C Model Net Delay Summary
 33. Slow 1200mV -40C Model Setup: 'pll_clk90'
 34. Slow 1200mV -40C Model Setup: 'pll_clk'
 35. Slow 1200mV -40C Model Setup: 'altera_reserved_tck'
 36. Slow 1200mV -40C Model Hold: 'pll_clk'
 37. Slow 1200mV -40C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV -40C Model Hold: 'pll_clk90'
 39. Slow 1200mV -40C Model Recovery: 'pll_clk'
 40. Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV -40C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV -40C Model Removal: 'pll_clk'
 43. Slow 1200mV -40C Model Net Delay
 44. Slow 1200mV -40C Model Metastability Summary
 45. Fast 1200mV -40C Model Setup Summary
 46. Fast 1200mV -40C Model Hold Summary
 47. Fast 1200mV -40C Model Recovery Summary
 48. Fast 1200mV -40C Model Removal Summary
 49. Fast 1200mV -40C Model Minimum Pulse Width Summary
 50. Fast 1200mV -40C Model Net Delay Summary
 51. Fast 1200mV -40C Model Setup: 'pll_clk90'
 52. Fast 1200mV -40C Model Setup: 'pll_clk'
 53. Fast 1200mV -40C Model Setup: 'altera_reserved_tck'
 54. Fast 1200mV -40C Model Hold: 'pll_clk'
 55. Fast 1200mV -40C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV -40C Model Hold: 'pll_clk90'
 57. Fast 1200mV -40C Model Recovery: 'pll_clk'
 58. Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV -40C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV -40C Model Removal: 'pll_clk'
 61. Fast 1200mV -40C Model Net Delay
 62. Fast 1200mV -40C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv n40c Model)
 67. Signal Integrity Metrics (Slow 1200mv 100c Model)
 68. Signal Integrity Metrics (Fast 1200mv n40c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                             ;
+-----------------------+-------------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                             ;
; Revision Name         ; top                                                         ;
; Device Family         ; Cyclone 10 LP                                               ;
; Device Name           ; 10CL025YU256I7G                                             ;
; Timing Models         ; Final                                                       ;
; Delay Model           ; Combined                                                    ;
; Rise/Fall Delays      ; Enabled                                                     ;
+-----------------------+-------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.48        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; sys/synthesis/submodules/altera_reset_controller.sdc                                                                            ; OK     ; Wed Apr  9 17:54:51 2025 ;
; sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                                           ; OK     ; Wed Apr  9 17:54:51 2025 ;
; sys/synthesis/submodules/top.out.sdc                                                                                            ; OK     ; Wed Apr  9 17:54:51 2025 ;
; c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Apr  9 17:54:51 2025 ;
; c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Apr  9 17:54:51 2025 ;
; c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/top.out.sdc                                  ; OK     ; Wed Apr  9 17:54:51 2025 ;
+---------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                                 ; Targets                                                                                  ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                        ; { altera_reserved_tck }                                                                  ;
; pll_clk             ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; refclk ; sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_clk90           ; Generated ; 20.000  ; 50.0 MHz  ; 5.000 ; 15.000 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; refclk ; sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; refclk              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                        ; { refclk }                                                                               ;
; rwds                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                        ; { rwds }                                                                                 ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                    ;
+------------+-----------------+---------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                              ;
+------------+-----------------+---------------------+---------------------------------------------------+
; 74.68 MHz  ; 74.68 MHz       ; pll_clk             ;                                                   ;
; 105.44 MHz ; 105.44 MHz      ; altera_reserved_tck ;                                                   ;
; 605.33 MHz ; 285.06 MHz      ; pll_clk90           ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+---------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 100C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk90           ; 2.581  ; 0.000         ;
; pll_clk             ; 3.745  ; 0.000         ;
; altera_reserved_tck ; 45.258 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 100C Model Hold Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 0.357  ; 0.000         ;
; altera_reserved_tck ; 0.417  ; 0.000         ;
; pll_clk90           ; 10.414 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 15.500 ; 0.000         ;
; altera_reserved_tck ; 47.937 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 100C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.018 ; 0.000         ;
; pll_clk             ; 2.517 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; pll_clk             ; 9.671  ; 0.000               ;
; pll_clk90           ; 9.675  ; 0.000               ;
; refclk              ; 9.784  ; 0.000               ;
; rwds                ; 10.000 ; 0.000               ;
; altera_reserved_tck ; 49.585 ; 0.000               ;
+---------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Net Delay Summary                                                                                                                                                                             ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                ; To                                                                                         ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; set_net_delay ; 13.441 ; 16.000   ; 2.559  ; [get_registers *]                                                   ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] ; max  ;
; set_net_delay ; 14.535 ; 16.000   ; 1.465  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                       ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.581 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.176     ; 1.852      ;
; 2.792 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.176     ; 1.935      ;
; 9.174 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.048     ; 0.796      ;
; 9.174 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.048     ; 0.796      ;
; 9.175 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.048     ; 0.795      ;
; 9.175 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.047     ; 0.796      ;
; 9.176 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.047     ; 0.795      ;
; 9.176 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.047     ; 0.795      ;
; 9.176 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.047     ; 0.795      ;
; 9.177 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.047     ; 0.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.745 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe_clk                                                 ; rwds         ; pll_clk     ; 10.000       ; -0.160     ; 6.113      ;
; 4.001 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.862      ;
; 4.002 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.861      ;
; 4.058 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.805      ;
; 4.058 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[4]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.805      ;
; 4.058 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.805      ;
; 4.078 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.161     ; 5.779      ;
; 4.005 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.152     ; 5.861      ;
; 4.004 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.152     ; 5.862      ;
; 4.003 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.152     ; 5.863      ;
; 4.001 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[4]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.152     ; 5.865      ;
; 3.898 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.161     ; 5.959      ;
; 3.898 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.161     ; 5.959      ;
; 3.897 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.161     ; 5.960      ;
; 4.338 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.155     ; 5.525      ;
; 4.597 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.156     ; 5.265      ;
; 4.671 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                     ; rwds         ; pll_clk     ; 10.000       ; -0.161     ; 5.186      ;
; 6.610 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 13.329     ;
; 6.662 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 13.279     ;
; 6.689 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 13.253     ;
; 6.809 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 13.132     ;
; 7.005 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.934     ;
; 7.057 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.884     ;
; 7.064 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.875     ;
; 7.080 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.862     ;
; 7.091 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.848     ;
; 7.116 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.825     ;
; 7.129 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.811     ;
; 7.135 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.807     ;
; 7.143 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.798     ;
; 7.146 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.796     ;
; 7.175 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.765     ;
; 7.181 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.761     ;
; 7.181 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.759     ;
; 7.204 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.737     ;
; 7.205 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.738     ;
; 7.208 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.735     ;
; 7.227 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.715     ;
; 7.233 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.709     ;
; 7.260 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.683     ;
; 7.263 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.678     ;
; 7.275 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.666     ;
; 7.275 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.665     ;
; 7.304 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.635     ;
; 7.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.615     ;
; 7.328 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.614     ;
; 7.334 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.608     ;
; 7.354 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.589     ;
; 7.356 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.585     ;
; 7.375 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.567     ;
; 7.380 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.562     ;
; 7.384 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_alu_sub    ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.558     ;
; 7.395 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.544     ;
; 7.428 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.512     ;
; 7.447 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.494     ;
; 7.474 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.468     ;
; 7.474 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.468     ;
; 7.479 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.462     ;
; 7.480 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.462     ;
; 7.480 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.459     ;
; 7.487 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.452     ;
; 7.497 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26] ; pll_clk      ; pll_clk     ; 20.000       ; -0.079     ; 12.442     ;
; 7.503 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.438     ;
; 7.507 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.436     ;
; 7.509 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.432     ;
; 7.511 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.430     ;
; 7.521 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s1[24] ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.422     ;
; 7.531 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.412     ;
; 7.532 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.409     ;
; 7.539 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.402     ;
; 7.545 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.395     ;
; 7.549 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.392     ;
; 7.549 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.392     ;
; 7.558 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.074     ; 12.386     ;
; 7.559 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.383     ;
; 7.561 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.382     ;
; 7.563 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.380     ;
; 7.566 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.376     ;
; 7.576 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.366     ;
; 7.576 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.364     ;
; 7.588 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.074     ; 12.356     ;
; 7.590 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.074     ; 12.354     ;
; 7.594 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.347     ;
; 7.597 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.345     ;
; 7.601 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.342     ;
; 7.624 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.319     ;
; 7.627 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.315     ;
; 7.628 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16] ; pll_clk      ; pll_clk     ; 20.000       ; -0.076     ; 12.314     ;
; 7.628 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29] ; pll_clk      ; pll_clk     ; 20.000       ; -0.074     ; 12.316     ;
; 7.655 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.288     ;
; 7.663 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[4]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.278     ;
; 7.672 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s2[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.268     ;
; 7.678 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.265     ;
; 7.679 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.262     ;
; 7.681 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[13] ; pll_clk      ; pll_clk     ; 20.000       ; -0.078     ; 12.259     ;
; 7.686 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.255     ;
; 7.696 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26] ; pll_clk      ; pll_clk     ; 20.000       ; -0.077     ; 12.245     ;
; 7.708 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.235     ;
; 7.710 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s2[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.073     ; 12.235     ;
; 7.710 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.075     ; 12.233     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 4.823      ;
; 45.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 4.808      ;
; 45.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 4.609      ;
; 45.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 4.490      ;
; 46.004 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 4.076      ;
; 46.063 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 4.017      ;
; 46.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 3.963      ;
; 46.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.793      ;
; 46.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.735      ;
; 46.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.733      ;
; 46.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.729      ;
; 46.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.056      ; 3.377      ;
; 46.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 3.353      ;
; 46.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.052      ; 3.311      ;
; 46.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.066      ; 3.168      ;
; 46.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 3.140      ;
; 46.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 3.112      ;
; 47.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.971      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.571      ;
; 47.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.523      ;
; 47.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 2.212      ;
; 48.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 1.867      ;
; 48.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 1.842      ;
; 48.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 1.671      ;
; 48.927 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.180      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 92.848 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.098      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.078 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.864      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.628      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.574      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 6.557      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.410 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.524      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.452 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.483      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.426      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.422      ;
; 93.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.368      ;
; 93.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.368      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.428      ; 1.008      ;
; 0.365 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|I_instr_word[23]                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_rkp1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_clk      ; pll_clk     ; 0.000        ; 0.430      ; 1.018      ;
; 0.371 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.431      ; 1.025      ;
; 0.373 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.437      ; 1.033      ;
; 0.404 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.428      ; 1.055      ;
; 0.405 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.431      ; 1.059      ;
; 0.406 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.428      ; 1.057      ;
; 0.413 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.437      ; 1.073      ;
; 0.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                                              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                                              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                                              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                   ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|empty                                                                                         ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|empty                                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[2]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[1]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|full                                                                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|full                                                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][14]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][14]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][18]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][18]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][26]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][26]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][70]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][70]                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.072      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|rwds_oe                                                                                                ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|rwds_oe                                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[26]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[26]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.WRREG                                                                                                                 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.WRREG                                                                                                                                                                    ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[23]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[23]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[22]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[22]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[21]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[21]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[20]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[20]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[19]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[19]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[18]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[18]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[17]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[17]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[16]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[16]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[15]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[15]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[14]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[14]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[13]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[13]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[12]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[12]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][31]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][31]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[11]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[11]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[10]                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[10]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.ACCDLY                                                                                                                ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.ACCDLY                                                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                                                                   ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[9]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[9]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|stm_start[3]                                                                                                                ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|stm_start[3]                                                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_IDLE                                                                                       ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_IDLE                                                                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_CA                                                                                         ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_CA                                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[3]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[3]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[1]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[1]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[8]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[8]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[2]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[2]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[0]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[0]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[4]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[4]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_RUN                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|state.STATE_RUN                                                                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[3]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[3]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[2]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[2]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_IDLE                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_IDLE                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_EN                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_EN                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|valid                                                                                                  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|valid                                                                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[0]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[0]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                             ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                                                  ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.071      ; 0.674      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.419 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.674      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.678      ;
; 0.424 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.690      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.698      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.698      ;
; 0.440 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.699      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.698      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.698      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.697      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.699      ;
; 0.443 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.700      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.699      ;
; 0.443 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.698      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.699      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.700      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.448 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.705      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.706      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.706      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.707      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.707      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.716      ;
; 0.463 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[37]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.721      ;
; 0.464 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[36]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.721      ;
; 0.464 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[5]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.721      ;
; 0.465 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.722      ;
; 0.465 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.722      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.722      ;
; 0.467 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.724      ;
; 0.468 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.726      ;
; 0.468 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.726      ;
; 0.469 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[15]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.727      ;
; 0.469 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.727      ;
; 0.469 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.727      ;
; 0.469 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[8]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.726      ;
; 0.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[16]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.728      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.727      ;
; 0.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.728      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.727      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.728      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[10]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.728      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.729      ;
; 0.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[6]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.728      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.414 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.097      ; 0.697      ;
; 10.414 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.097      ; 0.697      ;
; 10.415 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.097      ; 0.698      ;
; 10.415 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.097      ; 0.698      ;
; 10.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.096      ; 0.698      ;
; 10.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.096      ; 0.698      ;
; 10.416 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.097      ; 0.699      ;
; 10.417 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.096      ; 0.699      ;
; 16.500 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.155      ; 1.767      ;
; 16.578 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.155      ; 1.844      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'pll_clk'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.500 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.238      ; 4.679      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.715 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][25]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[1]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.240      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[0]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.240      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[4]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_dret                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 4.233      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[3]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[2]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][13]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][13]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_gpr_wr_en                ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 4.233      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_mem_op                   ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 4.233      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[0]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[1]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[2]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[5]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.236      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_mret                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 4.233      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.240      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.240      ;
; 15.716 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.063     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1] ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0] ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[14]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 4.236      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[62]                                                                                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 4.233      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 4.233      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[1]                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 4.230      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[0]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.061     ; 4.240      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[33]                                                                                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 4.233      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[3]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[2]                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 4.230      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.061     ; 4.240      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[1]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[15]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 4.236      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[0]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 4.236      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 4.236      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.061     ; 4.240      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.061     ; 4.240      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.061     ; 4.240      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 4.233      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[1]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[0]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|hart_readdatavalid                                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[1]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 4.239      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][0]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|msip                                                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.072     ; 4.229      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|sw_irq                                                                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_csr_clr                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.072     ; 4.229      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][8]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][8]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][9]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][9]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][9]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][10]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][10]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][10]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][11]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][11]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][11]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 4.234      ;
; 15.717 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][13]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 4.235      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.154      ;
; 47.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.154      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.973      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 96.982 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.965      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.154 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.791      ;
; 97.182 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.762      ;
; 97.182 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.762      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.616      ;
; 97.348 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.609      ;
; 97.348 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.609      ;
; 97.348 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.609      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.461      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.462      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.449      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.449      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.429      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.423      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.274      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.274      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.274      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.274      ;
; 1.032 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.289      ;
; 1.032 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.289      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.517      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.280 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.536      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.494      ; 2.024      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.870      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.625 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.079      ;
; 1.819 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.076      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|write_rsp                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.112      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.232      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.232      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.232      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.232      ;
; 1.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.232      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.252      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.252      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.235      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.244      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'pll_clk'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.517 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[24]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.785      ;
; 2.517 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[28]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.785      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[21]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[1]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[9]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[23]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|empty                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[7]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[2]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[3]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[4]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[0]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[6]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|internal_out_valid             ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|full                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[22]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[29]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[18]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[17]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[8]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.518 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[26]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.786      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|waitrequest_reset_override ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.781      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.781      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.781      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[0]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.781      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.779      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[3]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[4]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.519 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.073      ; 2.778      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.520 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.074      ; 2.780      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|full                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|internal_out_valid            ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_valid                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|empty                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.521 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.068      ; 2.775      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[3]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[4]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_valid                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.795      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_s0_translator|wait_latency_counter[0]     ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_s0_translator|wait_latency_counter[1]     ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[20]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.795      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.076      ; 2.789      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.077      ; 2.790      ;
; 2.527 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[31]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.082      ; 2.795      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                                                                                        ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 13.441 ; 16.000   ; 2.559  ; [get_registers *]                                                                                                                                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                ; max  ;
;  --           ; 13.441 ; 16.000   ; 2.559  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 14.181 ; 16.000   ; 1.819  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.040 ; 16.000   ; 0.960  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 15.065 ; 16.000   ; 0.935  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.247 ; 16.000   ; 0.753  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.425 ; 16.000   ; 0.575  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
; set_net_delay ; 14.535 ; 16.000   ; 1.465  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                                                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                      ; max  ;
;  --           ; 14.535 ; 16.000   ; 1.465  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 14.540 ; 16.000   ; 1.460  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                         ; max  ;
;  --           ; 14.587 ; 16.000   ; 1.413  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 14.611 ; 16.000   ; 1.389  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 14.665 ; 16.000   ; 1.335  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 14.711 ; 16.000   ; 1.289  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 14.727 ; 16.000   ; 1.273  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 14.749 ; 16.000   ; 1.251  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 14.753 ; 16.000   ; 1.247  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 14.756 ; 16.000   ; 1.244  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 14.757 ; 16.000   ; 1.243  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 14.768 ; 16.000   ; 1.232  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                         ; max  ;
;  --           ; 14.777 ; 16.000   ; 1.223  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 14.784 ; 16.000   ; 1.216  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 14.807 ; 16.000   ; 1.193  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 14.808 ; 16.000   ; 1.192  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 14.811 ; 16.000   ; 1.189  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 14.812 ; 16.000   ; 1.188  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 14.815 ; 16.000   ; 1.185  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; max  ;
;  --           ; 14.832 ; 16.000   ; 1.168  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 14.837 ; 16.000   ; 1.163  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 14.863 ; 16.000   ; 1.137  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 14.891 ; 16.000   ; 1.109  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 14.913 ; 16.000   ; 1.087  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 14.920 ; 16.000   ; 1.080  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 14.931 ; 16.000   ; 1.069  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 14.931 ; 16.000   ; 1.069  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 14.932 ; 16.000   ; 1.068  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                         ; max  ;
;  --           ; 14.934 ; 16.000   ; 1.066  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 14.941 ; 16.000   ; 1.059  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 14.942 ; 16.000   ; 1.058  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
;  --           ; 14.944 ; 16.000   ; 1.056  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                         ; max  ;
;  --           ; 14.947 ; 16.000   ; 1.053  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                         ; max  ;
;  --           ; 14.948 ; 16.000   ; 1.052  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                         ; max  ;
;  --           ; 14.952 ; 16.000   ; 1.048  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 14.955 ; 16.000   ; 1.045  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 14.963 ; 16.000   ; 1.037  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 14.972 ; 16.000   ; 1.028  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 14.973 ; 16.000   ; 1.027  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                         ; max  ;
;  --           ; 14.976 ; 16.000   ; 1.024  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 14.976 ; 16.000   ; 1.024  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 14.984 ; 16.000   ; 1.016  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                         ; max  ;
;  --           ; 15.008 ; 16.000   ; 0.992  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 15.008 ; 16.000   ; 0.992  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 15.036 ; 16.000   ; 0.964  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                         ; max  ;
;  --           ; 15.056 ; 16.000   ; 0.944  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 15.057 ; 16.000   ; 0.943  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 15.076 ; 16.000   ; 0.924  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 15.078 ; 16.000   ; 0.922  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 15.079 ; 16.000   ; 0.921  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 15.079 ; 16.000   ; 0.921  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.105 ; 16.000   ; 0.895  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.105 ; 16.000   ; 0.895  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 15.251 ; 16.000   ; 0.749  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 15.254 ; 16.000   ; 0.746  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.255 ; 16.000   ; 0.745  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 15.256 ; 16.000   ; 0.744  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 15.257 ; 16.000   ; 0.743  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 15.257 ; 16.000   ; 0.743  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.260 ; 16.000   ; 0.740  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 15.260 ; 16.000   ; 0.740  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.263 ; 16.000   ; 0.737  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 15.266 ; 16.000   ; 0.734  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                         ; max  ;
;  --           ; 15.267 ; 16.000   ; 0.733  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 15.268 ; 16.000   ; 0.732  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.268 ; 16.000   ; 0.732  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.279 ; 16.000   ; 0.721  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.281 ; 16.000   ; 0.719  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 15.293 ; 16.000   ; 0.707  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.295 ; 16.000   ; 0.705  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.297 ; 16.000   ; 0.703  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 15.436 ; 16.000   ; 0.564  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 15.436 ; 16.000   ; 0.564  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 15.437 ; 16.000   ; 0.563  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 15.438 ; 16.000   ; 0.562  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 81
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
Worst Case Available Settling Time: 36.785 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                    ;
+------------+-----------------+---------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                              ;
+------------+-----------------+---------------------+---------------------------------------------------+
; 84.56 MHz  ; 84.56 MHz       ; pll_clk             ;                                                   ;
; 120.66 MHz ; 120.66 MHz      ; altera_reserved_tck ;                                                   ;
; 728.86 MHz ; 285.06 MHz      ; pll_clk90           ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+---------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk90           ; 2.859  ; 0.000         ;
; pll_clk             ; 4.961  ; 0.000         ;
; altera_reserved_tck ; 45.856 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV -40C Model Hold Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 0.329  ; 0.000         ;
; altera_reserved_tck ; 0.344  ; 0.000         ;
; pll_clk90           ; 10.356 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 16.048 ; 0.000         ;
; altera_reserved_tck ; 48.325 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.888 ; 0.000         ;
; pll_clk             ; 2.162 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; pll_clk             ; 9.642  ; 0.000               ;
; pll_clk90           ; 9.678  ; 0.000               ;
; refclk              ; 9.785  ; 0.000               ;
; rwds                ; 10.000 ; 0.000               ;
; altera_reserved_tck ; 49.502 ; 0.000               ;
+---------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Net Delay Summary                                                                                                                                                                             ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                ; To                                                                                         ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; set_net_delay ; 13.699 ; 16.000   ; 2.301  ; [get_registers *]                                                   ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] ; max  ;
; set_net_delay ; 14.691 ; 16.000   ; 1.309  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                       ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.859 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.148     ; 1.652      ;
; 3.039 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.147     ; 1.722      ;
; 9.314 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.686      ;
; 9.314 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.686      ;
; 9.314 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.686      ;
; 9.315 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.685      ;
; 9.315 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.021     ; 0.684      ;
; 9.315 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.021     ; 0.684      ;
; 9.316 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.684      ;
; 9.316 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.020     ; 0.684      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.961 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe_clk                                                                                                             ; rwds         ; pll_clk     ; 10.000       ; 0.048      ; 5.107      ;
; 5.245 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[1]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.828      ;
; 5.246 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.827      ;
; 5.231 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[1]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.057      ; 4.846      ;
; 5.230 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[3]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.057      ; 4.847      ;
; 5.229 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[2]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.057      ; 4.848      ;
; 5.228 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[4]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.057      ; 4.849      ;
; 5.264 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[0]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.047      ; 4.803      ;
; 5.115 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[3]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.047      ; 4.952      ;
; 5.115 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[1]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.047      ; 4.952      ;
; 5.115 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[2]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.047      ; 4.952      ;
; 5.252 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.821      ;
; 5.253 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[4]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.820      ;
; 5.253 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[2]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.820      ;
; 5.498 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[0]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.053      ; 4.575      ;
; 5.719 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[0]                                                                                                         ; rwds         ; pll_clk     ; 10.000       ; 0.052      ; 4.353      ;
; 5.808 ; rwds                                                                                                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                                                                                 ; rwds         ; pll_clk     ; 10.000       ; 0.047      ; 4.259      ;
; 8.174 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.775     ;
; 8.230 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.722     ;
; 8.244 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.707     ;
; 8.327 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.624     ;
; 8.499 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.450     ;
; 8.555 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.397     ;
; 8.558 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.391     ;
; 8.569 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.382     ;
; 8.612 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 11.338     ;
; 8.614 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.338     ;
; 8.620 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 11.330     ;
; 8.627 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.322     ;
; 8.628 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.323     ;
; 8.646 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 11.304     ;
; 8.652 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.299     ;
; 8.668 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 11.285     ;
; 8.676 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 11.277     ;
; 8.682 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.270     ;
; 8.683 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.269     ;
; 8.690 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.262     ;
; 8.697 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.254     ;
; 8.702 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 11.251     ;
; 8.711 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.240     ;
; 8.716 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.236     ;
; 8.718 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 11.232     ;
; 8.765 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.187     ;
; 8.773 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.179     ;
; 8.774 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 11.179     ;
; 8.780 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.171     ;
; 8.788 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.164     ;
; 8.799 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.153     ;
; 8.802 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.147     ;
; 8.855 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 11.095     ;
; 8.857 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.092     ;
; 8.858 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.094     ;
; 8.871 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.081     ;
; 8.872 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.079     ;
; 8.891 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s1[24] ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 11.063     ;
; 8.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.057     ;
; 8.911 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 11.042     ;
; 8.913 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.039     ;
; 8.914 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.037     ;
; 8.919 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.030     ;
; 8.925 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.027     ;
; 8.927 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.024     ;
; 8.932 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.071     ; 11.017     ;
; 8.944 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.007     ;
; 8.946 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 11.005     ;
; 8.948 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 11.004     ;
; 8.955 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.996     ;
; 8.962 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.989     ;
; 8.970 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 10.984     ;
; 8.975 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 10.977     ;
; 8.977 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][106]                                  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_clk      ; pll_clk     ; 20.000       ; 0.205      ; 11.276     ;
; 8.981 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.970     ;
; 8.984 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.969     ;
; 8.984 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_alu_sub    ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 10.968     ;
; 8.988 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 10.964     ;
; 8.989 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.962     ;
; 8.998 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_clk      ; pll_clk     ; 20.000       ; 0.205      ; 11.255     ;
; 9.000 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 10.954     ;
; 9.002 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 10.952     ;
; 9.002 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.949     ;
; 9.008 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 10.944     ;
; 9.010 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.941     ;
; 9.014 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.939     ;
; 9.016 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.937     ;
; 9.035 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[0][106]                                  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_clk      ; pll_clk     ; 20.000       ; 0.205      ; 11.218     ;
; 9.037 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.066     ; 10.917     ;
; 9.045 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.906     ;
; 9.051 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.902     ;
; 9.051 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 10.899     ;
; 9.056 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_clk      ; pll_clk     ; 20.000       ; 0.205      ; 11.197     ;
; 9.067 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.886     ;
; 9.072 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.879     ;
; 9.074 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[4]                                                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.877     ;
; 9.083 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 10.867     ;
; 9.085 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 10.866     ;
; 9.097 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.856     ;
; 9.099 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.854     ;
; 9.107 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.067     ; 10.846     ;
; 9.119 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[13]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.070     ; 10.831     ;
; 9.121 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.068     ; 10.831     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.336      ;
; 45.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.276      ;
; 46.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.170      ;
; 46.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.062      ;
; 46.590 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.601      ;
; 46.628 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.563      ;
; 46.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 3.558      ;
; 46.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.320      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.238      ;
; 46.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.223      ;
; 46.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.196      ;
; 47.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.978      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.935      ;
; 47.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.902      ;
; 47.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.700      ;
; 47.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.704      ;
; 47.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.686      ;
; 47.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.676      ;
; 47.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.323      ;
; 47.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.220      ;
; 48.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 1.900      ;
; 48.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 1.605      ;
; 48.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 1.582      ;
; 48.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 1.437      ;
; 49.182 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.030      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.541 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.416      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 93.720 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.236      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.019 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.927      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.054 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.893      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.854      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.853      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.832      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.228 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.729      ;
; 94.235 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.721      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.676      ;
; 94.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.674      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_clk      ; pll_clk     ; 0.000        ; 0.374      ; 0.898      ;
; 0.343 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                         ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                         ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1] ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1]                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0] ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|csn                                                               ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|csn                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                                ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[47]                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[47]                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[46]                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[46]                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[26]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[26]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.WRREG                                                                            ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.WRREG                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[23]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[23]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[3]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[3]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[0]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[0]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[1]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[1]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[22]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[22]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[21]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[21]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[20]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[20]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.RDMEM2                                                                           ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.RDMEM2                                                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[19]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[19]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[18]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[18]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[17]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[17]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[16]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[16]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[15]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[15]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[14]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[14]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[13]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[13]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[12]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[12]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[11]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[11]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[10]                                                                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[10]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                         ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                         ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                         ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.ACCDLY                                                                           ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|state.ACCDLY                                                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                         ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[9]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[9]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[8]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[8]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[3]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[3]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[2]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[2]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_IDLE                                    ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_IDLE                                                                                    ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_EN                                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|step_state.STEP_EN                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|valid                                                             ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|valid                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|stm_start[0]                                                                           ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|stm_start[0]                                                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[0]                                                                                       ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[0]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                        ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|msip                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|msip                                                                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                             ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                             ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[0]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[0]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|full                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|full                                                                                                    ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|has_pending_responses                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|has_pending_responses                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][107]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][107]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][2]                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][2]                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][13]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][13]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[2]                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[2]                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][11]                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][11]                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][2]                                          ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][2]                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 0.574      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.574      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.588      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.383 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.628      ;
; 0.386 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.615      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.618      ;
; 0.397 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.397 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.627      ;
; 0.399 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.399 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.628      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.628      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.400 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.629      ;
; 0.404 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.633      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.632      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.632      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.634      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.634      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.635      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.635      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.635      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.636      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.641      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.646      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[5]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.646      ;
; 0.417 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[37]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.646      ;
; 0.418 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[36]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.646      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.646      ;
; 0.421 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.650      ;
; 0.421 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.649      ;
; 0.421 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[8]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.650      ;
; 0.421 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.650      ;
; 0.422 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[15]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.651      ;
; 0.422 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.651      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.652      ;
; 0.422 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.652      ;
; 0.422 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.651      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[16]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.653      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[10]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[6]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.652      ;
; 0.424 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.653      ;
; 0.424 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.653      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.356 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.627      ;
; 10.356 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.627      ;
; 10.356 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.627      ;
; 10.357 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.628      ;
; 10.357 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.628      ;
; 10.358 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.101      ; 0.627      ;
; 10.358 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.103      ; 0.629      ;
; 10.358 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.101      ; 0.627      ;
; 16.314 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.126      ; 1.534      ;
; 16.394 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.127      ; 1.615      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'pll_clk'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.048 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; pll_clk      ; pll_clk     ; 20.000       ; 0.194      ; 4.099      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|has_pending_responses                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_channel[1]                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[0]                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][13]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][13]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.execute               ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|hart_readdatavalid                                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[2]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.mmode                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][6]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][0]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.load                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.store                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[25]                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 3.701      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.dmode                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[24]                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.065     ; 3.701      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.select                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][18]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[10]                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 3.697      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.action                ; pll_clk      ; pll_clk     ; 20.000       ; -0.064     ; 3.702      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_dest_id[0]                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_dest_id[2]                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][25]                                               ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_channel[0]                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.707      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[11]                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.069     ; 3.697      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][4]                                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.254 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[0][70]                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[1]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                      ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[14]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[15]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[1]                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.706      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[3]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[2]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0] ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[0]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[4]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[0]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[2]                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.706      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1] ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[3]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[0]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[1]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][107]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[2][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem[1][106]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[1]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.056     ; 3.709      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[0]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.052     ; 3.713      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.056     ; 3.709      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.054     ; 3.711      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo|mem_used[1]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.051     ; 3.714      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[0]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[1]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[2]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[5]                                       ; pll_clk      ; pll_clk     ; 20.000       ; -0.053     ; 3.712      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|msip                                                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.062     ; 3.703      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_csr_set                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.059     ; 3.706      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_csr_clr                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.060     ; 3.705      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][8]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.056     ; 3.709      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][9]                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.056     ; 3.709      ;
; 16.255 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[1][10]                                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.056     ; 3.709      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 1.872      ;
; 48.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 1.872      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.306 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.654      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.311 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.647      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.449 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.509      ;
; 97.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.486      ;
; 97.471 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.486      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.634 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.322      ;
; 97.661 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.307      ;
; 97.661 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.307      ;
; 97.661 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.307      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.129      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.120      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.120      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.107      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.117      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.117      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.117      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.117      ;
; 0.911 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.140      ;
; 0.911 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.140      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.337      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.130 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.446      ; 1.744      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.141 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.369      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.430 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.431 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.659      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.757      ;
; 1.588 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.818      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.828      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|write_rsp                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.618 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.857      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.986      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.986      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.986      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.986      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.986      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.013      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.013      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.001      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.007      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'pll_clk'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[23]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[9]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.057      ; 2.387      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[21]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[1]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|full                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|internal_out_valid            ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.393      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_valid                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|empty                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[7]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[2]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[3]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[3]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[4]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|empty                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[4]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[0]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[6]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|internal_out_valid             ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[24]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|full                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[22]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.062      ; 2.392      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[29]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[18]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[17]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[8]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.058      ; 2.388      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.057      ; 2.387      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.064      ; 2.394      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[28]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.057      ; 2.387      ;
; 2.162 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[26]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.069      ; 2.399      ;
; 2.163 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|waitrequest_reset_override ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.394      ;
; 2.163 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.394      ;
; 2.163 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[0]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.394      ;
; 2.163 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.063      ; 2.394      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.403      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.403      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.403      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.403      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.403      ;
; 2.168 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[11]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.070      ; 2.406      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_valid                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.070      ; 2.407      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[4]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_s0_translator|wait_latency_counter[0]     ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[3]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_s0_translator|wait_latency_counter[1]     ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[25]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.065      ; 2.402      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.067      ; 2.404      ;
; 2.169 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.066      ; 2.403      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                                                                                        ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 13.699 ; 16.000   ; 2.301  ; [get_registers *]                                                                                                                                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                ; max  ;
;  --           ; 13.699 ; 16.000   ; 2.301  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 14.418 ; 16.000   ; 1.582  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.129 ; 16.000   ; 0.871  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 15.162 ; 16.000   ; 0.838  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.339 ; 16.000   ; 0.661  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.515 ; 16.000   ; 0.485  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
; set_net_delay ; 14.691 ; 16.000   ; 1.309  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                                                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                      ; max  ;
;  --           ; 14.691 ; 16.000   ; 1.309  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                         ; max  ;
;  --           ; 14.695 ; 16.000   ; 1.305  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 14.726 ; 16.000   ; 1.274  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 14.791 ; 16.000   ; 1.209  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 14.808 ; 16.000   ; 1.192  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 14.870 ; 16.000   ; 1.130  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 14.872 ; 16.000   ; 1.128  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 14.877 ; 16.000   ; 1.123  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 14.886 ; 16.000   ; 1.114  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 14.893 ; 16.000   ; 1.107  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 14.898 ; 16.000   ; 1.102  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 14.908 ; 16.000   ; 1.092  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 14.910 ; 16.000   ; 1.090  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; max  ;
;  --           ; 14.927 ; 16.000   ; 1.073  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                         ; max  ;
;  --           ; 14.934 ; 16.000   ; 1.066  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 14.937 ; 16.000   ; 1.063  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 14.959 ; 16.000   ; 1.041  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 14.960 ; 16.000   ; 1.040  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 14.960 ; 16.000   ; 1.040  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 14.960 ; 16.000   ; 1.040  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 14.980 ; 16.000   ; 1.020  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 14.986 ; 16.000   ; 1.014  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 15.010 ; 16.000   ; 0.990  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 15.034 ; 16.000   ; 0.966  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 15.046 ; 16.000   ; 0.954  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 15.053 ; 16.000   ; 0.947  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 15.056 ; 16.000   ; 0.944  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                         ; max  ;
;  --           ; 15.059 ; 16.000   ; 0.941  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 15.062 ; 16.000   ; 0.938  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 15.069 ; 16.000   ; 0.931  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 15.071 ; 16.000   ; 0.929  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
;  --           ; 15.071 ; 16.000   ; 0.929  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                         ; max  ;
;  --           ; 15.073 ; 16.000   ; 0.927  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                         ; max  ;
;  --           ; 15.075 ; 16.000   ; 0.925  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                         ; max  ;
;  --           ; 15.078 ; 16.000   ; 0.922  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 15.080 ; 16.000   ; 0.920  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 15.080 ; 16.000   ; 0.920  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 15.082 ; 16.000   ; 0.918  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 15.099 ; 16.000   ; 0.901  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                         ; max  ;
;  --           ; 15.100 ; 16.000   ; 0.900  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                         ; max  ;
;  --           ; 15.101 ; 16.000   ; 0.899  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 15.102 ; 16.000   ; 0.898  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 15.117 ; 16.000   ; 0.883  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 15.118 ; 16.000   ; 0.882  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 15.152 ; 16.000   ; 0.848  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 15.153 ; 16.000   ; 0.847  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 15.166 ; 16.000   ; 0.834  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                         ; max  ;
;  --           ; 15.198 ; 16.000   ; 0.802  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 15.200 ; 16.000   ; 0.800  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 15.201 ; 16.000   ; 0.799  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 15.202 ; 16.000   ; 0.798  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.220 ; 16.000   ; 0.780  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.220 ; 16.000   ; 0.780  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 15.351 ; 16.000   ; 0.649  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.352 ; 16.000   ; 0.648  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 15.352 ; 16.000   ; 0.648  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 15.353 ; 16.000   ; 0.647  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 15.353 ; 16.000   ; 0.647  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.354 ; 16.000   ; 0.646  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 15.355 ; 16.000   ; 0.645  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 15.355 ; 16.000   ; 0.645  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.364 ; 16.000   ; 0.636  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 15.364 ; 16.000   ; 0.636  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                         ; max  ;
;  --           ; 15.365 ; 16.000   ; 0.635  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 15.367 ; 16.000   ; 0.633  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.368 ; 16.000   ; 0.632  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.378 ; 16.000   ; 0.622  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.379 ; 16.000   ; 0.621  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 15.384 ; 16.000   ; 0.616  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.391 ; 16.000   ; 0.609  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.395 ; 16.000   ; 0.605  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 15.521 ; 16.000   ; 0.479  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 15.522 ; 16.000   ; 0.478  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 15.524 ; 16.000   ; 0.476  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 15.524 ; 16.000   ; 0.476  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 81
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
Worst Case Available Settling Time: 37.139 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk90           ; 3.845  ; 0.000         ;
; pll_clk             ; 6.680  ; 0.000         ;
; altera_reserved_tck ; 47.994 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV -40C Model Hold Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 0.135  ; 0.000         ;
; altera_reserved_tck ; 0.178  ; 0.000         ;
; pll_clk90           ; 10.200 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; pll_clk             ; 17.788 ; 0.000         ;
; altera_reserved_tck ; 49.182 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.472 ; 0.000         ;
; pll_clk             ; 1.205 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; refclk              ; 9.424  ; 0.000               ;
; pll_clk             ; 9.715  ; 0.000               ;
; pll_clk90           ; 9.755  ; 0.000               ;
; rwds                ; 10.000 ; 0.000               ;
; altera_reserved_tck ; 49.467 ; 0.000               ;
+---------------------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Net Delay Summary                                                                                                                                                                             ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                ; To                                                                                         ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; set_net_delay ; 14.698 ; 16.000   ; 1.302  ; [get_registers *]                                                   ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] ; max  ;
; set_net_delay ; 15.293 ; 16.000   ; 0.707  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                       ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.845 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.087     ; 0.893      ;
; 3.954 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; 5.000        ; -0.087     ; 0.920      ;
; 9.596 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.360      ;
; 9.596 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.360      ;
; 9.596 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.360      ;
; 9.597 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.359      ;
; 9.597 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.359      ;
; 9.597 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.359      ;
; 9.598 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.358      ;
; 9.598 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; 10.000       ; -0.052     ; 0.358      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.680  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe_clk                                                 ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 3.140      ;
; 6.791  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 3.031      ;
; 6.794  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 3.028      ;
; 6.820  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[5]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 3.002      ;
; 6.825  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 2.997      ;
; 6.825  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[4]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 2.997      ;
; 6.827  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 2.993      ;
; 6.782  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.185     ; 3.041      ;
; 6.778  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.185     ; 3.045      ;
; 6.780  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.185     ; 3.043      ;
; 6.777  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[4]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.185     ; 3.046      ;
; 6.741  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[3]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 3.079      ;
; 6.741  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[1]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 3.079      ;
; 6.739  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|counter[2]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 3.081      ;
; 6.949  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.186     ; 2.873      ;
; 7.067  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|counter[0]                                             ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 2.753      ;
; 7.077  ; rwds                                                                                                                                                                        ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                     ; rwds         ; pll_clk     ; 10.000       ; -0.188     ; 2.743      ;
; 13.629 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 6.337      ;
; 13.684 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.284      ;
; 13.702 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.266      ;
; 13.771 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.197      ;
; 13.785 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[1]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[1]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.094     ; 1.129      ;
; 13.821 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 6.145      ;
; 13.842 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[15]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.092     ; 1.074      ;
; 13.842 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[15]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.092     ; 1.074      ;
; 13.844 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 6.122      ;
; 13.854 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[1]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[1]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.092     ; 1.062      ;
; 13.865 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 6.102      ;
; 13.870 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 6.096      ;
; 13.876 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.092      ;
; 13.894 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.074      ;
; 13.899 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.069      ;
; 13.901 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 6.066      ;
; 13.917 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.051      ;
; 13.920 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 6.049      ;
; 13.925 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.043      ;
; 13.938 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 6.031      ;
; 13.940 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 6.027      ;
; 13.943 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.025      ;
; 13.946 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[6]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[6]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.096     ; 0.966      ;
; 13.956 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 6.013      ;
; 13.956 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_alu_sub                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.012      ;
; 13.958 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 6.008      ;
; 13.963 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 6.005      ;
; 13.963 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[10]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.096     ; 0.949      ;
; 13.965 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[10]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.096     ; 0.947      ;
; 13.976 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[2]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[2]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.096     ; 0.936      ;
; 13.977 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[2]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[2]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.096     ; 0.935      ;
; 13.978 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.991      ;
; 13.984 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 5.983      ;
; 13.986 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[23] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.982      ;
; 13.995 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.974      ;
; 14.006 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 5.960      ;
; 14.007 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[30] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.962      ;
; 14.012 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[2]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.956      ;
; 14.013 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.955      ;
; 14.013 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.956      ;
; 14.031 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.937      ;
; 14.037 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 5.929      ;
; 14.039 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.930      ;
; 14.043 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s1[24]             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 5.928      ;
; 14.046 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 5.921      ;
; 14.047 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[27] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.922      ;
; 14.057 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.912      ;
; 14.057 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[6]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[6]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.853      ;
; 14.061 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.907      ;
; 14.071 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[9]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.094     ; 0.843      ;
; 14.072 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[9]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.094     ; 0.842      ;
; 14.074 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.895      ;
; 14.079 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.889      ;
; 14.080 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s2[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 5.892      ;
; 14.080 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 5.886      ;
; 14.082 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[5]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.887      ;
; 14.083 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.886      ;
; 14.092 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.876      ;
; 14.092 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.877      ;
; 14.098 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[12]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.812      ;
; 14.099 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[12]                                           ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.811      ;
; 14.100 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[17] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.868      ;
; 14.100 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[4]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[4]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.810      ;
; 14.100 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[4]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[4]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.810      ;
; 14.101 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.868      ;
; 14.101 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[29] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.868      ;
; 14.101 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[26] ; pll_clk      ; pll_clk     ; 20.000       ; -0.042     ; 5.865      ;
; 14.106 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[3]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdmem_stm:rdmem_inst|dataoutr[3]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.804      ;
; 14.108 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[3]  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|dataoutr[3]                                            ; pll_clk90    ; pll_clk     ; 15.000       ; -0.098     ; 0.802      ;
; 14.110 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[10] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.858      ;
; 14.120 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[12] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.849      ;
; 14.124 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s2[4]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.844      ;
; 14.126 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[11] ; pll_clk      ; pll_clk     ; 20.000       ; -0.039     ; 5.843      ;
; 14.127 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[25] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 5.840      ;
; 14.129 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 5.842      ;
; 14.135 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[9]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.833      ;
; 14.137 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_s2[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[6]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.831      ;
; 14.137 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[1]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[16] ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 5.830      ;
; 14.138 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[19] ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 5.833      ;
; 14.147 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[2]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[28] ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 5.824      ;
; 14.147 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[3]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[3]  ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 5.824      ;
; 14.148 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_exe_op[0]              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[18] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.820      ;
; 14.148 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_alu_sub                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|M0_nxt_pc[31] ; pll_clk      ; pll_clk     ; 20.000       ; -0.040     ; 5.820      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.266      ;
; 48.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.231      ;
; 48.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.141      ;
; 48.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.087      ;
; 48.331 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.929      ;
; 48.353 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.907      ;
; 48.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.876      ;
; 48.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.749      ;
; 48.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.734      ;
; 48.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.726      ;
; 48.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.720      ;
; 48.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.583      ;
; 48.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.535      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.511      ;
; 48.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.487      ;
; 48.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.486      ;
; 48.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.469      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.437      ;
; 49.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.228      ;
; 49.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.174      ;
; 49.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.013      ;
; 49.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 0.881      ;
; 49.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 0.840      ;
; 49.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 0.761      ;
; 49.749 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.526      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.466 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.506      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.617 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.352      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.779 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.186      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.168      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.164      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.820 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.146      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.133      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.116      ;
; 96.889 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.082      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.892 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.080      ;
; 96.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.043      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.216      ; 0.452      ;
; 0.144 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.212      ; 0.457      ;
; 0.145 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|I_instr_word[23]                                                                              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_rkp1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_clk      ; pll_clk     ; 0.000        ; 0.213      ; 0.459      ;
; 0.149 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.214      ; 0.464      ;
; 0.150 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_umm1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.216      ; 0.467      ;
; 0.159 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.214      ; 0.474      ;
; 0.160 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.212      ; 0.473      ;
; 0.164 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.212      ; 0.477      ;
; 0.168 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2]  ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.212      ; 0.481      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[31]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[29]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[28]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[27]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[25]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[24]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                                            ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                                            ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                                                               ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[2]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                                                               ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[3]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                                                               ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[0]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                                                               ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|acc_counter[1]                                                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[7]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[6]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[5]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[4]                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                              ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                                                   ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                                                                   ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                                                                                                                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][107]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][107]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|has_pending_responses                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|has_pending_responses                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][27]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][1]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][2]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][2]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                    ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[0]                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[0]                                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][87]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][87]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][71]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][71]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][8]                                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][8]                                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][11]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][11]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][106]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][12]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][12]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|woverflow                                                                                                                                                          ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|woverflow                                                                                                                                                                                                            ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][14]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][14]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][18]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][18]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][19]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][19]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][24]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[4]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[4]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][25]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][25]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][26]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][26]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][29]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][29]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][23]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][23]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][15]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][15]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_am31:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|rvalid                                                                                                                                                             ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|rvalid                                                                                                                                                                                                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                               ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                                                                                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                            ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                            ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][70]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem[2][70]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                  ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                    ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[2]                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[2]                                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][87]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][87]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][71]                                                                                       ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][71]                                                                                                                                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                      ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|has_pending_responses                                                                ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|has_pending_responses                                                                                                                  ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[1]                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[1]                                                                                                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                     ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                                                                                              ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|csn                                                                                                     ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|csn                                                                                                                                                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|rwds_oe                                                                                                 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|wrmem_stm:wrmem_inst|rwds_oe                                                                                                                                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[47]                                                                                                                  ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|CA_sigr[47]                                                                                                                                                                    ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                                                                      ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|rdreg_stm:rdreg_inst|oe                                                                                                                                                        ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 0.296      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.302      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.296      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.300      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.301      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.302      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                                                                             ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.301      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.303      ;
; 0.185 ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.302      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.304      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.304      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.303      ;
; 0.187 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                         ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.303      ;
; 0.187 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.303      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.306      ;
; 0.188 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.304      ;
; 0.188 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.304      ;
; 0.188 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                        ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.304      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.305      ;
; 0.189 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.305      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.308      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.309      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.312      ;
; 0.195 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[36]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.195 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[5]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.196 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[37]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.197 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[8]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.198 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.198 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[40]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[10]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[15]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[40]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[37]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[4]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[11]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[14]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[6]                                                                                                                                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[38]                                                                                                                                                                                                                                          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[38]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_clk90'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.200 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[2] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.301      ;
; 10.200 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[4] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.301      ;
; 10.201 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[0] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.302      ;
; 10.201 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[3] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.302      ;
; 10.201 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[1] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.018      ; 0.301      ;
; 10.202 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[7] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.018      ; 0.302      ;
; 10.202 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[6] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.303      ;
; 10.202 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_l[5] ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; pll_clk90    ; pll_clk90   ; -10.000      ; 0.019      ; 0.303      ;
; 15.664 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFHI    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.077      ; 0.796      ;
; 15.701 ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|hyperram_controller:hc_inst|oe_clk                                                                              ; sys:sys_inst|hyperram_controller_top:hyperram_controller_0|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|ddio_outa[0]~DFFLO    ; pll_clk      ; pll_clk90   ; -15.000      ; 0.077      ; 0.832      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'pll_clk'                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.788 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                    ; pll_clk      ; pll_clk     ; 20.000       ; 0.113      ; 2.301      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[1]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.122      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[1]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[2]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.122      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[0]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[4]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[0]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[3]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[1]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[2]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[0]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|count[3]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|state[1]                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[2]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[2]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[0]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|pending_response_count[1]                                        ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[0]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[1]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_dest_id[2]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|last_channel[5]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_csr_clr                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.121      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|dcsr.cause[0]                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.122      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[25]                            ; pll_clk      ; pll_clk     ; 20.000       ; -0.038     ; 2.117      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[24]                            ; pll_clk      ; pll_clk     ; 20.000       ; -0.038     ; 2.117      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_data_manager_limiter|has_pending_responses                                            ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.126      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_shift_valid                         ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.121      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|shift_done ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|count[4]   ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|count[2]   ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|count[3]   ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|count[1]   ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.853 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|count[0]   ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.119      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][8]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][8]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1]            ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_channel[1]                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[30]                                                                                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.121      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]            ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[0]                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[1]                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[33]                                                                                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.121      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_dret                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.031     ; 2.123      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|has_pending_responses                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[62]                                                                                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.121      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][8]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|pending_response_count[2]                                 ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[14]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.028     ; 2.126      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|reset_shifter[15]                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_bus_req:read_cmd|bc_eq_0                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][4]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][4]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]             ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][13]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_timer_msip:timer_module|mtime[1]                                                                                                  ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.121      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][13]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_gpr_wr_en                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.031     ; 2.123      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem_used[2]                                                   ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_mem_op                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.031     ; 2.123      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][0]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]             ; pll_clk      ; pll_clk     ; 20.000       ; -0.029     ; 2.125      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_csr_set                             ; pll_clk      ; pll_clk     ; 20.000       ; -0.033     ; 2.121      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][0]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][6]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][6]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][6]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][8]                                                     ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][11]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][11]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][0]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][0]                                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_mret                                ; pll_clk      ; pll_clk     ; 20.000       ; -0.031     ; 2.123      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_E_stage:E_stage_inst|E_branch                              ; pll_clk      ; pll_clk     ; 20.000       ; -0.036     ; 2.118      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][19]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][19]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mcontrol.dmode                            ; pll_clk      ; pll_clk     ; 20.000       ; -0.037     ; 2.117      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][25]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][25]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][18]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][18]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[0][18]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][23]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][23]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][31]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][15]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][15]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|sys_intel_niosv_m_0_hart:hart|niosv_c_core:s_core.niosv_m_small_inst|niosv_c_csr:csr.csr_inst|mtvec.base[10]                            ; pll_clk      ; pll_clk     ; 20.000       ; -0.041     ; 2.113      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_dest_id[0]                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo|mem[0][30]                                                    ; pll_clk      ; pll_clk     ; 20.000       ; -0.032     ; 2.122      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_limiter|last_dest_id[2]                                           ; pll_clk      ; pll_clk     ; 20.000       ; -0.034     ; 2.120      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[2][25]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
; 17.854 ; sys:sys_inst|altera_reset_controller:rst_controller|r_sync_rst ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intel_niosv_m_0_dm_agent_agent_rdata_fifo|mem[1][25]                                                          ; pll_clk      ; pll_clk     ; 20.000       ; -0.027     ; 2.127      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.085      ;
; 49.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.085      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.470 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.505      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.477 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.497      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.568 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.405      ;
; 98.586 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.386      ;
; 98.586 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.386      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.660 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.311      ;
; 98.686 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.293      ;
; 98.686 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.293      ;
; 98.686 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.293      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.249      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.239      ;
; 98.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.245      ;
; 98.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.245      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
; 98.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.232      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.590      ;
; 0.475 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.591      ;
; 0.475 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.591      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.679      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.575 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.690      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.606 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.911      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.850      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.736 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.929      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.952      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|write_rsp                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.957      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.841 ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.964      ;
; 0.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.057      ;
; 0.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.057      ;
; 0.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.057      ;
; 0.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.057      ;
; 0.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.057      ;
; 0.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.064      ;
; 0.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.064      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.060      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.060      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.060      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sys:sys_inst|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.060      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'pll_clk'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[23]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[9]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[21]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|waitrequest_reset_override ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[1]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[1]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_csr_translator|wait_latency_counter[0]    ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[1][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|empty                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[7]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[2]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[3]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[4]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[0]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[6]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|rd_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|internal_out_valid             ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|full                           ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[22]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[29]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[18]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[17]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[8]                 ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[26]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.328      ;
; 1.205 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[0][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.323      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][106]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][70]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[4][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[3][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem[2][107]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.329      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[3]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[0]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.329      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|wr_ptr[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.329      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[4]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[24]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.329      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rsp_fifo|mem_used[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.322      ;
; 1.206 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[28]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.041      ; 1.329      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|full                          ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|internal_out_valid            ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_valid                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|empty                         ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.207 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|rd_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.029      ; 1.318      ;
; 1.208 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[2]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.318      ;
; 1.208 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[1]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.318      ;
; 1.208 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|wr_ptr[0]                     ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.318      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[2]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[4]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[5]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[8]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[10]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[11]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[12]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[13]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[14]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[7]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.212 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_csr_agent_rdata_fifo|out_payload[15]               ; pll_clk      ; pll_clk     ; 0.000        ; 0.028      ; 1.322      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.331      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.331      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.331      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                   ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.331      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                               ; pll_clk      ; pll_clk     ; 0.000        ; 0.036      ; 1.331      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[4][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.213 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[3][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.330      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][87]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[2][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[1]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_payload[25]                ; pll_clk      ; pll_clk     ; 0.000        ; 0.034      ; 1.330      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][70]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[3]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][71]                       ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[4]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rdata_fifo|out_valid                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.039      ; 1.335      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem_used[2]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[1][106]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hyperram_controller_0_s0_agent_rsp_fifo|mem[0][107]                      ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
; 1.214 ; sys:sys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hyperram_controller_0_s0_translator|wait_latency_counter[1]     ; pll_clk      ; pll_clk     ; 0.000        ; 0.035      ; 1.331      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                                                                                        ; Type ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 14.698 ; 16.000   ; 1.302  ; [get_registers *]                                                                                                                                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                ; max  ;
;  --           ; 14.698 ; 16.000   ; 1.302  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 15.103 ; 16.000   ; 0.897  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.545 ; 16.000   ; 0.455  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
;  --           ; 15.559 ; 16.000   ; 0.441  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.672 ; 16.000   ; 0.328  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; max  ;
;  --           ; 15.739 ; 16.000   ; 0.261  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; max  ;
; set_net_delay ; 15.293 ; 16.000   ; 0.707  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                                                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                      ; max  ;
;  --           ; 15.293 ; 16.000   ; 0.707  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 15.305 ; 16.000   ; 0.695  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                         ; max  ;
;  --           ; 15.321 ; 16.000   ; 0.679  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 15.332 ; 16.000   ; 0.668  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 15.342 ; 16.000   ; 0.658  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 15.346 ; 16.000   ; 0.654  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 15.352 ; 16.000   ; 0.648  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 15.385 ; 16.000   ; 0.615  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                         ; max  ;
;  --           ; 15.392 ; 16.000   ; 0.608  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 15.394 ; 16.000   ; 0.606  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 15.405 ; 16.000   ; 0.595  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 15.417 ; 16.000   ; 0.583  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 15.428 ; 16.000   ; 0.572  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                         ; max  ;
;  --           ; 15.433 ; 16.000   ; 0.567  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 15.443 ; 16.000   ; 0.557  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; max  ;
;  --           ; 15.444 ; 16.000   ; 0.556  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 15.444 ; 16.000   ; 0.556  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                         ; max  ;
;  --           ; 15.446 ; 16.000   ; 0.554  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 15.447 ; 16.000   ; 0.553  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 15.447 ; 16.000   ; 0.553  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 15.460 ; 16.000   ; 0.540  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 15.477 ; 16.000   ; 0.523  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                         ; max  ;
;  --           ; 15.478 ; 16.000   ; 0.522  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 15.481 ; 16.000   ; 0.519  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                          ; max  ;
;  --           ; 15.482 ; 16.000   ; 0.518  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 15.482 ; 16.000   ; 0.518  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 15.484 ; 16.000   ; 0.516  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 15.486 ; 16.000   ; 0.514  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 15.489 ; 16.000   ; 0.511  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 15.489 ; 16.000   ; 0.511  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
;  --           ; 15.490 ; 16.000   ; 0.510  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                         ; max  ;
;  --           ; 15.492 ; 16.000   ; 0.508  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                         ; max  ;
;  --           ; 15.492 ; 16.000   ; 0.508  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                         ; max  ;
;  --           ; 15.493 ; 16.000   ; 0.507  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                         ; max  ;
;  --           ; 15.495 ; 16.000   ; 0.505  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 15.496 ; 16.000   ; 0.504  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                         ; max  ;
;  --           ; 15.501 ; 16.000   ; 0.499  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                         ; max  ;
;  --           ; 15.503 ; 16.000   ; 0.497  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                         ; max  ;
;  --           ; 15.504 ; 16.000   ; 0.496  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                         ; max  ;
;  --           ; 15.504 ; 16.000   ; 0.496  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 15.505 ; 16.000   ; 0.495  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 15.507 ; 16.000   ; 0.493  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 15.520 ; 16.000   ; 0.480  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                         ; max  ;
;  --           ; 15.521 ; 16.000   ; 0.479  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                         ; max  ;
;  --           ; 15.550 ; 16.000   ; 0.450  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                         ; max  ;
;  --           ; 15.552 ; 16.000   ; 0.448  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                          ; max  ;
;  --           ; 15.564 ; 16.000   ; 0.436  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                         ; max  ;
;  --           ; 15.588 ; 16.000   ; 0.412  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                         ; max  ;
;  --           ; 15.588 ; 16.000   ; 0.412  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                         ; max  ;
;  --           ; 15.589 ; 16.000   ; 0.411  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.591 ; 16.000   ; 0.409  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                          ; max  ;
;  --           ; 15.601 ; 16.000   ; 0.399  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.601 ; 16.000   ; 0.399  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                         ; max  ;
;  --           ; 15.651 ; 16.000   ; 0.349  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                         ; max  ;
;  --           ; 15.652 ; 16.000   ; 0.348  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.653 ; 16.000   ; 0.347  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                          ; max  ;
;  --           ; 15.654 ; 16.000   ; 0.346  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                         ; max  ;
;  --           ; 15.655 ; 16.000   ; 0.345  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                         ; max  ;
;  --           ; 15.655 ; 16.000   ; 0.345  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.658 ; 16.000   ; 0.342  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                         ; max  ;
;  --           ; 15.659 ; 16.000   ; 0.341  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                         ; max  ;
;  --           ; 15.659 ; 16.000   ; 0.341  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                         ; max  ;
;  --           ; 15.660 ; 16.000   ; 0.340  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.660 ; 16.000   ; 0.340  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                          ; max  ;
;  --           ; 15.663 ; 16.000   ; 0.337  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                         ; max  ;
;  --           ; 15.664 ; 16.000   ; 0.336  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                         ; max  ;
;  --           ; 15.671 ; 16.000   ; 0.329  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                          ; max  ;
;  --           ; 15.673 ; 16.000   ; 0.327  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                         ; max  ;
;  --           ; 15.674 ; 16.000   ; 0.326  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                          ; max  ;
;  --           ; 15.681 ; 16.000   ; 0.319  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                          ; max  ;
;  --           ; 15.681 ; 16.000   ; 0.319  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                          ; max  ;
;  --           ; 15.742 ; 16.000   ; 0.258  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                         ; max  ;
;  --           ; 15.743 ; 16.000   ; 0.257  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                         ; max  ;
;  --           ; 15.745 ; 16.000   ; 0.255  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                         ; max  ;
;  --           ; 15.745 ; 16.000   ; 0.255  ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; sys:sys_inst|sys_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                          ; max  ;
+---------------+--------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 81
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
Worst Case Available Settling Time: 38.509 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+--------+--------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack     ; 2.581  ; 0.135  ; 15.500   ; 0.472   ; 9.424               ;
;  altera_reserved_tck ; 45.258 ; 0.178  ; 47.937   ; 0.472   ; 49.467              ;
;  pll_clk             ; 3.745  ; 0.135  ; 15.500   ; 1.205   ; 9.642               ;
;  pll_clk90           ; 2.581  ; 10.200 ; N/A      ; N/A     ; 9.675               ;
;  refclk              ; N/A    ; N/A    ; N/A      ; N/A     ; 9.424               ;
;  rwds                ; N/A    ; N/A    ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS      ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk             ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk90           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  refclk              ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  rwds                ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ckout               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ckoutn              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; csn                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rstn                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rwds                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[1]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[2]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[3]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[4]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[5]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[6]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; dq[7]                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; rwds                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; refclk                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ckout               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; ckoutn              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; csn                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; rstn                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[3]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; rwds                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.09e-09 V                   ; 1.69 V              ; -0.0209 V           ; 0.054 V                              ; 0.028 V                              ; 3.37e-10 s                  ; 3.53e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.09e-09 V                  ; 1.69 V             ; -0.0209 V          ; 0.054 V                             ; 0.028 V                             ; 3.37e-10 s                 ; 3.53e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.03e-09 V                   ; 2.34 V              ; -0.00739 V          ; 0.104 V                              ; 0.122 V                              ; 7.84e-10 s                  ; 1.64e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.03e-09 V                  ; 2.34 V             ; -0.00739 V         ; 0.104 V                             ; 0.122 V                             ; 7.84e-10 s                 ; 1.64e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ckout               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; ckoutn              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; csn                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; rstn                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[3]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; rwds                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 8.82e-07 V                   ; 1.67 V              ; -0.00387 V          ; 0.013 V                              ; 0.008 V                              ; 5.03e-10 s                  ; 5.18e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 8.82e-07 V                  ; 1.67 V             ; -0.00387 V         ; 0.013 V                             ; 0.008 V                             ; 5.03e-10 s                 ; 5.18e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.59e-06 V                   ; 2.33 V              ; 6.59e-06 V          ; 0.016 V                              ; 0.044 V                              ; 1.11e-09 s                  ; 2.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.59e-06 V                  ; 2.33 V             ; 6.59e-06 V         ; 0.016 V                             ; 0.044 V                             ; 1.11e-09 s                 ; 2.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ckout               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; ckoutn              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; csn                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; rstn                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[3]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; rwds                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.27e-09 V                   ; 1.96 V              ; -0.0898 V           ; 0.091 V                              ; 0.113 V                              ; 2.48e-10 s                  ; 2.38e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.27e-09 V                  ; 1.96 V             ; -0.0898 V          ; 0.091 V                             ; 0.113 V                             ; 2.48e-10 s                 ; 2.38e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.46e-08 V                   ; 2.67 V              ; -0.0172 V           ; 0.143 V                              ; 0.169 V                              ; 6.3e-10 s                   ; 1.4e-09 s                   ; No                         ; No                         ; 2.62 V                      ; 1.46e-08 V                  ; 2.67 V             ; -0.0172 V          ; 0.143 V                             ; 0.169 V                             ; 6.3e-10 s                  ; 1.4e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5021       ; 0          ; 43       ; 2        ;
; pll_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; pll_clk             ; false path ; false path ; 0        ; 0        ;
; pll_clk             ; pll_clk             ; 500517     ; 0          ; 0        ; 0        ;
; pll_clk90           ; pll_clk             ; 32         ; 0          ; 0        ; 0        ;
; rwds                ; pll_clk             ; 29         ; 29         ; 0        ; 0        ;
; pll_clk             ; pll_clk90           ; 2          ; 0          ; 0        ; 0        ;
; pll_clk90           ; pll_clk90           ; 0          ; 8          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5021       ; 0          ; 43       ; 2        ;
; pll_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; pll_clk             ; false path ; false path ; 0        ; 0        ;
; pll_clk             ; pll_clk             ; 500517     ; 0          ; 0        ; 0        ;
; pll_clk90           ; pll_clk             ; 32         ; 0          ; 0        ; 0        ;
; rwds                ; pll_clk             ; 29         ; 29         ; 0        ; 0        ;
; pll_clk             ; pll_clk90           ; 2          ; 0          ; 0        ; 0        ;
; pll_clk90           ; pll_clk90           ; 0          ; 8          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 190        ; 0        ; 2        ; 0        ;
; pll_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; pll_clk             ; pll_clk             ; 886        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 190        ; 0        ; 2        ; 0        ;
; pll_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; pll_clk             ; pll_clk             ; 886        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 72    ; 72   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+--------------------------------------------------------------------------------------+---------------------+-----------+-------------+
; Target                                                                               ; Clock               ; Type      ; Status      ;
+--------------------------------------------------------------------------------------+---------------------+-----------+-------------+
; altera_reserved_tck                                                                  ; altera_reserved_tck ; Base      ; Constrained ;
; refclk                                                                               ; refclk              ; Base      ; Constrained ;
; rwds                                                                                 ; rwds                ; Base      ; Constrained ;
; sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk             ; Generated ; Constrained ;
; sys_inst|hyperram_controller_0|pll2_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk90           ; Generated ; Constrained ;
+--------------------------------------------------------------------------------------+---------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ckout               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ckoutn              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; csn                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ckout               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ckoutn              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; csn                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Wed Apr  9 17:54:48 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 34 assignments for entity "niosv_reset_controller" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'sys/synthesis/submodules/top.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at top.out.sdc(75): clock could not be matched with a clock File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 75
Warning (332049): Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 75
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {csn}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 75
Warning (332049): Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 76
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[0]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 76
Warning (332049): Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 77
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[1]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 77
Warning (332049): Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 78
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[2]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 78
Warning (332049): Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 79
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[3]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 79
Warning (332049): Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 80
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[4]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 81
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[5]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 82
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[6]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 83
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[7]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc Line: 83
Info (332104): Reading SDC File: 'c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/rosdiabdulsaid/desktop/prj/c10lp/hyperram_controller/db/ip/sys/submodules/top.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332043): Overwriting existing clock: refclk
Warning (332043): Overwriting existing clock: rwds
Warning (332043): Overwriting existing clock: pll_clk
Warning (332043): Overwriting existing clock: pll_clk90
Warning (332174): Ignored filter at top.out.sdc(75): clock could not be matched with a clock File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 75
Warning (332049): Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 75
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {csn}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 75
Warning (332049): Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 76
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[0]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 76
Warning (332049): Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 77
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[1]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 77
Warning (332049): Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 78
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[2]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 78
Warning (332049): Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 79
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[3]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 79
Warning (332049): Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 80
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[4]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 81
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[5]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 82
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[6]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 83
    Info (332050): set_output_delay -add_delay -rise -max -clock [get_clocks {clock}]  1.000 [get_ports {dq[7]}] File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sys/submodules/top.out.sdc Line: 83
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From rwds (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From rwds (Fall) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Fall) to pll_clk90 (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 2.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.581               0.000 pll_clk90 
    Info (332119):     3.745               0.000 pll_clk 
    Info (332119):    45.258               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 pll_clk 
    Info (332119):     0.417               0.000 altera_reserved_tck 
    Info (332119):    10.414               0.000 pll_clk90 
Info (332146): Worst-case recovery slack is 15.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.500               0.000 pll_clk 
    Info (332119):    47.937               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.018               0.000 altera_reserved_tck 
    Info (332119):     2.517               0.000 pll_clk 
Info (332146): Worst-case minimum pulse width slack is 9.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.671               0.000 pll_clk 
    Info (332119):     9.675               0.000 pll_clk90 
    Info (332119):     9.784               0.000 refclk 
    Info (332119):    10.000               0.000 rwds 
    Info (332119):    49.585               0.000 altera_reserved_tck 
Info (332163): Slow 1200mV 100C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay 13.441 16.000  2.559 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 14.535 16.000  1.465 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 81
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
    Info (332114): Worst Case Available Settling Time: 36.785 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From rwds (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From rwds (Fall) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Fall) to pll_clk90 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.859               0.000 pll_clk90 
    Info (332119):     4.961               0.000 pll_clk 
    Info (332119):    45.856               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 pll_clk 
    Info (332119):     0.344               0.000 altera_reserved_tck 
    Info (332119):    10.356               0.000 pll_clk90 
Info (332146): Worst-case recovery slack is 16.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.048               0.000 pll_clk 
    Info (332119):    48.325               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 altera_reserved_tck 
    Info (332119):     2.162               0.000 pll_clk 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 pll_clk 
    Info (332119):     9.678               0.000 pll_clk90 
    Info (332119):     9.785               0.000 refclk 
    Info (332119):    10.000               0.000 rwds 
    Info (332119):    49.502               0.000 altera_reserved_tck 
Info (332163): Slow 1200mV -40C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay 13.699 16.000  2.301 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 14.691 16.000  1.309 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 81
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
    Info (332114): Worst Case Available Settling Time: 37.139 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From rwds (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From rwds (Fall) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Rise) to pll_clk (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)
    Critical Warning (332169): From pll_clk90 (Fall) to pll_clk90 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.845               0.000 pll_clk90 
    Info (332119):     6.680               0.000 pll_clk 
    Info (332119):    47.994               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 pll_clk 
    Info (332119):     0.178               0.000 altera_reserved_tck 
    Info (332119):    10.200               0.000 pll_clk90 
Info (332146): Worst-case recovery slack is 17.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.788               0.000 pll_clk 
    Info (332119):    49.182               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.472               0.000 altera_reserved_tck 
    Info (332119):     1.205               0.000 pll_clk 
Info (332146): Worst-case minimum pulse width slack is 9.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.424               0.000 refclk 
    Info (332119):     9.715               0.000 pll_clk 
    Info (332119):     9.755               0.000 pll_clk90 
    Info (332119):    10.000               0.000 rwds 
    Info (332119):    49.467               0.000 altera_reserved_tck 
Info (332163): Fast 1200mV -40C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay 14.698 16.000  1.302 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 15.293 16.000  0.707 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 81 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 81
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.951
    Info (332114): Worst Case Available Settling Time: 38.509 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Wed Apr  9 17:54:56 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


