---
title: "2025-08-28"
tags:
    - Study
    - System Verilog
date: "2025-08-28"
thumbnail: "/assets/img/thumbnail/SystemVerilog.png"
bookmark: true
---

# APB Type RAM Design
---
Address 기준으로 broadcast 하는 구조 : BUS 구조


# GPIO Design
---
