// Seed: 4034805564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign {id_13, 1} = 1;
  wire id_14;
  parameter id_15 = 1;
  logic [-1 'h0 -  1 'b0 : -1] id_16;
  logic id_17;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output logic id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7
);
  wire id_9;
  parameter id_10 = !1;
  always @(1 or posedge -1) begin : LABEL_0
    id_3 <= -1'd0;
  end
  parameter id_11 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
  wire id_12;
  logic [1 : 1 'h0] id_13;
endmodule
