\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces High-Level Block Diagram\relax }}{1}{figure.caption.1}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:bd}{{1}{1}{High-Level Block Diagram\relax }{figure.caption.1}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Intel Cyclone V GT FPGAs\relax }}{1}{table.caption.2}\protected@file@percent }
\newlabel{tab:fpga_intel}{{1}{1}{Intel Cyclone V GT FPGAs\relax }{table.caption.2}{}}
\gdef \@abspage@last{1}
\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}{section.1}\protected@file@percent }
\newlabel{sec:intro}{{1}{1}{Introduction}{section.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces IP Core Symbol}}{1}{figure.1}\protected@file@percent }
\newlabel{fig:symbol}{{1}{1}{IP Core Symbol}{figure.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}Features}{1}{subsection.1.1}\protected@file@percent }
\newlabel{sec:feat}{{1.1}{1}{Features}{subsection.1.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}Benefits}{2}{subsection.1.2}\protected@file@percent }
\newlabel{sec:benef}{{1.2}{2}{Benefits}{subsection.1.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3}Deliverables}{2}{subsection.1.3}\protected@file@percent }
\newlabel{sec:deliv}{{1.3}{2}{Deliverables}{subsection.1.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Description}{2}{section.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Block Diagram}{2}{subsection.2.1}\protected@file@percent }
\newlabel{sec:bdd}{{2.1}{2}{Block Diagram}{subsection.2.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces High-Level Block Diagram}}{2}{figure.2}\protected@file@percent }
\newlabel{fig:bd}{{2}{2}{High-Level Block Diagram}{figure.2}{}}
\gdef \LT@i {\LT@entry 
    {1}{100.34946pt}\LT@entry 
    {1}{29.61983pt}\LT@entry 
    {1}{29.57991pt}\LT@entry 
    {1}{31.84982pt}\LT@entry 
    {1}{268.4748pt}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Configuration}{3}{subsection.2.2}\protected@file@percent }
\newlabel{sec:ipconfig}{{2.2}{3}{Configuration}{subsection.2.2}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.2.1}Parameters}{3}{subsubsection.2.2.1}\protected@file@percent }
\newlabel{sec:cp}{{2.2.1}{3}{Parameters}{subsubsection.2.2.1}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{Configuration Parameters}}{3}{table.1}\protected@file@percent }
\newlabel{tab:sp}{{1}{3}{Configuration Parameters}{table.1}{}}
\gdef \LT@ii {\LT@entry 
    {1}{39.62973pt}\LT@entry 
    {1}{56.13943pt}\LT@entry 
    {1}{40.16975pt}\LT@entry 
    {1}{311.15393pt}}
\gdef \LT@iii {\LT@entry 
    {1}{40.02972pt}\LT@entry 
    {1}{55.73944pt}\LT@entry 
    {1}{224.98859pt}\LT@entry 
    {1}{194.49745pt}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Interface Signals}{4}{subsection.2.3}\protected@file@percent }
\newlabel{sec:ifsig}{{2.3}{4}{Interface Signals}{subsection.2.3}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{General Interface Signals}}{4}{table.2}\protected@file@percent }
\newlabel{gen_tab:is}{{2}{4}{General Interface Signals}{table.2}{}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{Front-End Interface Signals}}{4}{table.3}\protected@file@percent }
\newlabel{tab:if_fe}{{3}{4}{Front-End Interface Signals}{table.3}{}}
\gdef \LT@iv {\LT@entry 
    {1}{76.68929pt}\LT@entry 
    {1}{55.73944pt}\LT@entry 
    {1}{40.16975pt}\LT@entry 
    {1}{311.15393pt}}
\gdef \LT@v {\LT@entry 
    {1}{54.19954pt}\LT@entry 
    {1}{55.73944pt}\LT@entry 
    {1}{128.47902pt}\LT@entry 
    {1}{288.39163pt}}
\gdef \LT@vi {\LT@entry 
    {1}{68.43967pt}\LT@entry 
    {1}{55.73944pt}\LT@entry 
    {1}{77.36949pt}\LT@entry 
    {1}{288.39163pt}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{Invalidate and Write-Through Buffer Empty Chain Interface Signals}}{5}{table.4}\protected@file@percent }
\newlabel{tab:if_ie}{{4}{5}{Invalidate and Write-Through Buffer Empty Chain Interface Signals}{table.4}{}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{Native Back-End Interface Signals}}{5}{table.5}\protected@file@percent }
\newlabel{tab:if_be_native}{{5}{5}{Native Back-End Interface Signals}{table.5}{}}
\@writefile{lot}{\contentsline {table}{\numberline {6}{Back-End Interface Signals}}{5}{table.6}\protected@file@percent }
\newlabel{tab:if_be}{{6}{5}{Back-End Interface Signals}{table.6}{}}
\gdef \LT@vii {\LT@entry 
    {1}{132.19908pt}\LT@entry 
    {1}{31.8398pt}\LT@entry 
    {1}{35.62984pt}\LT@entry 
    {1}{31.28975pt}\LT@entry 
    {1}{35.16228pt}\LT@entry 
    {1}{168.89014pt}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}Software Accessible Registers}{6}{subsection.2.4}\protected@file@percent }
\newlabel{sec:swreg}{{2.4}{6}{Software Accessible Registers}{subsection.2.4}{}}
\@writefile{lot}{\contentsline {table}{\numberline {7}{Software Accessible Registers}}{6}{table.7}\protected@file@percent }
\newlabel{tab:sw_tx}{{7}{6}{Software Accessible Registers}{table.7}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Usage}{7}{section.3}\protected@file@percent }
\newlabel{sec:inst}{{3}{7}{Usage}{section.3}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Core Instance and Required Surrounding Blocks}}{7}{figure.3}\protected@file@percent }
\newlabel{fig:inst}{{3}{7}{Core Instance and Required Surrounding Blocks}{figure.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}Simulation}{8}{subsection.3.1}\protected@file@percent }
\newlabel{sec:tbbd}{{3.1}{8}{Simulation}{subsection.3.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Testbench Block Diagram}}{8}{figure.4}\protected@file@percent }
\newlabel{fig:tbbd}{{4}{8}{Testbench Block Diagram}{figure.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Implementation Results}{9}{section.4}\protected@file@percent }
\newlabel{sec:results}{{4}{9}{Implementation Results}{section.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}FPGA}{9}{subsection.4.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {8}{\ignorespaces Intel Cyclone V GT FPGAs}}{9}{table.8}\protected@file@percent }
\newlabel{tab:fpga_intel}{{8}{9}{Intel Cyclone V GT FPGAs}{table.8}{}}
\gdef \@abspage@last{15}
