// Seed: 2878687403
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3, id_4;
  tri id_5, id_6 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    input tri id_13,
    output wire id_14
    , id_22,
    output logic id_15,
    output wand id_16,
    output tri0 id_17,
    input supply0 id_18,
    output tri id_19,
    output tri id_20
);
  initial begin : LABEL_0
    if (id_3) id_15 <= 1;
  end
  module_0 modCall_1 (
      id_9,
      id_10
  );
endmodule
