#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  7 18:18:57 2024
# Process ID: 37492
# Current directory: E:/Vivado_Project/CPU3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62324 E:\Vivado_Project\CPU3\CPU3.xpr
# Log file: E:/Vivado_Project/CPU3/vivado.log
# Journal file: E:/Vivado_Project/CPU3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/CPU3/CPU3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 862.125 ; gain = 107.844
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:314]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:314]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:317]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:317]
ERROR: [VRFC 10-1040] module CPU3 ignored due to previous errors [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:314]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:314]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:317]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:317]
ERROR: [VRFC 10-1040] module CPU3 ignored due to previous errors [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1148.609 ; gain = 4.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1158.320 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1159.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.062 ; gain = 2.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1169.359 ; gain = 5.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
ERROR: [VRFC 10-1280] procedural assignment to a non-register ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:249]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:249]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:251]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:251]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:257]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:257]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:261]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:261]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:263]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:263]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:265]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:265]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:267]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:267]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:270]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:270]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:271]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:271]
ERROR: [VRFC 10-1280] procedural assignment to a non-register next_ST is not permitted, left-hand side should be reg/integer/time/genvar [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:272]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.359 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1171.887 ; gain = 2.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.883 ; gain = 1.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1177.449 ; gain = 1.785
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1177.531 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 19:23:22 2024...
