# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 37
attribute \top 1
attribute \src "dut.sv:1.1-23.10"
module \simple_always_ifelse
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:4.33-4.36"
  wire input 1 \clk
  attribute \src "dut.sv:7.33-7.39"
  wire width 32 output 4 \result
  attribute \src "dut.sv:5.33-5.38"
  wire input 2 \rst_n
  attribute \src "dut.sv:6.35-6.46"
  wire width 8 input 3 \unit_result
  connect \result 0
end
