Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa_tb_isim_beh.exe -prj C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa_tb_beh.prj work.z_sqcsa_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_2_1_mux.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/a_full_adder.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_csa_stage.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_m_sca_stage.v" into library work
WARNING:HDLCompiler:248 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_m_sca_stage.v" Line 38: Block identifier is required on this block
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa.v" into library work
WARNING:HDLCompiler:248 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa.v" Line 42: Block identifier is required on this block
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa_tb.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa_tb.v" Line 48: Constant value is truncated to fit in <135> bits.
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_csa_stage.v" Line 30: Size mismatch in connection of port <c_in>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_csa_stage.v" Line 29: Size mismatch in connection of port <c_in>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module a_full_adder
Compiling module z_2_1_mux
Compiling module z_csa_stage
Compiling module z_m_sca_stage(m=2)
Compiling module z_m_sca_stage(m=3)
Compiling module z_m_sca_stage(m=4)
Compiling module z_m_sca_stage(m=5)
Compiling module z_m_sca_stage(m=6)
Compiling module z_m_sca_stage(m=7)
Compiling module z_m_sca_stage(m=8)
Compiling module z_m_sca_stage(m=9)
Compiling module z_m_sca_stage(m=10)
Compiling module z_m_sca_stage(m=11)
Compiling module z_m_sca_stage(m=12)
Compiling module z_m_sca_stage(m=13)
Compiling module z_m_sca_stage(m=14)
Compiling module z_m_sca_stage(m=15)
Compiling module z_m_sca_stage(m=16)
Compiling module z_sqcsa_default
Compiling module z_sqcsa_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 21 Verilog Units
Built simulation executable C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/Abdulla-PROJECT1/Abdulla-PROJECT1/project1-abdulla/project1-abdulla/z_sqcsa_tb_isim_beh.exe
Fuse Memory Usage: 26480 KB
Fuse CPU Usage: 437 ms
