$date
	Wed Mar 17 09:25:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_test $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! Cout $end
$var wire 1 " S $end
$var wire 1 & hs2 $end
$var wire 1 ' hs1 $end
$var wire 1 ( hc2 $end
$var wire 1 ) hc1 $end
$scope module U0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ) Cout $end
$var wire 1 ' S $end
$upscope $end
$scope module U1 $end
$var wire 1 % A $end
$var wire 1 ' B $end
$var wire 1 ( Cout $end
$var wire 1 & S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1&
1%
#20
1'
1"
1&
1$
0%
#30
1!
1(
0"
0&
1%
#40
0!
0(
1"
1&
1#
0$
0%
#50
1!
1(
0"
0&
1%
#60
1)
0'
0(
0"
0&
1$
0%
#70
1"
1&
1%
#80
