\hypertarget{group__RCC__APB1RSTR__Bit__Positions}{}\doxysection{RCC\+\_\+\+APB1\+RSTR Bit Position Definitions}
\label{group__RCC__APB1RSTR__Bit__Positions}\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+APB1\+RSTR register.  


Collaboration diagram for RCC\+\_\+\+APB1\+RSTR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1RSTR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gac0603be12ce449d4dece8265deeb1c8b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga8890b2d7f86e0136a32409427b25b51e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga48e75b6d94acd4ace9bf92aacef67c2b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga4c0c392375118e130e3e3208ab99b0d4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gaae5bf63c05aab56927dad130f2eae0e2}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga838da6a6cc48c99037464044bec85c07}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga837ac34a97050c783d680d395be91b3f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga1da0ca6c573e2c33b46f22921aa546d4}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga12f249cdf93105441e5375f5f85b89de}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga20176ff20fae842440bff9788cea477c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga405e469e37a9e664d74a59783b4496d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga3d5c47116fc059163a9af5420339b879}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga10846caaac27b433a07b4cf124541096}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga90320ecf748db6ba3df641ce3ceb8fd0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gaa9569d8fd249496aac9f15f2e300a42c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gacae2139059d70d3567cdb340d8896490}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5}}~20
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga023830ce6d45b6317c0e173aff0fb2ba}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga5723ae1df8b4a9636b705f92fc01f61e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gad412001efa6fc10c5694d51ae734d9f9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga38f4095012f92c3e4cb64741ca77fdeb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga5a00f71ee4df9cb70b530bd3b2146557}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga382ebffd56fdd11e2c2e68ce08a444d9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_gac504bd9df49ea48373dbe122fe1df230}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga2cc39ade6618f1d76c106866bb2a46b1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__APB1RSTR__Bit__Positions_ga7ee0d231723745bf48c0fd49f34088d1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8}}~31
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+APB1\+RSTR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga38f4095012f92c3e4cb64741ca77fdeb}\label{group__RCC__APB1RSTR__Bit__Positions_ga38f4095012f92c3e4cb64741ca77fdeb}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_CAN1@{RCC\_APB1RSTR\_CAN1}}
\index{RCC\_APB1RSTR\_CAN1@{RCC\_APB1RSTR\_CAN1}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CAN1}{RCC\_APB1RSTR\_CAN1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1~25}

CAN1 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga5a00f71ee4df9cb70b530bd3b2146557}\label{group__RCC__APB1RSTR__Bit__Positions_ga5a00f71ee4df9cb70b530bd3b2146557}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_CAN2@{RCC\_APB1RSTR\_CAN2}}
\index{RCC\_APB1RSTR\_CAN2@{RCC\_APB1RSTR\_CAN2}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CAN2}{RCC\_APB1RSTR\_CAN2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2~26}

CAN2 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gac504bd9df49ea48373dbe122fe1df230}\label{group__RCC__APB1RSTR__Bit__Positions_gac504bd9df49ea48373dbe122fe1df230}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_DAC@{RCC\_APB1RSTR\_DAC}}
\index{RCC\_APB1RSTR\_DAC@{RCC\_APB1RSTR\_DAC}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_DAC}{RCC\_APB1RSTR\_DAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+DAC~29}

DAC Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga023830ce6d45b6317c0e173aff0fb2ba}\label{group__RCC__APB1RSTR__Bit__Positions_ga023830ce6d45b6317c0e173aff0fb2ba}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_I2C1@{RCC\_APB1RSTR\_I2C1}}
\index{RCC\_APB1RSTR\_I2C1@{RCC\_APB1RSTR\_I2C1}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C1}{RCC\_APB1RSTR\_I2C1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1~21}

I2\+C1 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga5723ae1df8b4a9636b705f92fc01f61e}\label{group__RCC__APB1RSTR__Bit__Positions_ga5723ae1df8b4a9636b705f92fc01f61e}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_I2C2@{RCC\_APB1RSTR\_I2C2}}
\index{RCC\_APB1RSTR\_I2C2@{RCC\_APB1RSTR\_I2C2}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C2}{RCC\_APB1RSTR\_I2C2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2~22}

I2\+C2 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gad412001efa6fc10c5694d51ae734d9f9}\label{group__RCC__APB1RSTR__Bit__Positions_gad412001efa6fc10c5694d51ae734d9f9}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_I2C3@{RCC\_APB1RSTR\_I2C3}}
\index{RCC\_APB1RSTR\_I2C3@{RCC\_APB1RSTR\_I2C3}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C3}{RCC\_APB1RSTR\_I2C3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3~23}

I2\+C3 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga382ebffd56fdd11e2c2e68ce08a444d9}\label{group__RCC__APB1RSTR__Bit__Positions_ga382ebffd56fdd11e2c2e68ce08a444d9}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_PWR@{RCC\_APB1RSTR\_PWR}}
\index{RCC\_APB1RSTR\_PWR@{RCC\_APB1RSTR\_PWR}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_PWR}{RCC\_APB1RSTR\_PWR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWR~28}

Power Interface Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga405e469e37a9e664d74a59783b4496d1}\label{group__RCC__APB1RSTR__Bit__Positions_ga405e469e37a9e664d74a59783b4496d1}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_SPI2@{RCC\_APB1RSTR\_SPI2}}
\index{RCC\_APB1RSTR\_SPI2@{RCC\_APB1RSTR\_SPI2}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI2}{RCC\_APB1RSTR\_SPI2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2~14}

SPI2 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga3d5c47116fc059163a9af5420339b879}\label{group__RCC__APB1RSTR__Bit__Positions_ga3d5c47116fc059163a9af5420339b879}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_SPI3@{RCC\_APB1RSTR\_SPI3}}
\index{RCC\_APB1RSTR\_SPI3@{RCC\_APB1RSTR\_SPI3}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI3}{RCC\_APB1RSTR\_SPI3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3~15}

SPI3 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga837ac34a97050c783d680d395be91b3f}\label{group__RCC__APB1RSTR__Bit__Positions_ga837ac34a97050c783d680d395be91b3f}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM12@{RCC\_APB1RSTR\_TIM12}}
\index{RCC\_APB1RSTR\_TIM12@{RCC\_APB1RSTR\_TIM12}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM12}{RCC\_APB1RSTR\_TIM12}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12~6}

TIM12 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga1da0ca6c573e2c33b46f22921aa546d4}\label{group__RCC__APB1RSTR__Bit__Positions_ga1da0ca6c573e2c33b46f22921aa546d4}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM13@{RCC\_APB1RSTR\_TIM13}}
\index{RCC\_APB1RSTR\_TIM13@{RCC\_APB1RSTR\_TIM13}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM13}{RCC\_APB1RSTR\_TIM13}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13~7}

TIM13 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga12f249cdf93105441e5375f5f85b89de}\label{group__RCC__APB1RSTR__Bit__Positions_ga12f249cdf93105441e5375f5f85b89de}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM14@{RCC\_APB1RSTR\_TIM14}}
\index{RCC\_APB1RSTR\_TIM14@{RCC\_APB1RSTR\_TIM14}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM14}{RCC\_APB1RSTR\_TIM14}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14~8}

TIM14 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gac0603be12ce449d4dece8265deeb1c8b}\label{group__RCC__APB1RSTR__Bit__Positions_gac0603be12ce449d4dece8265deeb1c8b}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM2@{RCC\_APB1RSTR\_TIM2}}
\index{RCC\_APB1RSTR\_TIM2@{RCC\_APB1RSTR\_TIM2}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM2}{RCC\_APB1RSTR\_TIM2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2~0}

TIM2 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga8890b2d7f86e0136a32409427b25b51e}\label{group__RCC__APB1RSTR__Bit__Positions_ga8890b2d7f86e0136a32409427b25b51e}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM3@{RCC\_APB1RSTR\_TIM3}}
\index{RCC\_APB1RSTR\_TIM3@{RCC\_APB1RSTR\_TIM3}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM3}{RCC\_APB1RSTR\_TIM3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3~1}

TIM3 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga48e75b6d94acd4ace9bf92aacef67c2b}\label{group__RCC__APB1RSTR__Bit__Positions_ga48e75b6d94acd4ace9bf92aacef67c2b}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM4@{RCC\_APB1RSTR\_TIM4}}
\index{RCC\_APB1RSTR\_TIM4@{RCC\_APB1RSTR\_TIM4}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM4}{RCC\_APB1RSTR\_TIM4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4~2}

TIM4 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga4c0c392375118e130e3e3208ab99b0d4}\label{group__RCC__APB1RSTR__Bit__Positions_ga4c0c392375118e130e3e3208ab99b0d4}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM5@{RCC\_APB1RSTR\_TIM5}}
\index{RCC\_APB1RSTR\_TIM5@{RCC\_APB1RSTR\_TIM5}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM5}{RCC\_APB1RSTR\_TIM5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5~3}

TIM5 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gaae5bf63c05aab56927dad130f2eae0e2}\label{group__RCC__APB1RSTR__Bit__Positions_gaae5bf63c05aab56927dad130f2eae0e2}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM6@{RCC\_APB1RSTR\_TIM6}}
\index{RCC\_APB1RSTR\_TIM6@{RCC\_APB1RSTR\_TIM6}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM6}{RCC\_APB1RSTR\_TIM6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6~4}

TIM6 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga838da6a6cc48c99037464044bec85c07}\label{group__RCC__APB1RSTR__Bit__Positions_ga838da6a6cc48c99037464044bec85c07}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_TIM7@{RCC\_APB1RSTR\_TIM7}}
\index{RCC\_APB1RSTR\_TIM7@{RCC\_APB1RSTR\_TIM7}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM7}{RCC\_APB1RSTR\_TIM7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7~5}

TIM7 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gaa9569d8fd249496aac9f15f2e300a42c}\label{group__RCC__APB1RSTR__Bit__Positions_gaa9569d8fd249496aac9f15f2e300a42c}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_UART4@{RCC\_APB1RSTR\_UART4}}
\index{RCC\_APB1RSTR\_UART4@{RCC\_APB1RSTR\_UART4}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART4}{RCC\_APB1RSTR\_UART4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4~19}

UART4 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_gacae2139059d70d3567cdb340d8896490}\label{group__RCC__APB1RSTR__Bit__Positions_gacae2139059d70d3567cdb340d8896490}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_UART5@{RCC\_APB1RSTR\_UART5}}
\index{RCC\_APB1RSTR\_UART5@{RCC\_APB1RSTR\_UART5}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART5}{RCC\_APB1RSTR\_UART5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5~20}

UART5 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga2cc39ade6618f1d76c106866bb2a46b1}\label{group__RCC__APB1RSTR__Bit__Positions_ga2cc39ade6618f1d76c106866bb2a46b1}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_UART7@{RCC\_APB1RSTR\_UART7}}
\index{RCC\_APB1RSTR\_UART7@{RCC\_APB1RSTR\_UART7}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART7}{RCC\_APB1RSTR\_UART7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART7~30}

UART7 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga7ee0d231723745bf48c0fd49f34088d1}\label{group__RCC__APB1RSTR__Bit__Positions_ga7ee0d231723745bf48c0fd49f34088d1}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_UART8@{RCC\_APB1RSTR\_UART8}}
\index{RCC\_APB1RSTR\_UART8@{RCC\_APB1RSTR\_UART8}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_UART8}{RCC\_APB1RSTR\_UART8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART8~31}

UART8 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga10846caaac27b433a07b4cf124541096}\label{group__RCC__APB1RSTR__Bit__Positions_ga10846caaac27b433a07b4cf124541096}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_USART2@{RCC\_APB1RSTR\_USART2}}
\index{RCC\_APB1RSTR\_USART2@{RCC\_APB1RSTR\_USART2}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_USART2}{RCC\_APB1RSTR\_USART2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2~17}

USART2 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga90320ecf748db6ba3df641ce3ceb8fd0}\label{group__RCC__APB1RSTR__Bit__Positions_ga90320ecf748db6ba3df641ce3ceb8fd0}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_USART3@{RCC\_APB1RSTR\_USART3}}
\index{RCC\_APB1RSTR\_USART3@{RCC\_APB1RSTR\_USART3}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_USART3}{RCC\_APB1RSTR\_USART3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3~18}

USART3 Reset \mbox{\Hypertarget{group__RCC__APB1RSTR__Bit__Positions_ga20176ff20fae842440bff9788cea477c}\label{group__RCC__APB1RSTR__Bit__Positions_ga20176ff20fae842440bff9788cea477c}} 
\index{RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}!RCC\_APB1RSTR\_WWDG@{RCC\_APB1RSTR\_WWDG}}
\index{RCC\_APB1RSTR\_WWDG@{RCC\_APB1RSTR\_WWDG}!RCC\_APB1RSTR Bit Position Definitions@{RCC\_APB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1RSTR\_WWDG}{RCC\_APB1RSTR\_WWDG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDG~11}

WWDG Reset 