--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 1 -n 3 -fastpaths -xml loopback_top.twx loopback_top.ncd -o
loopback_top.twr loopback_top.pcf -ucf pin_assignments.ucf

Design file:              loopback_top.ncd
Physical constraint file: loopback_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1437 paths analyzed, 254 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.577ns.
--------------------------------------------------------------------------------

Paths for end point RS232_SER0/shift_reg_7 (SLICE_X58Y82.D3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_10 (FF)
  Destination:          RS232_SER0/shift_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_10 to RS232_SER0/shift_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.CQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_10
    SLICE_X73Y107.D2     net (fanout=2)        0.904   RS232_SER0/launch_cnt<10>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.D3      net (fanout=27)       1.819   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.028   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<7>1
                                                       RS232_SER0/shift_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (0.666ns logic, 3.660ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_8 (FF)
  Destination:          RS232_SER0/shift_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_8 to RS232_SER0/shift_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.AQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_8
    SLICE_X73Y107.D1     net (fanout=2)        0.855   RS232_SER0/launch_cnt<8>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.D3      net (fanout=27)       1.819   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.028   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<7>1
                                                       RS232_SER0/shift_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.666ns logic, 3.611ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_11 (FF)
  Destination:          RS232_SER0/shift_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_11 to RS232_SER0/shift_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.DQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_11
    SLICE_X72Y107.A2     net (fanout=2)        0.793   RS232_SER0/launch_cnt<11>
    SLICE_X72Y107.A      Tilo                  0.094   RS232_SER0/fsm_cmp_eq00007
                                                       RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A2     net (fanout=1)        0.782   RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.D3      net (fanout=27)       1.819   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.028   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<7>1
                                                       RS232_SER0/shift_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (0.666ns logic, 3.394ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point RS232_SER0/shift_reg_3 (SLICE_X58Y83.D3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_10 (FF)
  Destination:          RS232_SER0/shift_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.165 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_10 to RS232_SER0/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.CQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_10
    SLICE_X73Y107.D2     net (fanout=2)        0.904   RS232_SER0/launch_cnt<10>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y83.D3      net (fanout=27)       1.812   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y83.CLK     Tas                   0.028   RS232_SER0/shift_reg<3>
                                                       RS232_SER0/shift_reg_mux0000<3>1
                                                       RS232_SER0/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (0.666ns logic, 3.653ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_8 (FF)
  Destination:          RS232_SER0/shift_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.165 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_8 to RS232_SER0/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.AQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_8
    SLICE_X73Y107.D1     net (fanout=2)        0.855   RS232_SER0/launch_cnt<8>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y83.D3      net (fanout=27)       1.812   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y83.CLK     Tas                   0.028   RS232_SER0/shift_reg<3>
                                                       RS232_SER0/shift_reg_mux0000<3>1
                                                       RS232_SER0/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.666ns logic, 3.604ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_11 (FF)
  Destination:          RS232_SER0/shift_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.165 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_11 to RS232_SER0/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.DQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_11
    SLICE_X72Y107.A2     net (fanout=2)        0.793   RS232_SER0/launch_cnt<11>
    SLICE_X72Y107.A      Tilo                  0.094   RS232_SER0/fsm_cmp_eq00007
                                                       RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A2     net (fanout=1)        0.782   RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y83.D3      net (fanout=27)       1.812   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y83.CLK     Tas                   0.028   RS232_SER0/shift_reg<3>
                                                       RS232_SER0/shift_reg_mux0000<3>1
                                                       RS232_SER0/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.666ns logic, 3.387ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point RS232_SER0/shift_reg_6 (SLICE_X58Y82.C3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_10 (FF)
  Destination:          RS232_SER0/shift_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_10 to RS232_SER0/shift_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.CQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_10
    SLICE_X73Y107.D2     net (fanout=2)        0.904   RS232_SER0/launch_cnt<10>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.C3      net (fanout=27)       1.806   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.029   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<6>1
                                                       RS232_SER0/shift_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.667ns logic, 3.647ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_8 (FF)
  Destination:          RS232_SER0/shift_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_8 to RS232_SER0/shift_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.AQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_8
    SLICE_X73Y107.D1     net (fanout=2)        0.855   RS232_SER0/launch_cnt<8>
    SLICE_X73Y107.D      Tilo                  0.094   RS232_SER0/fsm_cmp_eq000050
                                                       RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A1     net (fanout=1)        0.937   RS232_SER0/fsm_cmp_eq000050
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.C3      net (fanout=27)       1.806   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.029   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<6>1
                                                       RS232_SER0/shift_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.667ns logic, 3.598ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RS232_SER0/launch_cnt_11 (FF)
  Destination:          RS232_SER0/shift_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.168 - 1.384)
  Source Clock:         USER_CLK_BUFGP rising at 0.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: RS232_SER0/launch_cnt_11 to RS232_SER0/shift_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y108.DQ     Tcko                  0.450   RS232_SER0/launch_cnt<11>
                                                       RS232_SER0/launch_cnt_11
    SLICE_X72Y107.A2     net (fanout=2)        0.793   RS232_SER0/launch_cnt<11>
    SLICE_X72Y107.A      Tilo                  0.094   RS232_SER0/fsm_cmp_eq00007
                                                       RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A2     net (fanout=1)        0.782   RS232_SER0/fsm_cmp_eq00007
    SLICE_X72Y106.A      Tilo                  0.094   RS232_SER0/shift_cnt<1>
                                                       RS232_SER0/fsm_cmp_eq000071
    SLICE_X58Y82.C3      net (fanout=27)       1.806   RS232_SER0/fsm_cmp_eq0000
    SLICE_X58Y82.CLK     Tas                   0.029   RS232_SER0/shift_reg<7>
                                                       RS232_SER0/shift_reg_mux0000<6>1
                                                       RS232_SER0/shift_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.667ns logic, 3.381ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RS232_SER0/shift_reg_2 (SLICE_X58Y83.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RS232_DES0/rx_data_2 (FF)
  Destination:          RS232_SER0/shift_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.512 - 0.444)
  Source Clock:         USER_CLK_BUFGP rising at 10.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RS232_DES0/rx_data_2 to RS232_SER0/shift_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.CQ      Tcko                  0.433   RS232_DES0/rx_data<3>
                                                       RS232_DES0/rx_data_2
    SLICE_X58Y83.C6      net (fanout=3)        0.288   RS232_DES0/rx_data<2>
    SLICE_X58Y83.CLK     Tah         (-Th)     0.195   RS232_SER0/shift_reg<3>
                                                       RS232_SER0/shift_reg_mux0000<2>1
                                                       RS232_SER0/shift_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.238ns logic, 0.288ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point RS232_SER0/tx (SLICE_X58Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RS232_SER0/shift_reg_0 (FF)
  Destination:          RS232_SER0/tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.182 - 0.165)
  Source Clock:         USER_CLK_BUFGP rising at 10.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RS232_SER0/shift_reg_0 to RS232_SER0/tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.AQ      Tcko                  0.414   RS232_SER0/shift_reg<3>
                                                       RS232_SER0/shift_reg_0
    SLICE_X58Y81.A6      net (fanout=3)        0.282   RS232_SER0/shift_reg<0>
    SLICE_X58Y81.CLK     Tah         (-Th)     0.197   RS232_SER0/tx
                                                       RS232_SER0/tx_mux00001
                                                       RS232_SER0/tx
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.217ns logic, 0.282ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point RS232_DES0/latch_cnt_12 (SLICE_X57Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RS232_DES0/fsm_FSM_FFd1 (FF)
  Destination:          RS232_DES0/latch_cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.483 - 0.443)
  Source Clock:         USER_CLK_BUFGP rising at 10.000ns
  Destination Clock:    USER_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RS232_DES0/fsm_FSM_FFd1 to RS232_DES0/latch_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.BQ      Tcko                  0.414   RS232_DES0/fsm_FSM_FFd2
                                                       RS232_DES0/fsm_FSM_FFd1
    SLICE_X57Y77.A6      net (fanout=23)       0.320   RS232_DES0/fsm_FSM_FFd1
    SLICE_X57Y77.CLK     Tah         (-Th)     0.197   RS232_DES0/latch_cnt<13>
                                                       RS232_DES0/latch_cnt_mux0000<1>1
                                                       RS232_DES0/latch_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.217ns logic, 0.320ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: USER_CLK_BUFGP/BUFG/I0
  Logical resource: USER_CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: USER_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: RS232_DES0/rx_data<7>/SR
  Logical resource: RS232_DES0/rx_data_7/SR
  Location pin: SLICE_X54Y75.SR
  Clock network: RS232_DES0/PEDGE0/rst_n_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: RS232_DES0/rx_data<7>/SR
  Logical resource: RS232_DES0/rx_data_7/SR
  Location pin: SLICE_X54Y75.SR
  Clock network: RS232_DES0/PEDGE0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    4.577|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1437 paths, 0 nets, and 436 connections

Design statistics:
   Minimum period:   4.577ns{1}   (Maximum frequency: 218.484MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr  4 21:36:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 605 MB



