WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 8351068 heartbeat IPC: 1.709 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 33 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 5850956 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 33 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 5850956 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_397B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.709 instructions: 10000000 cycles: 5850956
CPU 0 Branch Prediction Accuracy: 98.88% MPKI: 0.4372 Average ROB Occupancy at Mispredict: 198.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0072
BRANCH_INDIRECT: 0.0041
BRANCH_CONDITIONAL: 0.41
BRANCH_DIRECT_CALL: 0.0076
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0083

LLC TOTAL        ACCESS:      65086 HIT:      41343 MISS:      23743
LLC LOAD         ACCESS:       3853 HIT:       2545 MISS:       1308
LLC RFO          ACCESS:      30896 HIT:       8578 MISS:      22318
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      30215 HIT:      30213 MISS:          2
LLC TRANSLATION  ACCESS:        122 HIT:          7 MISS:        115
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 2635 cycles
cpu0_DTLB TOTAL        ACCESS:    2251642 HIT:    2248832 MISS:       2810
cpu0_DTLB LOAD         ACCESS:    2251642 HIT:    2248832 MISS:       2810
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.7 cycles
cpu0_ITLB TOTAL        ACCESS:       1264 HIT:       1189 MISS:         75
cpu0_ITLB LOAD         ACCESS:       1264 HIT:       1189 MISS:         75
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 193.8 cycles
cpu0_L1D TOTAL        ACCESS:    3142831 HIT:    2110797 MISS:    1032034
cpu0_L1D LOAD         ACCESS:    1740453 HIT:    1703705 MISS:      36748
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1401883 HIT:     407005 MISS:     994878
cpu0_L1D TRANSLATION  ACCESS:        495 HIT:         87 MISS:        408
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 50.75 cycles
cpu0_L1I TOTAL        ACCESS:       1436 HIT:       1043 MISS:        393
cpu0_L1I LOAD         ACCESS:       1436 HIT:       1043 MISS:        393
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 310.9 cycles
cpu0_L2C TOTAL        ACCESS:      87278 HIT:      52399 MISS:      34879
cpu0_L2C LOAD         ACCESS:      25656 HIT:      21803 MISS:       3853
cpu0_L2C RFO          ACCESS:      31011 HIT:        114 MISS:      30897
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30203 HIT:      30196 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        408 HIT:        286 MISS:        122
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1815 cycles
cpu0_STLB TOTAL        ACCESS:        976 HIT:        486 MISS:        490
cpu0_STLB LOAD         ACCESS:        976 HIT:        486 MISS:        490
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 359.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11616
  ROW_BUFFER_MISS:      12111
 AVG DBUS CONGESTED CYCLE: 3.959
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4759
  FULL:      17531
