--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml RPNSystem.twx RPNSystem.ncd -o RPNSystem.twr RPNSystem.pcf

Design file:              RPNSystem.ncd
Physical constraint file: RPNSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 75723 paths analyzed, 7466 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.850ns.
--------------------------------------------------------------------------------

Paths for end point RPNC/stack/register_file/regFile_118_2 (SLICE_X37Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNCResetSignal (FF)
  Destination:          RPNC/stack/register_file/regFile_118_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      13.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.557 - 0.574)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNCResetSignal to RPNC/stack/register_file/regFile_118_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.548   InstrBufferInst/UARTHandlerInst/up/addrParam<15>
                                                       InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.SR       net (fanout=531)     12.834   InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.CLK      Trck                  0.416   RPNC/stack/register_file/regFile_118<3>
                                                       RPNC/stack/register_file/regFile_118_2
    -------------------------------------------------  ---------------------------
    Total                                     13.798ns (0.964ns logic, 12.834ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/stack/register_file/regFile_118_3 (SLICE_X37Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNCResetSignal (FF)
  Destination:          RPNC/stack/register_file/regFile_118_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      13.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.557 - 0.574)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNCResetSignal to RPNC/stack/register_file/regFile_118_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.548   InstrBufferInst/UARTHandlerInst/up/addrParam<15>
                                                       InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.SR       net (fanout=531)     12.834   InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.CLK      Trck                  0.400   RPNC/stack/register_file/regFile_118<3>
                                                       RPNC/stack/register_file/regFile_118_3
    -------------------------------------------------  ---------------------------
    Total                                     13.782ns (0.948ns logic, 12.834ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/stack/register_file/regFile_118_1 (SLICE_X37Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNCResetSignal (FF)
  Destination:          RPNC/stack/register_file/regFile_118_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      13.780ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.557 - 0.574)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNCResetSignal to RPNC/stack/register_file/regFile_118_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.548   InstrBufferInst/UARTHandlerInst/up/addrParam<15>
                                                       InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.SR       net (fanout=531)     12.834   InstrBufferInst/RPNCResetSignal
    SLICE_X37Y2.CLK      Trck                  0.398   RPNC/stack/register_file/regFile_118<3>
                                                       RPNC/stack/register_file/regFile_118_1
    -------------------------------------------------  ---------------------------
    Total                                     13.780ns (0.946ns logic, 12.834ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/iIntAddress_7 (SLICE_X0Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/iIntAddress_7 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/iIntAddress_7 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.DQ       Tcko                  0.200   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_7
    SLICE_X0Y39.D6       net (fanout=5)        0.027   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
    SLICE_X0Y39.CLK      Tah         (-Th)    -0.190   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_7_rstpot
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_7
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/iIntAddress_4 (SLICE_X0Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/iIntAddress_4 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/iIntAddress_4 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.AQ       Tcko                  0.200   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_4
    SLICE_X0Y39.A6       net (fanout=5)        0.039   InstrBufferInst/UARTHandlerInst/up/iIntAddress<4>
    SLICE_X0Y39.CLK      Tah         (-Th)    -0.190   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_4_rstpot
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_4
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (SLICE_X16Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy to InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X16Y38.CX      net (fanout=9)        0.128   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X16Y38.CLK     Tckdi       (-Th)    -0.106   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy_rstpot
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.306ns logic, 0.128ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y16.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.850|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 75723 paths, 0 nets, and 10852 connections

Design statistics:
   Minimum period:  13.850ns{1}   (Maximum frequency:  72.202MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 15 15:11:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



