Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/types.vhd
Compiling Package Declaration SCAM_MODEL_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/SlaveAgent.vhd
Compiling Entity Declaration SLAVEAGENT
Compiling Architecture SLAVEAGENT_ARCH of SLAVEAGENT
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine SlaveAgent line 33 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/SlaveAgent.vhd'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
|       agent_to_slave_reg       | Flip-flop |  65   |  Y  | N  | N  | N  | N  | N  | N  |
|          section_reg           | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|        agent_to_bus_reg        | Flip-flop |  34   |  Y  | N  | N  | N  | N  | N  | N  |
| slave_to_agent_resp_signal_reg | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
|        wb_in_signal_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| slave_to_agent_notify_int_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| agent_to_slave_notify_int_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          is_done_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SlaveAgent'.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SlaveAgent'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1152.3      0.00       0.0       0.0
    0:00:01    1152.3      0.00       0.0       0.0
    0:00:01    1152.3      0.00       0.0       0.0
    0:00:01    1152.3      0.00       0.0       0.0
    0:00:01    1152.3      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     936.1      0.00       0.0       0.0
    0:00:01     935.0      0.00       0.0       0.0
    0:00:01     934.5      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
    0:00:01     933.9      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------

Thank you...
