INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_bram_1/sim/system_axi_bram_ctrl_0_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_bram_ctrl_0_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_xbar_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:159]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:160]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:249]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:250]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:252]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:253]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:255]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:256]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/sim/system_axi_interconnect_0_imp_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/sim/system_axi_interconnect_0_imp_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_auto_pc_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/load_store_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'load_store_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microprocessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_microprocessor_0_0/sim/system_microprocessor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_microprocessor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/sim/system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_LCIC31'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1QVELOC'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_1KEU66M'
INFO: [VRFC 10-3107] analyzing entity 'm03_couplers_imp_S32O2N'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_Y9JEWS'
INFO: [VRFC 10-3107] analyzing entity 's01_couplers_imp_1N4HKML'
INFO: [VRFC 10-3107] analyzing entity 'system_axi_interconnect_0_0'
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sim_1/new/microprocessor_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microprocessor_testbench'
