#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan  1 12:21:50 2026
# Process ID         : 48936
# Current directory  : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_Frame_Clock_Divider_0_1_synth_1
# Command line       : vivado -log design_1_Frame_Clock_Divider_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Frame_Clock_Divider_0_1.tcl
# Log file           : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_Frame_Clock_Divider_0_1_synth_1/design_1_Frame_Clock_Divider_0_1.vds
# Journal file       : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_Frame_Clock_Divider_0_1_synth_1/vivado.jou
# Running On         : adrianna-linux
# Platform           : Linuxmint
# Operating System   : Linux Mint 22
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 2800.003 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16434 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18581 MB
# Available Virtual  : 9702 MB
#-----------------------------------------------------------
source design_1_Frame_Clock_Divider_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.105 ; gain = 0.027 ; free physical = 672 ; free virtual = 8878
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_Frame_Clock_Divider_0_1 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49077
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.512 ; gain = 419.828 ; free physical = 283 ; free virtual = 8268
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Frame_Clock_Divider_0_1' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_Frame_Clock_Divider_0_1/synth/design_1_Frame_Clock_Divider_0_1.vhd:64]
	Parameter counter_reset_value bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Frame_Clock_Divider' declared at '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/Frame_Clock_Divider.vhd:34' bound to instance 'U0' of component 'Frame_Clock_Divider' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_Frame_Clock_Divider_0_1/synth/design_1_Frame_Clock_Divider_0_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Frame_Clock_Divider' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/Frame_Clock_Divider.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Frame_Clock_Divider' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/Frame_Clock_Divider.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_Frame_Clock_Divider_0_1' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_Frame_Clock_Divider_0_1/synth/design_1_Frame_Clock_Divider_0_1.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.480 ; gain = 493.797 ; free physical = 192 ; free virtual = 8187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2058.324 ; gain = 508.641 ; free physical = 188 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2058.324 ; gain = 508.641 ; free physical = 188 ; free virtual = 8182
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.324 ; gain = 0.000 ; free physical = 188 ; free virtual = 8182
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.062 ; gain = 0.000 ; free physical = 173 ; free virtual = 8159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2152.062 ; gain = 0.000 ; free physical = 174 ; free virtual = 8160
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.062 ; gain = 602.379 ; free physical = 185 ; free virtual = 8171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.066 ; gain = 610.383 ; free physical = 185 ; free virtual = 8171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.066 ; gain = 610.383 ; free physical = 185 ; free virtual = 8171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2160.066 ; gain = 610.383 ; free physical = 182 ; free virtual = 8169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.066 ; gain = 610.383 ; free physical = 173 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2205.066 ; gain = 655.383 ; free physical = 202 ; free virtual = 8088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2205.066 ; gain = 655.383 ; free physical = 202 ; free virtual = 8088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2215.090 ; gain = 665.406 ; free physical = 187 ; free virtual = 8073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     1|
|3     |LUT2   |    33|
|4     |LUT4   |     3|
|5     |LUT6   |     8|
|6     |FDRE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.902 ; gain = 834.219 ; free physical = 276 ; free virtual = 7943
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2383.902 ; gain = 740.480 ; free physical = 268 ; free virtual = 7935
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2383.910 ; gain = 834.219 ; free physical = 269 ; free virtual = 7936
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.910 ; gain = 0.000 ; free physical = 270 ; free virtual = 7937
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.910 ; gain = 0.000 ; free physical = 443 ; free virtual = 8110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c5bb2e14
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2383.910 ; gain = 915.805 ; free physical = 444 ; free virtual = 8111
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1659.833; main = 1579.874; forked = 266.583
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3137.078; main = 2383.906; forked = 916.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.914 ; gain = 0.000 ; free physical = 444 ; free virtual = 8111
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_Frame_Clock_Divider_0_1_synth_1/design_1_Frame_Clock_Divider_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_Frame_Clock_Divider_0_1_utilization_synth.rpt -pb design_1_Frame_Clock_Divider_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  1 12:22:47 2026...
