Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 15 12:31:45 2021
| Host         : SE104-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Diviseur/clk_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.639        0.000                      0                    2        0.660        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.639        0.000                      0                    2        0.660        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 Diviseur/clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.716%)  route 1.761ns (73.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Diviseur/clk_reg[0]/Q
                         net (fo=2, routed)           1.761     7.426    Diviseur/clk_reg_n_0_[0]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.124     7.550 r  Diviseur/clk[0]_i_1/O
                         net (fo=1, routed)           0.000     7.550    Diviseur/clk[0]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk100 (IN)
                         net (fo=0)                   0.000    10.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509    14.850    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.077    15.189    Diviseur/clk_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 Diviseur/clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.666ns (27.441%)  route 1.761ns (72.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  Diviseur/clk_reg[0]/Q
                         net (fo=2, routed)           1.761     7.426    Diviseur/clk_reg_n_0_[0]
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.148     7.574 r  Diviseur/clk[1]_i_1/O
                         net (fo=1, routed)           0.000     7.574    Diviseur/clk[1]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk100 (IN)
                         net (fo=0)                   0.000    10.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509    14.850    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[1]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.118    15.230    Diviseur/clk_reg[1]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Diviseur/clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.249ns (31.460%)  route 0.542ns (68.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.476    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.148     1.624 r  Diviseur/clk_reg[1]/Q
                         net (fo=23, routed)          0.542     2.167    Diviseur/Q[0]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.101     2.268 r  Diviseur/clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.268    Diviseur/clk[1]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.863     1.991    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.131     1.607    Diviseur/clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 Diviseur/clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.153%)  route 0.779ns (78.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.476    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  Diviseur/clk_reg[0]/Q
                         net (fo=2, routed)           0.779     2.419    Diviseur/clk_reg_n_0_[0]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.045     2.464 r  Diviseur/clk[0]_i_1/O
                         net (fo=1, routed)           0.000     2.464    Diviseur/clk[0]_i_1_n_0
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.863     1.991    Diviseur/CLK
    SLICE_X2Y54          FDCE                                         r  Diviseur/clk_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120     1.596    Diviseur/clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.868    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    Diviseur/clk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    Diviseur/clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    Diviseur/clk_reg[1]/C



