$date
	Sun Oct 23 10:11:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#883455
b10001 !
1"
#883458
b10001 &
b10001 %
1$
#883459
0"
#883462
b110100 &
b110100 %
#883466
b11010 &
b11010 %
#883470
b1101 &
b1101 %
#883474
b101000 &
b101000 %
#883478
b10100 &
b10100 %
#883482
b1010 &
b1010 %
#883486
b101 &
b101 %
#883490
b10000 &
b10000 %
#883494
b1000 &
b1000 %
#883498
b100 &
b100 %
#883502
b10 &
b10 %
#883506
b1 &
b1 %
1#
#883510
b0 &
0#
b0 %
0$
#1854610
b10111 &
b10111 %
1$
b10111 !
1"
#1854611
0"
#1854614
b1000110 &
b1000110 %
#1854618
b100011 &
b100011 %
#1854622
b1101010 &
b1101010 %
#1854626
b110101 &
b110101 %
#1854630
b10100000 &
b10100000 %
#1854634
b1010000 &
b1010000 %
#1854638
b101000 &
b101000 %
#1854642
b10100 &
b10100 %
#1854646
b1010 &
b1010 %
#1854650
b101 &
b101 %
#1854654
b10000 &
b10000 %
#1854658
b1000 &
b1000 %
#1854662
b100 &
b100 %
#1854666
b10 &
b10 %
#1854670
b1 &
1#
b1 %
#1854674
b0 &
b0 %
0#
0$
#2913350
b11 &
b11 %
1$
b11 !
1"
#2913351
0"
#2913354
b1010 &
b1010 %
#2913358
b101 &
b101 %
#2913362
b10000 &
b10000 %
#2913366
b1000 &
b1000 %
#2913370
b100 &
b100 %
#2913374
b10 &
b10 %
#2913378
b1 &
b1 %
1#
#2913382
b0 &
0#
b0 %
0$
#4500012
