# L4_PCI_32x32
L4 Maze Routing Accelerator
The attached Verilog code realizes a maze routing accelerator with a 32x32 grid.

It was designed and implemented using a Xilinx Virtex-II XC2V6000 FPGA [19] on a Dini
Group 3000K10S.

See the follwoing paper for more detail:

J. Nestor and J. Lavine, “An FPGA-Based Accelerator for Detailed Maze Routing”, 
Proceedings International Symposium on Field Programmable Logic and Applications, August, 2007.
