Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 20 00:04:12 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/22_8_timing_fx.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 354 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 111 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                96519        0.039        0.000                      0                96519        2.100        0.000                       0                 63654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.038        0.000                      0                96519        0.039        0.000                      0                96519        2.100        0.000                       0                 63654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[54][19]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/data_out_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.274ns (14.286%)  route 1.644ns (85.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=63653, routed)       1.424     4.417    denselayer1/clk_IBUF_BUFG
    SLICE_X83Y185        FDCE                                         r  denselayer1/output_data_reg[54][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y185        FDCE (Prop_fdce_C_Q)         0.223     4.640 r  denselayer1/output_data_reg[54][19]/Q
                         net (fo=4, routed)           0.350     4.989    relulayer1/data_out_reg_52[19]
    SLICE_X83Y185        LUT2 (Prop_lut2_I0_O)        0.051     5.040 r  relulayer1/data_out_reg_i_2__53/O
                         net (fo=113, routed)         1.294     6.335    denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/dense2_input_data[9][19]
    DSP48_X7Y82          DSP48E1                                      r  denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/data_out_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU28                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     5.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     7.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=63653, routed)       1.151     8.900    denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/CLK
    DSP48_X7Y82          DSP48E1                                      r  denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/data_out_reg/CLK
                         clock pessimism              0.256     9.156    
                         clock uncertainty           -0.035     9.121    
    DSP48_X7Y82          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.748     6.373    denselayer2/INPUT_SIZE_rows[54].OUTPUT_SIZE_cols[11].sa/data_out_reg
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 denselayer3/sum_all/col_trees[30].column_tree/genblk2[1].genblk1[4].tree_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.283ns (69.066%)  route 0.127ns (30.934%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=63653, routed)       0.659     1.886    denselayer3/sum_all/col_trees[30].column_tree/CLK
    SLICE_X150Y348       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[1].genblk1[4].tree_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y348       FDRE (Prop_fdre_C_Q)         0.118     2.004 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[1].genblk1[4].tree_reg[4][6]/Q
                         net (fo=3, routed)           0.126     2.130    denselayer3/sum_all/col_trees[30].column_tree/genblk2[1].genblk1[4].tree_reg[4]_42[6]
    SLICE_X151Y348       LUT2 (Prop_lut2_I0_O)        0.030     2.160 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree[1][7]_i_2/O
                         net (fo=1, routed)           0.000     2.160    denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree[1][7]_i_2_n_0
    SLICE_X151Y348       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     2.229 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.229    denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][7]_i_1__0_n_0
    SLICE_X151Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.254 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.255    denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][11]_i_1__0_n_0
    SLICE_X151Y350       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.296 r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.296    denselayer3/sum_all/col_trees[30].column_tree/p_11_out[12]
    SLICE_X151Y350       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=63653, routed)       0.987     2.457    denselayer3/sum_all/col_trees[30].column_tree/CLK
    SLICE_X151Y350       FDRE                                         r  denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][12]/C
                         clock pessimism             -0.270     2.186    
    SLICE_X151Y350       FDRE (Hold_fdre_C_D)         0.071     2.257    denselayer3/sum_all/col_trees[30].column_tree/genblk2[0].genblk1[1].tree_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X4Y17     denselayer1/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[47].sa/data_out_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X101Y367  denselayer3/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[2].sa/data_out_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X180Y116  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[7].sa/data_out_reg[14]/C



