ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 07, 2022 at 18:54:31 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/testfixture.sv' is newer than expected.
	expected: Sat May  7 18:51:58 2022
	actual:   Sat May  7 18:54:30 2022
file: ../rtl/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: ../rtl/u_rf.sv
	module worklib.u_rf:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x0a813680>
			streams:  54, words: 126493
		worklib.u_rf:sv <0x36f1db2a>
			streams:   4, words:  2013
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              243     243
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           30      30
		Initial blocks:          10      10
		Parallel blocks:          3       3
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
cyc 15177,pc 00000b60,ins fcb42c23,ifu[vld 1 ins fca42e23],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000],[bfwe 010 bfa0-2 0c 02 00]
cyc 15178,pc 00000b64,ins fcc42a23,ifu[vld 1 ins fcb42c23],[JAL0 JALR0 B0 LD0 ST1 hibf000 hf000 hs0000],[bfwe 101 bfa0-2 08 0c 02]
cyc 15179,pc 00000b68,ins fe042623,ifu[vld 1 ins fcc42a23],[JAL0 JALR0 B0 LD0 ST1 hibf000 hf000 hs0000],[bfwe 010 bfa0-2 1c 08 0c]
cyc 15180,pc 00000b6c,ins 04c0006f,ifu[vld 1 ins fe042623],[JAL0 JALR0 B0 LD0 ST1 hibf000 hf000 hs0000],[bfwe 001 bfa0-2 18 1c 08]
cyc 15181,pc 00000b70,ins fec42783,ifu[vld 1 ins 04c0006f],[JAL0 JALR0 B0 LD0 ST1 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 14 18 1c]
cyc 15182,pc 00000b74,ins 00279793,ifu[vld 1 ins fec42783],[JAL1 JALR0 B0 LD0 ST0 hibf010 hf110 hs0000],[bfwe 000 bfa0-2 0c 14 18]
cyc 15183,pc 00000bb4,ins fdc42703,ifu[vld 0 ins 00000000],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000],[bfwe 000 bfa0-2 00 0c 14]
cyc 15184,pc 00000bb8,ins fec42703,ifu[vld 0 ins fdc42703],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000],[bfwe 000 bfa0-2 00 00 0c]
cyc 15185,pc 00000bbc,ins fd442783,ifu[vld 1 ins fec42703],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 00 00 00]
cyc 15186,pc 00000bc0,ins faf748e3,ifu[vld 1 ins fd442783],[JAL0 JALR0 B0 LD1 ST0 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 00 00 00]
cyc 15187,pc 00000bc4,ins cafed7b7,ifu[vld 1 ins faf748e3],[JAL0 JALR0 B0 LD1 ST0 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 0e 00 00]
cyc 15188,pc 00000bc8,ins afe78793,ifu[vld 1 ins cafed7b7],[JAL0 JALR0 B1 LD0 ST0 hibf001 hf001 hs1100],[bfwe 000 bfa0-2 0f 0e 00]
cyc 15189,pc 00000bc8,ins 00078513,ifu[vld 1 ins cafed7b7],[JAL0 JALR0 B1 LD0 ST0 hibf001 hf001 hs1100],[bfwe 001 bfa0-2 00 0f 0e]
cyc 15190,pc 00000bc8,ins 00078513,ifu[vld 1 ins cafed7b7],[JAL0 JALR0 B1 LD0 ST0 hibf010 hf110 hs0000],[bfwe 001 bfa0-2 00 00 0f]
cyc 15191,pc 00000b6c,ins 00078513,ifu[vld 0 ins 00000000],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000],[bfwe 000 bfa0-2 11 00 00]
cyc 15192,pc 00000b70,ins fec42783,ifu[vld 0 ins 00078513],[JAL0 JALR0 B0 LD0 ST0 hibf100 hf010 hs0000],[bfwe 000 bfa0-2 00 11 00]
cyc 15193,pc 00000b74,ins 00279793,ifu[vld 1 ins fec42783],[JAL0 JALR0 B0 LD0 ST0 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 00 00 11]
cyc 15194,pc 00000b78,ins fdc42703,ifu[vld 1 ins 00279793],[JAL0 JALR0 B0 LD1 ST0 hibf000 hf000 hs0000],[bfwe 000 bfa0-2 00 00 00]
cyc 15195,pc 00000b7c,ins 00f707b3,ifu[vld 1 ins fdc42703],[JAL0 JALR0 B0 LD0 ST0 hibf001 hf001 hs1100],[bfwe 000 bfa0-2 0f 00 00]
cyc 15196,pc 00000b7c,ins 0007a703,ifu[vld 1 ins fdc42703],[JAL0 JALR0 B0 LD0 ST0 hibf001 hf001 hs1100],[bfwe 000 bfa0-2 00 0f 00]
dump_sram break
Simulation complete via $finish(1) at time 152476 NS + 0
../rtl/testfixture.sv:136   $finish; 
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 07, 2022 at 18:54:33 CST  (total: 00:00:02)
