evice resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:12 - Net "RD_INV" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output signal of AND3 instance <XLXI_67_I_36_30>
ERROR:Xst:415 - Synthesis failed
CPU : 2.45 / 3.33 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:12 - Net "RD_INV" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 748: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 763: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 2.48 / 3.36 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_graka is up to date.
Architecture behavioral of Entity fd_mxilinx_graka is up to date.
Architecture behavioral of Entity ftce_mxilinx_graka is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_graka is up to date.
Architecture behavioral of Entity ld8_mxilinx_graka is up to date.
Architecture behavioral of Entity bufe8_mxilinx_graka is up to date.
Architecture behavioral of Entity graka is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 748: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 763: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 2.89 / 3.77 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_graka is up to date.
Architecture behavioral of Entity fd_mxilinx_graka is up to date.
Architecture behavioral of Entity ftce_mxilinx_graka is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_graka is up to date.
Architecture behavioral of Entity ld8_mxilinx_graka is up to date.
Architecture behavioral of Entity bufe8_mxilinx_graka is up to date.
Architecture behavioral of Entity graka is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 748: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 763: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 2.89 / 3.77 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_graka is up to date.
Architecture behavioral of Entity fd_mxilinx_graka is up to date.
Architecture behavioral of Entity ftce_mxilinx_graka is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_graka is up to date.
Architecture behavioral of Entity ld8_mxilinx_graka is up to date.
Architecture behavioral of Entity bufe8_mxilinx_graka is up to date.
Architecture behavioral of Entity graka is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 748: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 763: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 2.89 / 3.83 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/XilinxPrg/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/XilinxPrg/VGATester/GraKa.vhf in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_graka is up to date.
Architecture behavioral of Entity fd_mxilinx_graka is up to date.
Architecture behavioral of Entity ftce_mxilinx_graka is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_graka is up to date.
Architecture behavioral of Entity ld8_mxilinx_graka is up to date.
Architecture behavioral of Entity bufe8_mxilinx_graka is up to date.
Architecture behavioral of Entity graka is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 719: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 748: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/GraKa.vhf line 763: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_87_9" for instance <XLXI_87> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/XilinxPrg/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/XilinxPrg/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/XilinxPrg/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/XilinxPrg/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/XilinxPrg/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/XilinxPrg/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/XilinxPrg/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 2.81 / 3.83 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/XilinxPrg/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D2' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/D2_4E_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/D2_4E_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/LD8_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/LD8_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/BUFE8_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/BUFE8_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX16 is now defined in a different file: was C:/XilinxPrg/VGATester/AddrMux16.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX16/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/AddrMux16.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_ADDRMUX is now defined in a different file: was C:/XilinxPrg/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_ADDRMUX/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX is now defined in a different file: was C:/XilinxPrg/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HVLOGIK is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/CB8CE_MXILINX_HVLOGIK is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/CB8CE_MXILINX_HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/HVLOGIK is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_HCOUNTER is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/BUF8_MXILINX_HCOUNTER is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/BUF8_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HCOUNTER is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/CB16CE_MXILINX_HCOUNTER is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/CB16CE_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/HCOUNTER is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/hcounter.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_RGB_LATCH is now defined in a different file: was C:/XilinxPrg/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_RGB_LATCH/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/RGB_LATCH is now defined in a different file: was C:/XilinxPrg/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/RGB_LATCH/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Entity <ftce_mxilinx_hvlogik> (Architecture <behavioral>) compiled.
Entity <cb8ce_mxilinx_hvlogik> (Architecture <behavioral>) compiled.
Entity <hvlogik> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 655: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 655: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 655: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 684: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_9" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 699: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization........................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks...............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <FDC_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_9" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_89_10" for instance <XLXI_89> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_7" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 749: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_9" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 764: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_8" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_89_10" for instance <XLXI_89> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 720: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_10" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 749: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 764: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_89_9" for instance <XLXI_89> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_10" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 765: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_89_9" for instance <XLXI_89> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_10" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_89_9" for instance <XLXI_89> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/FD_MXILINX_GRAKA is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FD_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/XilinxPrg/VGATester/GraKa.vhf, now is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 718: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 718: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 718: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 747: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 762: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_90_10" for instance <XLXI_90> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Entity <addrmux16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization........................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 712: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 712: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 712: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 741: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 756: Unconnected output port 'D1' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_67/D1' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks...............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 729: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 729: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 729: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 758: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_91_10" for instance <XLXI_91> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
ERROR:Cpld:837 - Insufficient number of macrocells. The design needs at least 73
   but only 72 left after allocating other resources.
Device 957284 was disqualified.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" ERROR: Fit failed
Reason: 
Process "Fit" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 657: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 657: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 657: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 686: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 728: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 728: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 728: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 757: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_96_10" for instance <XLXI_96> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
ERROR:Cpld:837 - Insufficient number of macrocells. The design needs at least 73
   but only 72 left after allocating other resources.
Device 957284 was disqualified.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" ERROR: Fit failed
Reason: 
Process "Fit" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 723: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 723: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 723: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 752: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_10" for instance <XLXI_97> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization........................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_25_9" for instance <XLXI_25> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 750: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_10" for instance <XLXI_97> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".




Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_25/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <FDRE_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <FTRSE_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4RE_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_29_6" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_7" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_8" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 937: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_10" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_9" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_11" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 984: Unconnected output port 'CEO' of component 'CB4RE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 984: Unconnected output port 'Q3' of component 'CB4RE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 984: Unconnected output port 'TC' of component 'CB4RE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_98_12" for instance <XLXI_98> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4RE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_2" for instance <U0> in unit <CB4RE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_3" for instance <U1> in unit <CB4RE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_4" for instance <U2> in unit <CB4RE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_5" for instance <U3> in unit <CB4RE_MXILINX_graka>.
Entity <CB4RE_MXILINX_graka> analyzed. Unit <CB4RE_MXILINX_graka> generated.

Analyzing Entity <FTRSE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_35_1" for instance <I_36_35> in unit <FTRSE_MXILINX_graka>.
Entity <FTRSE_MXILINX_graka> analyzed. Unit <FTRSE_MXILINX_graka> generated.

Analyzing Entity <FDRE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_graka>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_graka>.
Entity <FDRE_MXILINX_graka> analyzed. Unit <FDRE_MXILINX_graka> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <FDRE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDRE_MXILINX_graka> synthesized.


Synthesizing Unit <FTRSE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTRSE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <CB4RE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4RE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <FDRE_MXILINX_graka> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <FTRSE_MXILINX_graka> ...

Optimizing unit <hvlogik> ...

Optimizing unit <CB4RE_MXILINX_graka> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_98/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 747: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_9" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 794: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 794: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 794: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_10" for instance <XLXI_99> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
ERROR:NgdBuild:455 - logical net 'XLXN_309' has multiple drivers. The possible
   drivers causing this are:
     pin PAD on block XLXN_309 with type PAD,
     pin OUT on block XLXI_99/U0/I_36_35/Q/Q/FDCP with type FF
ERROR:NgdBuild:466 - input pad net 'XLXN_309' has illegal connection. Possible
   pins causing this are:
     pin I3 on block XLXI_99/I_36_31 with type AND4,
     pin I2 on block XLXI_99/I_36_32 with type AND3,
     pin I1 on block XLXI_99/I_36_33 with type AND2,
     pin I0 on block XLXI_99/U1/I_36_32 with type XOR2,
     pin I1 on block XLXI_99/U0/I_36_32 with type XOR2,
     pin I1 on block XLXI_99/U0/I_36_35/$1I68 with type AND2B1,
     pin OUT on block XLXI_99/U0/I_36_35/Q/Q/FDCP
ERROR:NgdBuild:455 - logical net 'XLXN_310' has multiple drivers. The possible
   drivers causing this are:
     pin PAD on block XLXN_310 with type PAD,
     pin OUT on block XLXI_99/U1/I_36_35/Q/Q/FDCP with type FF
ERROR:NgdBuild:466 - input pad net 'XLXN_310' has illegal connection. Possible
   pins causing this are:
     pin I2 on block XLXI_99/I_36_31 with type AND4,
     pin I1 on block XLXI_99/I_36_32 with type AND3,
     pin I0 on block XLXI_99/I_36_33 with type AND2,
     pin I1 on block XLXI_99/U1/I_36_32 with type XOR2,
     pin I1 on block XLXI_99/U1/I_36_35/$1I68 with type AND2B1,
     pin OUT on block XLXI_99/U1/I_36_35/Q/Q/FDCP
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   4

Total memory usage is 39200 kilobytes


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "graka.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 739: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_9" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 786: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 786: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 786: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_10" for instance <XLXI_99> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_29_4" for instance <XLXI_29> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_41_5" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 740: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_8" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_7" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_9" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 787: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 787: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 787: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_10" for instance <XLXI_99> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <BUFT8_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 737: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_8" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 784: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 784: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 784: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_9" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_104_10" for instance <XLXI_104> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFT8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFT8_MXILINX_graka> analyzed. Unit <BUFT8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFT8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFT8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFT8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <buft8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 736: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_8" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 783: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 783: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 783: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_9" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_104_10" for instance <XLXI_104> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFT8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFT8_MXILINX_graka> analyzed. Unit <BUFT8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFT8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFT8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFT8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <buft8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 738: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_97_8" for instance <XLXI_97> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 785: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 785: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 785: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_9" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_104_10" for instance <XLXI_104> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFT8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFT8_MXILINX_graka> analyzed. Unit <BUFT8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFT8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFT8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFT8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <buft8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 734: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 775: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 775: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 775: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_104_9" for instance <XLXI_104> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_105_10" for instance <XLXI_105> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFT8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFT8_MXILINX_graka> analyzed. Unit <BUFT8_MXILINX_graka> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <BUFT8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFT8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFT8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <buft8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 737: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_104_9" for instance <XLXI_104> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_10" for instance <XLXI_106> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <BUFT8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFT8_MXILINX_graka> analyzed. Unit <BUFT8_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <BUFT8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFT8_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFT8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 736: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 737: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 778: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:12 - Net "RD_INV" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 736: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 777: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

ERROR:Xst:528 - Multi-source in Unit <graka> on signal <RD_INV>
Sources are: 
   Output signal of INV instance <XLXI_18>
   Output port AND3B1:O of instance <XLXI_67_I_36_31>
ERROR:Xst:415 - Synthesis failed
CPU : 3.63 / 4.77 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52620 kilobytes


Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.........
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks...............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 741: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 782: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 782: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 782: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.........
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks...............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf in Library work.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_4" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_5" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_6" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_8" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_9" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_10" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Grafik-Karte/VGATester/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/LD8_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/LD8_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/BUFE8_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/BUFE8_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/D2_4E_MXILINX_GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/D2_4E_MXILINX_GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/GRAKA is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/GRAKA/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/GraKa.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX16 is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX16/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/AddrMux16.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_ADDRMUX is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_ADDRMUX/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/ADDRMUX/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/ADDRMUX.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HVLOGIK is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/CB8CE_MXILINX_HVLOGIK is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/CB8CE_MXILINX_HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/HVLOGIK is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/HVLOGIK/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/HVLogik.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_HCOUNTER is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/BUF8_MXILINX_HCOUNTER is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/BUF8_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HCOUNTER is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/CB16CE_MXILINX_HCOUNTER is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/CB16CE_MXILINX_HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/HCOUNTER is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/HCOUNTER/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/hcounter.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_RGB_LATCH is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_RGB_LATCH/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/RGB_LATCH is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf
WARNING:HDLParsers:3215 - Unit work/RGB_LATCH/BEHAVIORAL is now defined in a different file: was C:/Xilinxprg/Grafik-Karte/VGATester/rgb_latch.vhf, now is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
ERROR:HDLParsers:856 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf Line 806. No default value for unconnected port <D>.
ERROR:HDLParsers:900 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf Line 810. The label XLXI_110 is not declared.
--> 

Total memory usage is 48524 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_10" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_9" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_5" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_4" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_6" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_7" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_8" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <rgb_latch>.
    Set user-defined property "INIT =  0" for instance <XLXI_24> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...
  implementation constraint: source_linenb  : XLXI_19
  implementation constraint: INIT=0	 : XLXI_19
  implementation constraint: KEEP	 : XLXI_19
  implementation constraint: source_linenb  : XLXI_20
  implementation constraint: INIT=0	 : XLXI_20
  implementation constraint: KEEP	 : XLXI_20
  implementation constraint: source_linenb  : XLXI_21
  implementation constraint: INIT=0	 : XLXI_21
  implementation constraint: KEEP	 : XLXI_21
  implementation constraint: source_linenb  : XLXI_22
  implementation constraint: INIT=0	 : XLXI_22
  implementation constraint: KEEP	 : XLXI_22
  implementation constraint: source_linenb  : XLXI_23
  implementation constraint: INIT=0	 : XLXI_23
  implementation constraint: KEEP	 : XLXI_23
  implementation constraint: source_linenb  : XLXI_24
  implementation constraint: INIT=0	 : XLXI_24
  implementation constraint: KEEP	 : XLXI_24

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization.................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Entity <fd_mxilinx_rgb_latch> (Architecture <behavioral>) compiled.
Entity <obufe_mxilinx_rgb_latch> (Architecture <behavioral>) compiled.
Entity <rgb_latch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_10" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_9" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_5" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_4" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_6" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_7" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_8" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_25_6" for instance <XLXI_25> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_26_7" for instance <XLXI_26> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_27_8" for instance <XLXI_27> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_28_9" for instance <XLXI_28> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_29_10" for instance <XLXI_29> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_30_11" for instance <XLXI_30> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <FD_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <FD_MXILINX_rgb_latch> analyzed. Unit <FD_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FD_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <FD_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1778 - Inout <ExMemData<7:6>> is assigned but never used.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FD_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization......................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.




Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:101 - Destination branch of bus tap at (624 2192, 720 2192) is
   not part of the source branch of the bus tap.
ERROR:DesignEntry:101 - Destination branch of bus tap at (624 2512, 720 2512) is
   not part of the source branch of the bus tap.
WARNING:DesignEntry:13 - Net "RGB_I(7)" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "RGB_I(6)" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_62" is connected to load pins and/or IO Port,
   but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_64" is connected to load pins and/or IO Port,
   but there is no source pin or IO Port connected to it
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Entity <fd_mxilinx_rgb_latch> (Architecture <behavioral>) compiled.
Entity <obufe_mxilinx_rgb_latch> (Architecture <behavioral>) compiled.
Entity <rgb_latch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <ld8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_41_10" for instance <XLXI_41> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_43_9" for instance <XLXI_43> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 735: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_5" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_4" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 776: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_6" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_7" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_8" for instance <XLXI_109> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_25_6" for instance <XLXI_25> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_26_7" for instance <XLXI_26> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_27_8" for instance <XLXI_27> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_28_9" for instance <XLXI_28> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_29_10" for instance <XLXI_29> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_30_11" for instance <XLXI_30> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 253: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_43_12" for instance <XLXI_43> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 258: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_57_13" for instance <XLXI_57> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <FD_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <FD_MXILINX_rgb_latch> analyzed. Unit <FD_MXILINX_rgb_latch> generated.

Analyzing Entity <LD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <Q0> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q1> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q2> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q3> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q4> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q5> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q6> in unit <LD8_MXILINX_graka>.
    Set user-defined property "INIT =  0" for instance <Q7> in unit <LD8_MXILINX_graka>.
Entity <LD8_MXILINX_graka> analyzed. Unit <LD8_MXILINX_graka> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FD_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <FD_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <LD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <LD8_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_43> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <XLXI_57> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <LD8_MXILINX_graka> ...
  implementation constraint: source_linenb  : Q0
  implementation constraint: INIT=0	 : Q0
  implementation constraint: KEEP	 : Q0
  implementation constraint: source_linenb  : Q1
  implementation constraint: INIT=0	 : Q1
  implementation constraint: KEEP	 : Q1
  implementation constraint: source_linenb  : Q2
  implementation constraint: INIT=0	 : Q2
  implementation constraint: KEEP	 : Q2
  implementation constraint: source_linenb  : Q3
  implementation constraint: INIT=0	 : Q3
  implementation constraint: KEEP	 : Q3
  implementation constraint: source_linenb  : Q4
  implementation constraint: INIT=0	 : Q4
  implementation constraint: KEEP	 : Q4
  implementation constraint: source_linenb  : Q5
  implementation constraint: INIT=0	 : Q5
  implementation constraint: KEEP	 : Q5
  implementation constraint: source_linenb  : Q6
  implementation constraint: INIT=0	 : Q6
  implementation constraint: KEEP	 : Q6
  implementation constraint: source_linenb  : Q7
  implementation constraint: INIT=0	 : Q7
  implementation constraint: KEEP	 : Q7

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FD_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization......................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Architecture behavioral of Entity fd_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <FD8_MXILINX_graka> (Architecture <BEHAVIORAL>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 790: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_13" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_12" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_14" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_15" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_16" for instance <XLXI_109> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_110_17" for instance <XLXI_110> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_111_18" for instance <XLXI_111> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_25_6" for instance <XLXI_25> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_26_7" for instance <XLXI_26> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_27_8" for instance <XLXI_27> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_28_9" for instance <XLXI_28> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_29_10" for instance <XLXI_29> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_30_11" for instance <XLXI_30> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 253: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_43_12" for instance <XLXI_43> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 258: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_57_13" for instance <XLXI_57> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <FD_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <FD_MXILINX_rgb_latch> analyzed. Unit <FD_MXILINX_rgb_latch> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_8" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_9" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_10" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_11" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <FD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_4" for instance <Q0> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q1_5" for instance <Q1> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q2_6" for instance <Q2> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q3_7" for instance <Q3> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q4_2" for instance <Q4> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q5_3" for instance <Q5> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <FD8_MXILINX_graka>.
Entity <FD8_MXILINX_graka> analyzed. Unit <FD8_MXILINX_graka> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FD_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <FD_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_43> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <XLXI_57> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FD_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <FD8_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization....................................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.




Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Architecture behavioral of Entity fd_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity cb8ce_mxilinx_hvlogik is up to date.
Architecture behavioral of Entity hvlogik is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fd8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 790: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_13" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_12" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 831: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_14" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_15" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_16" for instance <XLXI_109> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_110_17" for instance <XLXI_110> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_111_18" for instance <XLXI_111> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_25_6" for instance <XLXI_25> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_26_7" for instance <XLXI_26> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_27_8" for instance <XLXI_27> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_28_9" for instance <XLXI_28> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_29_10" for instance <XLXI_29> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_30_11" for instance <XLXI_30> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 253: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_43_12" for instance <XLXI_43> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 258: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_57_13" for instance <XLXI_57> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <FD_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <FD_MXILINX_rgb_latch> analyzed. Unit <FD_MXILINX_rgb_latch> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 405: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_8" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_9" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_10" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_11" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <FD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_4" for instance <Q0> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q1_5" for instance <Q1> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q2_6" for instance <Q2> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q3_7" for instance <Q3> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q4_2" for instance <Q4> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q5_3" for instance <Q5> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <FD8_MXILINX_graka>.
Entity <FD8_MXILINX_graka> analyzed. Unit <FD8_MXILINX_graka> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FD_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <FD_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <FD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_43> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <XLXI_57> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FD_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <rgb_latch> ...

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <FD8_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_70/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization...................................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:101 - Destination branch of bus tap at (1392 2496, 1296 2496)
   is not part of the source branch of the bus tap.
ERROR:DesignEntry:101 - Destination branch of bus tap at (1392 2176, 1296 2176)
   is not part of the source branch of the bus tap.
WARNING:DesignEntry:16 - Bus "XLXN_79(15:8)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "XLXN_79(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:14 - Bus "XLXN_360(15:0)" is connected to load pins and/or
   IO Ports, but there is no source pin or IO Port connected to it
ERROR:DesignEntry:8 - Net "XLXN_79(15:8)" Some nets have similar names which
   make this name illegal. For example, a net named "A" would make a name like
   A(0:3) illegal.
ERROR:DesignEntry:8 - Net "XLXN_79(7:0)" Some nets have similar names which make
   this name illegal. For example, a net named "A" would make a name like A(0:3)
   illegal.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity buf8_mxilinx_hcounter is up to date.
Architecture behavioral of Entity ftce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_hcounter is up to date.
Architecture behavioral of Entity hcounter is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_addrmux is up to date.
Architecture behavioral of Entity addrmux is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf in Library work.
Architecture behavioral of Entity fd_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity obufe_mxilinx_rgb_latch is up to date.
Architecture behavioral of Entity rgb_latch is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf in Library work.
Architecture behavioral of Entity addrmux16 is up to date.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf in Library work.
Entity <ftce_mxilinx_hvlogik> (Architecture <behavioral>) compiled.
Entity <cb8ce_mxilinx_hvlogik> (Architecture <behavioral>) compiled.
Entity <hvlogik> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf in Library work.
Entity <fd_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fd8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <bufe8_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_graka> (Architecture <behavioral>) compiled.
Entity <graka> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graka> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 789: Unconnected output port 'D3' of component 'D2_4E_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_44_13" for instance <XLXI_44> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_67_12" for instance <XLXI_67> in unit <graka>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 822: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 822: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_graka'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf line 822: Unconnected output port 'TC' of component 'CB4CE_MXILINX_graka'.
    Set user-defined property "HU_SET =  XLXI_99_14" for instance <XLXI_99> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_106_15" for instance <XLXI_106> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_109_16" for instance <XLXI_109> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_110_17" for instance <XLXI_110> in unit <graka>.
    Set user-defined property "HU_SET =  XLXI_111_18" for instance <XLXI_111> in unit <graka>.
Entity <graka> analyzed. Unit <graka> generated.

Analyzing Entity <rgb_latch> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_25_6" for instance <XLXI_25> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_26_7" for instance <XLXI_26> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_27_8" for instance <XLXI_27> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_28_9" for instance <XLXI_28> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_29_10" for instance <XLXI_29> in unit <rgb_latch>.
    Set user-defined property "HU_SET =  XLXI_30_11" for instance <XLXI_30> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 253: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_43_12" for instance <XLXI_43> in unit <rgb_latch>.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf line 258: Unconnected output port 'Q' of component 'FD_MXILINX_rgb_latch'.
    Set user-defined property "HU_SET =  XLXI_57_13" for instance <XLXI_57> in unit <rgb_latch>.
Entity <rgb_latch> analyzed. Unit <rgb_latch> generated.

Analyzing Entity <OBUFE_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_rgb_latch> analyzed. Unit <OBUFE_MXILINX_rgb_latch> generated.

Analyzing Entity <FD_MXILINX_rgb_latch> (Architecture <behavioral>).
Entity <FD_MXILINX_rgb_latch> analyzed. Unit <FD_MXILINX_rgb_latch> generated.

Analyzing Entity <D2_4E_MXILINX_graka> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_graka> analyzed. Unit <D2_4E_MXILINX_graka> generated.

Analyzing Entity <addrmux16> (Architecture <behavioral>).
Entity <addrmux16> analyzed. Unit <addrmux16> generated.

Analyzing Entity <addrmux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <XLXI_3> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <XLXI_4> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <XLXI_8> in unit <addrmux>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <XLXI_9> in unit <addrmux>.
Entity <addrmux> analyzed. Unit <addrmux> generated.

Analyzing Entity <M2_1_MXILINX_addrmux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_addrmux> analyzed. Unit <M2_1_MXILINX_addrmux> generated.

Analyzing Entity <CB4CE_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_8" for instance <U0> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U1_9" for instance <U1> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U2_10" for instance <U2> in unit <CB4CE_MXILINX_graka>.
    Set user-defined property "HU_SET =  U3_11" for instance <U3> in unit <CB4CE_MXILINX_graka>.
Entity <CB4CE_MXILINX_graka> analyzed. Unit <CB4CE_MXILINX_graka> generated.

Analyzing Entity <FTCE_MXILINX_graka> (Architecture <behavioral>).
Entity <FTCE_MXILINX_graka> analyzed. Unit <FTCE_MXILINX_graka> generated.

Analyzing Entity <FDC_MXILINX_graka> (Architecture <behavioral>).
Entity <FDC_MXILINX_graka> analyzed. Unit <FDC_MXILINX_graka> generated.

Analyzing Entity <BUFE8_MXILINX_graka> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_graka> analyzed. Unit <BUFE8_MXILINX_graka> generated.

Analyzing Entity <FD8_MXILINX_graka> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_4" for instance <Q0> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q1_5" for instance <Q1> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q2_6" for instance <Q2> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q3_7" for instance <Q3> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q4_2" for instance <Q4> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q5_3" for instance <Q5> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <FD8_MXILINX_graka>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <FD8_MXILINX_graka>.
Entity <FD8_MXILINX_graka> analyzed. Unit <FD8_MXILINX_graka> generated.

Analyzing Entity <FD_MXILINX_graka> (Architecture <behavioral>).
Entity <FD_MXILINX_graka> analyzed. Unit <FD_MXILINX_graka> generated.

Analyzing Entity <hvlogik> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 404: Unconnected output port 'CEO' of component 'CB8CE_MXILINX_hvlogik'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf line 404: Unconnected output port 'TC' of component 'CB8CE_MXILINX_hvlogik'.
    Set user-defined property "HU_SET =  XLXI_131_8" for instance <XLXI_131> in unit <hvlogik>.
Entity <hvlogik> analyzed. Unit <hvlogik> generated.

Analyzing Entity <hcounter> (Architecture <behavioral>).
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_hcounter'.
WARNING:Xst:753 - C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf line 646: Unconnected output port 'TC' of component 'CB16CE_MXILINX_hcounter'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_10_17" for instance <XLXI_10> in unit <hcounter>.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <hcounter>.
Entity <hcounter> analyzed. Unit <hcounter> generated.

Analyzing Entity <CB16CE_MXILINX_hcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_hcounter>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_hcounter>.
Entity <CB16CE_MXILINX_hcounter> analyzed. Unit <CB16CE_MXILINX_hcounter> generated.

Analyzing Entity <FTCE_MXILINX_hcounter> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hcounter> analyzed. Unit <FTCE_MXILINX_hcounter> generated.

Analyzing Entity <BUF8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <BUF8_MXILINX_hcounter> analyzed. Unit <BUF8_MXILINX_hcounter> generated.

Analyzing Entity <AND8_MXILINX_hcounter> (Architecture <behavioral>).
Entity <AND8_MXILINX_hcounter> analyzed. Unit <AND8_MXILINX_hcounter> generated.

Analyzing Entity <CB8CE_MXILINX_hvlogik> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_6" for instance <Q0> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q1_7" for instance <Q1> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q3_4" for instance <Q3> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q4_5" for instance <Q4> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q5_2" for instance <Q5> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q6_1" for instance <Q6> in unit <CB8CE_MXILINX_hvlogik>.
    Set user-defined property "HU_SET =  Q7_0" for instance <Q7> in unit <CB8CE_MXILINX_hvlogik>.
Entity <CB8CE_MXILINX_hvlogik> analyzed. Unit <CB8CE_MXILINX_hvlogik> generated.

Analyzing Entity <FTCE_MXILINX_hvlogik> (Architecture <behavioral>).
Entity <FTCE_MXILINX_hvlogik> analyzed. Unit <FTCE_MXILINX_hvlogik> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <FTCE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <FTCE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <FTCE_MXILINX_hcounter> synthesized.


Synthesizing Unit <AND8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <AND8_MXILINX_hcounter> synthesized.


Synthesizing Unit <BUF8_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <BUF8_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB16CE_MXILINX_hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
Unit <CB16CE_MXILINX_hcounter> synthesized.


Synthesizing Unit <CB8CE_MXILINX_hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <CB8CE_MXILINX_hvlogik> synthesized.


Synthesizing Unit <hcounter>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/hcounter.vhf.
WARNING:Xst:646 - Signal <XLXN_19<15:9>> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_19<0>> is assigned but never used.
Unit <hcounter> synthesized.


Synthesizing Unit <FD_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD_MXILINX_graka> synthesized.


Synthesizing Unit <FTCE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FTCE_MXILINX_graka> synthesized.


Synthesizing Unit <M2_1_MXILINX_addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <M2_1_MXILINX_addrmux> synthesized.


Synthesizing Unit <addrmux>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/ADDRMUX.vhf.
Unit <addrmux> synthesized.


Synthesizing Unit <FD_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <FD_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <OBUFE_MXILINX_rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <OBUFE_MXILINX_rgb_latch> synthesized.


Synthesizing Unit <hvlogik>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/HVLogik.vhf.
Unit <hvlogik> synthesized.


Synthesizing Unit <FD8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FD8_MXILINX_graka> synthesized.


Synthesizing Unit <BUFE8_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <BUFE8_MXILINX_graka> synthesized.


Synthesizing Unit <FDC_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <FDC_MXILINX_graka> synthesized.


Synthesizing Unit <CB4CE_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <CB4CE_MXILINX_graka> synthesized.


Synthesizing Unit <addrmux16>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/AddrMux16.vhf.
Unit <addrmux16> synthesized.


Synthesizing Unit <D2_4E_MXILINX_graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
Unit <D2_4E_MXILINX_graka> synthesized.


Synthesizing Unit <rgb_latch>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/rgb_latch.vhf.
Unit <rgb_latch> synthesized.


Synthesizing Unit <graka>.
    Related source file is C:/Xilinxprg/Source_Xilinx_CPLD/GraKa.vhf.
WARNING:Xst:1779 - Inout <DATA> is used but is never assigned.
Unit <graka> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_43> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <XLXI_57> of the block <FD_MXILINX_rgb_latch> are unconnected in block <rgb_latch>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_graka is merged (output interface has tristates)

Optimizing unit <graka> ...

Optimizing unit <D2_4E_MXILINX_graka> ...

Optimizing unit <FDC_MXILINX_graka> ...

Optimizing unit <OBUFE_MXILINX_rgb_latch> ...

Optimizing unit <FD_MXILINX_rgb_latch> ...

Optimizing unit <M2_1_MXILINX_addrmux> ...

Optimizing unit <FTCE_MXILINX_graka> ...

Optimizing unit <FD_MXILINX_graka> ...

Optimizing unit <BUF8_MXILINX_hcounter> ...

Optimizing unit <AND8_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hcounter> ...

Optimizing unit <FTCE_MXILINX_hvlogik> ...

Optimizing unit <rgb_latch> ...

Optimizing unit <CB4CE_MXILINX_graka> ...

Optimizing unit <FD8_MXILINX_graka> ...

Optimizing unit <addrmux> ...

Optimizing unit <CB8CE_MXILINX_hvlogik> ...

Optimizing unit <CB16CE_MXILINX_hcounter> ...

Optimizing unit <addrmux16> ...

Optimizing unit <hcounter> ...

Optimizing unit <hvlogik> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graka.ucf -p xc9500 graka.ngc graka.ngd 

Reading NGO file "C:/Xilinxprg/Source_Xilinx_CPLD/graka.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "graka.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_99/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_112/XLXI_127/XLXI_1/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_112/XLXI_131/CEO' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_44/D3' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 39200 kilobytes

Writing NGD file "graka.ngd" ...

Writing NGDBUILD log file "graka.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC9572-15-PC84.
Flattening design..
Multi-level logic optimization...
Timing optimization....................................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 72 equations into 4 function blocks..............
java.lang.ClassCastException: org.apache.xalan.res.XSLTErrorResources_de
	at org.apache.xalan.xslt.Process.main(Unknown Source)
Exception in thread "main" 
Design graka has been optimized and fit into device XC9572-15-PC84.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".


