// Seed: 2226505268
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_4 = 32'd12
) (
    id_1,
    _id_2,
    id_3
);
  output supply0 id_3;
  input wire _id_2;
  input wire id_1;
  parameter id_4 = 1;
  assign id_3 = 1'b0;
  logic [7:0][1 : id_4] id_5;
  assign id_5[-1] = -1'b0 == id_5;
  parameter id_6 = id_4 > id_4;
  assign id_5[id_2] = id_1 | 1 ? -1 : -1;
  module_0 modCall_1 ();
endmodule
