

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Fri May  4 18:45:37 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6841|  6841|  6841|  6841|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label19  |  6840|  6840|       856|          -|          -|     8|    no    |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond54_i_i)
3 --> 
	2  / (!exitcond54_i_i)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %0"

 <State 2> : 1.74ns
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%filter_0_i_i = phi i4 [ 0, %codeRepl ], [ %filter, %codeRepl19 ]"
ST_2 : Operation 6 [1/1] (1.30ns)   --->   "%exitcond54_i_i = icmp eq i4 %filter_0_i_i, -8" [nnet/solution1/nnet.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [21 x i8]* @dataflow_parent_loop, i4 %filter_0_i_i, i4 -8)" [nnet/solution1/nnet.cpp:20]
ST_2 : Operation 9 [1/1] (1.73ns)   --->   "%filter = add i4 %filter_0_i_i, 1" [nnet/solution1/nnet.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %exitcond54_i_i, label %conv_layer1_.exit, label %codeRepl19" [nnet/solution1/nnet.cpp:20]
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_con(i4 %filter_0_i_i, [6728 x i24]* %output_V)" [nnet/solution1/nnet.cpp:20]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:37]

 <State 3> : 0.00ns
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str) nounwind" [nnet/solution1/nnet.cpp:21]
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_con(i4 %filter_0_i_i, [6728 x i24]* %output_V)" [nnet/solution1/nnet.cpp:20]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "br label %0" [nnet/solution1/nnet.cpp:20]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('filter') with incoming values : ('filter', nnet/solution1/nnet.cpp:20) [22]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('filter') with incoming values : ('filter', nnet/solution1/nnet.cpp:20) [22]  (0 ns)
	'add' operation ('filter', nnet/solution1/nnet.cpp:20) [26]  (1.74 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
