

================================================================
== Vitis HLS Report for 'spi_master'
================================================================
* Date:           Mon Feb 17 22:47:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.883 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128  |spi_master_Pipeline_VITIS_LOOP_30_2  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|   2 ~ 134|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      51|    184|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    123|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     156|    325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128  |spi_master_Pipeline_VITIS_LOOP_30_2  |        0|   0|  51|  184|    0|
    +------------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                           |                                     |        0|   0|  51|  184|    0|
    +------------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state5                                             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state2                               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_read_state2                               |       and|   0|  0|   2|           1|           1|
    |grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_ack  |       and|   0|  0|   2|           2|           1|
    |grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_ack  |       and|   0|  0|   2|           2|           1|
    |tmp_1_nbreadreq_fu_92_p3                                    |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_84_p3                                      |       and|   0|  0|   2|           1|           0|
    |ap_block_state2                                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                             |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  18|          11|           7|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |cs                   |  14|          3|    1|          3|
    |data_in              |  14|          3|   32|         96|
    |data_out_blk_n       |   9|          2|    1|          2|
    |miso_ap_ack          |  14|          3|    1|          3|
    |miso_blk_n           |   9|          2|    1|          2|
    |mosi                 |   9|          2|    1|          2|
    |received_data_fu_70  |  14|          3|   32|         96|
    |sclk                 |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 123|         26|   71|        212|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |mosi_reg                                                     |   1|   0|    1|          0|
    |received_data_fu_70                                          |  32|   0|   32|          0|
    |received_data_load_1_reg_202                                 |  32|   0|   32|          0|
    |sclk_reg                                                     |   1|   0|    1|          0|
    |send_data_reg_207                                            |  32|   0|   32|          0|
    |tmp_reg_195                                                  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 105|   0|  105|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|    spi_master|  return value|
|ap_rst           |   in|    1|  ap_ctrl_none|    spi_master|  return value|
|sclk             |  out|    1|         ap_hs|          sclk|       pointer|
|cs               |  out|    1|         ap_hs|            cs|       pointer|
|mosi             |  out|    1|         ap_hs|          mosi|       pointer|
|miso             |   in|    1|         ap_hs|          miso|       pointer|
|miso_ap_vld      |   in|    1|         ap_hs|          miso|       pointer|
|data_out         |   in|   32|         ap_hs|      data_out|       pointer|
|data_out_ap_vld  |   in|    1|         ap_hs|      data_out|       pointer|
|data_in          |  out|   32|         ap_hs|       data_in|       pointer|
|data_in_ap_vld   |  out|    1|         ap_hs|       data_in|       pointer|
|flag             |   in|    1|       ap_none|          flag|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

