{
  "Top": "mlkem_top",
  "RtlTop": "mlkem_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "mlkem_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mode": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/samarth\/Desktop\/6g_ai_ran",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mlkem_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "267",
    "Latency": "269"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlkem_top",
    "Version": "1.0",
    "DisplayName": "Mlkem_top",
    "Revision": "2114499341",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mlkem_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/ntt_engine.cpp",
      "..\/..\/mlkem_types.h",
      "..\/..\/mlkem_ip.cpp"
    ],
    "TestBench": ["..\/..\/mlkem_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlkem_top_control_s_axi.vhd",
      "impl\/vhdl\/mlkem_top_entry_proc.vhd",
      "impl\/vhdl\/mlkem_top_fifo_w16_d256_A.vhd",
      "impl\/vhdl\/mlkem_top_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/mlkem_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/mlkem_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.vhd",
      "impl\/vhdl\/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.vhd",
      "impl\/vhdl\/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.vhd",
      "impl\/vhdl\/mlkem_top_mul_16s_12ns_28_1_1.vhd",
      "impl\/vhdl\/mlkem_top_mul_16s_13ns_29_1_1.vhd",
      "impl\/vhdl\/mlkem_top_mul_16s_13s_16_1_1.vhd",
      "impl\/vhdl\/mlkem_top_process_phase.vhd",
      "impl\/vhdl\/mlkem_top_process_phase_Pipeline_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/mlkem_top_read_phase.vhd",
      "impl\/vhdl\/mlkem_top_read_phase_Pipeline_VITIS_LOOP_30_1.vhd",
      "impl\/vhdl\/mlkem_top_regslice_both.vhd",
      "impl\/vhdl\/mlkem_top_start_for_process_phase_U0.vhd",
      "impl\/vhdl\/mlkem_top_start_for_write_phase_U0.vhd",
      "impl\/vhdl\/mlkem_top_write_phase.vhd",
      "impl\/vhdl\/mlkem_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlkem_top_control_s_axi.v",
      "impl\/verilog\/mlkem_top_entry_proc.v",
      "impl\/verilog\/mlkem_top_fifo_w16_d256_A.v",
      "impl\/verilog\/mlkem_top_fifo_w32_d3_S.v",
      "impl\/verilog\/mlkem_top_flow_control_loop_pipe.v",
      "impl\/verilog\/mlkem_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mlkem_top_hls_deadlock_detection_unit.v",
      "impl\/verilog\/mlkem_top_hls_deadlock_detector.vh",
      "impl\/verilog\/mlkem_top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/mlkem_top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/mlkem_top_hls_deadlock_report_unit.vh",
      "impl\/verilog\/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.v",
      "impl\/verilog\/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.v",
      "impl\/verilog\/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.v",
      "impl\/verilog\/mlkem_top_mul_16s_12ns_28_1_1.v",
      "impl\/verilog\/mlkem_top_mul_16s_13ns_29_1_1.v",
      "impl\/verilog\/mlkem_top_mul_16s_13s_16_1_1.v",
      "impl\/verilog\/mlkem_top_process_phase.v",
      "impl\/verilog\/mlkem_top_process_phase_Pipeline_VITIS_LOOP_44_1.v",
      "impl\/verilog\/mlkem_top_read_phase.v",
      "impl\/verilog\/mlkem_top_read_phase_Pipeline_VITIS_LOOP_30_1.v",
      "impl\/verilog\/mlkem_top_regslice_both.v",
      "impl\/verilog\/mlkem_top_start_for_process_phase_U0.v",
      "impl\/verilog\/mlkem_top_start_for_write_phase_U0.v",
      "impl\/verilog\/mlkem_top_write_phase.v",
      "impl\/verilog\/mlkem_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mlkem_top_v1_0\/data\/mlkem_top.mdd",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/data\/mlkem_top.tcl",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/data\/mlkem_top.yaml",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/xmlkem_top.c",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/xmlkem_top.h",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/xmlkem_top_hw.h",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/xmlkem_top_linux.c",
      "impl\/misc\/drivers\/mlkem_top_v1_0\/src\/xmlkem_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mlkem_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "mode",
          "access": "W",
          "description": "Data signal of mode",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode",
              "access": "W",
              "description": "Bit 31 to 0 of mode"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "mode"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlkem_top",
      "BindInstances": "mode_c_U coeff_stream_U result_stream_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "read_phase",
          "InstanceName": "read_phase_U0",
          "Instances": [{
              "ModuleName": "read_phase_Pipeline_VITIS_LOOP_30_1",
              "InstanceName": "grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52",
              "BindInstances": "icmp_ln30_fu_83_p2 i_2_fu_89_p2"
            }]
        },
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "process_phase",
          "InstanceName": "process_phase_U0",
          "Instances": [{
              "ModuleName": "process_phase_Pipeline_VITIS_LOOP_44_1",
              "InstanceName": "grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38",
              "BindInstances": "i_fu_102_p2 mul_16s_13ns_29_1_1_U17 mul_16s_13s_16_1_1_U19 mac_muladd_16s_13s_29s_29_4_1_U22 mac_muladd_16s_13s_29s_29_4_1_U22 mul_16s_12ns_28_1_1_U18 mul_16s_13s_16_1_1_U20 mac_muladd_16s_13s_28s_29_4_1_U23 mac_muladd_16s_13s_28s_29_4_1_U23 mac_muladd_16s_13s_26s_29_4_1_U21 mac_muladd_16s_13s_26s_29_4_1_U21 icmp_ln44_fu_118_p2"
            }]
        },
        {
          "ModuleName": "write_phase",
          "InstanceName": "write_phase_U0",
          "BindInstances": "out_tmp_last_fu_95_p2 i_fu_102_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_phase_Pipeline_VITIS_LOOP_30_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_phase": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_phase_Pipeline_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_phase": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_phase": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlkem_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.215"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "read_phase_Pipeline_VITIS_LOOP_30_1": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.630"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "read_phase": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "131",
          "LatencyWorst": "260",
          "PipelineIIMin": "1",
          "PipelineIIMax": "260",
          "PipelineII": "1 ~ 260",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.630"
        },
        "Area": {
          "FF": "34",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "process_phase_Pipeline_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "264",
          "LatencyAvg": "264",
          "LatencyWorst": "264",
          "PipelineII": "256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "256",
            "Latency": "262",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "511",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "process_phase": {
        "Latency": {
          "LatencyBest": "266",
          "LatencyAvg": "266",
          "LatencyWorst": "266",
          "PipelineII": "266",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "549",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "264",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "write_phase": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.712"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mlkem_top": {
        "Latency": {
          "LatencyBest": "269",
          "LatencyAvg": "269",
          "LatencyWorst": "269",
          "PipelineII": "267",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "7",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1091",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "852",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-27 17:41:28 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
