
stm32f7xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a10  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000c08  08000c08  00001c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c14  08000c14  00001c24  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000c14  08000c14  00001c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000c1c  08000c24  00001c24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c1c  08000c1c  00001c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c20  08000c20  00001c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001c24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000c24  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000c24  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00001c24  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001469  00000000  00000000  00001c52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000498  00000000  00000000  000030bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000178  00000000  00000000  00003558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000111  00000000  00000000  000036d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000262c  00000000  00000000  000037e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001bff  00000000  00000000  00005e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a2a6  00000000  00000000  00007a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00011cb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000558  00000000  00000000  00011cf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00012250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000000 	.word	0x20000000
 8000214:	00000000 	.word	0x00000000
 8000218:	08000bf0 	.word	0x08000bf0

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000004 	.word	0x20000004
 8000234:	08000bf0 	.word	0x08000bf0

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * PB13 --> SPI2_SCK
 * PB14 --> SPI2_MISO
 * PB15 --> SPI2_MOSI
 */
void SPI2_GPIOInits(void){
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800024e:	4b0e      	ldr	r3, [pc, #56]	@ (8000288 <SPI2_GPIOInits+0x40>)
 8000250:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000252:	2302      	movs	r3, #2
 8000254:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000256:	2305      	movs	r3, #5
 8000258:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800025a:	2300      	movs	r3, #0
 800025c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800025e:	2300      	movs	r3, #0
 8000260:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000262:	2302      	movs	r3, #2
 8000264:	72bb      	strb	r3, [r7, #10]

	/* SCLK */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000266:	230d      	movs	r3, #13
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f98d 	bl	800058c <GPIO_Init>

	/* MOSI */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000272:	230f      	movs	r3, #15
 8000274:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	4618      	mov	r0, r3
 800027a:	f000 f987 	bl	800058c <GPIO_Init>
	//GPIO_Init(&SPIPins);

	/* NSS  */
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
	//GPIO_Init(&SPIPins);
}
 800027e:	bf00      	nop
 8000280:	3710      	adds	r7, #16
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40020400 	.word	0x40020400

0800028c <SPI2_Inits>:

void SPI2_Inits(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b088      	sub	sp, #32
 8000290:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 8000292:	4b0c      	ldr	r3, [pc, #48]	@ (80002c4 <SPI2_Inits+0x38>)
 8000294:	603b      	str	r3, [r7, #0]
	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD; //FULL-duplex
 8000296:	2301      	movs	r3, #1
 8000298:	717b      	strb	r3, [r7, #5]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800029a:	2301      	movs	r3, #1
 800029c:	713b      	strb	r3, [r7, #4]
	SPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2; // Serial clock of 8M Hz
 800029e:	2300      	movs	r3, #0
 80002a0:	71bb      	strb	r3, [r7, #6]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 80002a2:	2300      	movs	r3, #0
 80002a4:	71fb      	strb	r3, [r7, #7]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 80002a6:	2300      	movs	r3, #0
 80002a8:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80002aa:	2300      	movs	r3, #0
 80002ac:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_EN; //software slave management enable for NSS pin
 80002ae:	2301      	movs	r3, #1
 80002b0:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2Handle);
 80002b2:	463b      	mov	r3, r7
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fbb9 	bl	8000a2c <SPI_Init>
}
 80002ba:	bf00      	nop
 80002bc:	3720      	adds	r7, #32
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40003800 	.word	0x40003800

080002c8 <main>:

int main(void){
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b084      	sub	sp, #16
 80002cc:	af00      	add	r7, sp, #0

	char user_data[] = "Hello world";
 80002ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000300 <main+0x38>)
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80002d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// this function is used to initialize the GPIO pins to behave like SPI2 pins (alternate functions)
	SPI2_GPIOInits();
 80002d8:	f7ff ffb6 	bl	8000248 <SPI2_GPIOInits>

	SPI2_Inits();
 80002dc:	f7ff ffd6 	bl	800028c <SPI2_Inits>

	// Enable the SPI2 peripheral (SPE bit in SPI_CR1 register)
	SPI_PeripheralControl(SPI2, ENABLE);
 80002e0:	2101      	movs	r1, #1
 80002e2:	4808      	ldr	r0, [pc, #32]	@ (8000304 <main+0x3c>)
 80002e4:	f000 fc43 	bl	8000b6e <SPI_PeripheralControl>

	SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	4618      	mov	r0, r3
 80002ec:	f7ff ffa4 	bl	8000238 <strlen>
 80002f0:	4602      	mov	r2, r0
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	4619      	mov	r1, r3
 80002f6:	4803      	ldr	r0, [pc, #12]	@ (8000304 <main+0x3c>)
 80002f8:	f000 fc02 	bl	8000b00 <SPI_SendData>

	while(1);
 80002fc:	bf00      	nop
 80002fe:	e7fd      	b.n	80002fc <main+0x34>
 8000300:	08000c08 	.word	0x08000c08
 8000304:	40003800 	.word	0x40003800

08000308 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000308:	480d      	ldr	r0, [pc, #52]	@ (8000340 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800030a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800030c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000310:	480c      	ldr	r0, [pc, #48]	@ (8000344 <LoopForever+0x6>)
  ldr r1, =_edata
 8000312:	490d      	ldr	r1, [pc, #52]	@ (8000348 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000314:	4a0d      	ldr	r2, [pc, #52]	@ (800034c <LoopForever+0xe>)
  movs r3, #0
 8000316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000318:	e002      	b.n	8000320 <LoopCopyDataInit>

0800031a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800031a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800031c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800031e:	3304      	adds	r3, #4

08000320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000324:	d3f9      	bcc.n	800031a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000326:	4a0a      	ldr	r2, [pc, #40]	@ (8000350 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000328:	4c0a      	ldr	r4, [pc, #40]	@ (8000354 <LoopForever+0x16>)
  movs r3, #0
 800032a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800032c:	e001      	b.n	8000332 <LoopFillZerobss>

0800032e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800032e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000330:	3204      	adds	r2, #4

08000332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000334:	d3fb      	bcc.n	800032e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000336:	f000 fc37 	bl	8000ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800033a:	f7ff ffc5 	bl	80002c8 <main>

0800033e <LoopForever>:

LoopForever:
  b LoopForever
 800033e:	e7fe      	b.n	800033e <LoopForever>
  ldr   r0, =_estack
 8000340:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000348:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800034c:	08000c24 	.word	0x08000c24
  ldr r2, =_sbss
 8000350:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000354:	2000001c 	.word	0x2000001c

08000358 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000358:	e7fe      	b.n	8000358 <ADC_IRQHandler>
	...

0800035c <GPIO_PeriClockControl>:
 *  @Return: none
 *
 *  @Note: none
 *
 *********************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	2b01      	cmp	r3, #1
 800036c:	d178      	bne.n	8000460 <GPIO_PeriClockControl+0x104>
	{
		if(pGPIOx == GPIOA)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a7a      	ldr	r2, [pc, #488]	@ (800055c <GPIO_PeriClockControl+0x200>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d106      	bne.n	8000384 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000376:	4b7a      	ldr	r3, [pc, #488]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800037a:	4a79      	ldr	r2, [pc, #484]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	6313      	str	r3, [r2, #48]	@ 0x30
		{
			GPIOK_PCLK_DI();
		}

	}
}
 8000382:	e0e5      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOB)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4a77      	ldr	r2, [pc, #476]	@ (8000564 <GPIO_PeriClockControl+0x208>)
 8000388:	4293      	cmp	r3, r2
 800038a:	d106      	bne.n	800039a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800038c:	4b74      	ldr	r3, [pc, #464]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800038e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000390:	4a73      	ldr	r2, [pc, #460]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000392:	f043 0302 	orr.w	r3, r3, #2
 8000396:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000398:	e0da      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOC)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a72      	ldr	r2, [pc, #456]	@ (8000568 <GPIO_PeriClockControl+0x20c>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d106      	bne.n	80003b0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003a2:	4b6f      	ldr	r3, [pc, #444]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a6:	4a6e      	ldr	r2, [pc, #440]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003a8:	f043 0304 	orr.w	r3, r3, #4
 80003ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ae:	e0cf      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOD)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a6e      	ldr	r2, [pc, #440]	@ (800056c <GPIO_PeriClockControl+0x210>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d106      	bne.n	80003c6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003b8:	4b69      	ldr	r3, [pc, #420]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003bc:	4a68      	ldr	r2, [pc, #416]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003be:	f043 0308 	orr.w	r3, r3, #8
 80003c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c4:	e0c4      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOE)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a69      	ldr	r2, [pc, #420]	@ (8000570 <GPIO_PeriClockControl+0x214>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003ce:	4b64      	ldr	r3, [pc, #400]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d2:	4a63      	ldr	r2, [pc, #396]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003d4:	f043 0310 	orr.w	r3, r3, #16
 80003d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003da:	e0b9      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOF)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a65      	ldr	r2, [pc, #404]	@ (8000574 <GPIO_PeriClockControl+0x218>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d106      	bne.n	80003f2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003e4:	4b5e      	ldr	r3, [pc, #376]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e8:	4a5d      	ldr	r2, [pc, #372]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f0:	e0ae      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOG)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a60      	ldr	r2, [pc, #384]	@ (8000578 <GPIO_PeriClockControl+0x21c>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003fa:	4b59      	ldr	r3, [pc, #356]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fe:	4a58      	ldr	r2, [pc, #352]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000400:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000404:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000406:	e0a3      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOH)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a5c      	ldr	r2, [pc, #368]	@ (800057c <GPIO_PeriClockControl+0x220>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000410:	4b53      	ldr	r3, [pc, #332]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000414:	4a52      	ldr	r2, [pc, #328]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800041a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800041c:	e098      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOI)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a57      	ldr	r2, [pc, #348]	@ (8000580 <GPIO_PeriClockControl+0x224>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d106      	bne.n	8000434 <GPIO_PeriClockControl+0xd8>
			GPIOI_PCLK_EN();
 8000426:	4b4e      	ldr	r3, [pc, #312]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042a:	4a4d      	ldr	r2, [pc, #308]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800042c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000430:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000432:	e08d      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOJ)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a53      	ldr	r2, [pc, #332]	@ (8000584 <GPIO_PeriClockControl+0x228>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <GPIO_PeriClockControl+0xee>
			GPIOJ_PCLK_EN();
 800043c:	4b48      	ldr	r3, [pc, #288]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000440:	4a47      	ldr	r2, [pc, #284]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000446:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000448:	e082      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOK)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a4e      	ldr	r2, [pc, #312]	@ (8000588 <GPIO_PeriClockControl+0x22c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d17e      	bne.n	8000550 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_EN();
 8000452:	4b43      	ldr	r3, [pc, #268]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000456:	4a42      	ldr	r2, [pc, #264]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000458:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800045c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045e:	e077      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		if(pGPIOx == GPIOA)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a3e      	ldr	r2, [pc, #248]	@ (800055c <GPIO_PeriClockControl+0x200>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d106      	bne.n	8000476 <GPIO_PeriClockControl+0x11a>
			GPIOA_PCLK_DI();
 8000468:	4b3d      	ldr	r3, [pc, #244]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046c:	4a3c      	ldr	r2, [pc, #240]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800046e:	f023 0301 	bic.w	r3, r3, #1
 8000472:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000474:	e06c      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOB)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a3a      	ldr	r2, [pc, #232]	@ (8000564 <GPIO_PeriClockControl+0x208>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d106      	bne.n	800048c <GPIO_PeriClockControl+0x130>
			GPIOB_PCLK_DI();
 800047e:	4b38      	ldr	r3, [pc, #224]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000482:	4a37      	ldr	r2, [pc, #220]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000484:	f023 0302 	bic.w	r3, r3, #2
 8000488:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800048a:	e061      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOC)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a36      	ldr	r2, [pc, #216]	@ (8000568 <GPIO_PeriClockControl+0x20c>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d106      	bne.n	80004a2 <GPIO_PeriClockControl+0x146>
			GPIOC_PCLK_DI();
 8000494:	4b32      	ldr	r3, [pc, #200]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000498:	4a31      	ldr	r2, [pc, #196]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800049a:	f023 0304 	bic.w	r3, r3, #4
 800049e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a0:	e056      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOD)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a31      	ldr	r2, [pc, #196]	@ (800056c <GPIO_PeriClockControl+0x210>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d106      	bne.n	80004b8 <GPIO_PeriClockControl+0x15c>
			GPIOD_PCLK_DI();
 80004aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004b0:	f023 0308 	bic.w	r3, r3, #8
 80004b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b6:	e04b      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOE)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a2d      	ldr	r2, [pc, #180]	@ (8000570 <GPIO_PeriClockControl+0x214>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d106      	bne.n	80004ce <GPIO_PeriClockControl+0x172>
			GPIOE_PCLK_DI();
 80004c0:	4b27      	ldr	r3, [pc, #156]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c4:	4a26      	ldr	r2, [pc, #152]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004c6:	f023 0310 	bic.w	r3, r3, #16
 80004ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004cc:	e040      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOF)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a28      	ldr	r2, [pc, #160]	@ (8000574 <GPIO_PeriClockControl+0x218>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d106      	bne.n	80004e4 <GPIO_PeriClockControl+0x188>
			GPIOF_PCLK_DI();
 80004d6:	4b22      	ldr	r3, [pc, #136]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004da:	4a21      	ldr	r2, [pc, #132]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004dc:	f023 0320 	bic.w	r3, r3, #32
 80004e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e2:	e035      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOG)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a24      	ldr	r2, [pc, #144]	@ (8000578 <GPIO_PeriClockControl+0x21c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d106      	bne.n	80004fa <GPIO_PeriClockControl+0x19e>
			GPIOG_PCLK_DI();
 80004ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 80004f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f8:	e02a      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOH)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a1f      	ldr	r2, [pc, #124]	@ (800057c <GPIO_PeriClockControl+0x220>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d106      	bne.n	8000510 <GPIO_PeriClockControl+0x1b4>
			GPIOH_PCLK_DI();
 8000502:	4b17      	ldr	r3, [pc, #92]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000506:	4a16      	ldr	r2, [pc, #88]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000508:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800050c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800050e:	e01f      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOI)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4a1b      	ldr	r2, [pc, #108]	@ (8000580 <GPIO_PeriClockControl+0x224>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d106      	bne.n	8000526 <GPIO_PeriClockControl+0x1ca>
			GPIOI_PCLK_DI();
 8000518:	4b11      	ldr	r3, [pc, #68]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800051a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051c:	4a10      	ldr	r2, [pc, #64]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800051e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000522:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000524:	e014      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOJ)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a16      	ldr	r2, [pc, #88]	@ (8000584 <GPIO_PeriClockControl+0x228>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d106      	bne.n	800053c <GPIO_PeriClockControl+0x1e0>
			GPIOJ_PCLK_DI();
 800052e:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000532:	4a0b      	ldr	r2, [pc, #44]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000534:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000538:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800053a:	e009      	b.n	8000550 <GPIO_PeriClockControl+0x1f4>
		else if(pGPIOx == GPIOK)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a12      	ldr	r2, [pc, #72]	@ (8000588 <GPIO_PeriClockControl+0x22c>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d105      	bne.n	8000550 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_DI();
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000548:	4a05      	ldr	r2, [pc, #20]	@ (8000560 <GPIO_PeriClockControl+0x204>)
 800054a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800054e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	40020000 	.word	0x40020000
 8000560:	40023800 	.word	0x40023800
 8000564:	40020400 	.word	0x40020400
 8000568:	40020800 	.word	0x40020800
 800056c:	40020c00 	.word	0x40020c00
 8000570:	40021000 	.word	0x40021000
 8000574:	40021400 	.word	0x40021400
 8000578:	40021800 	.word	0x40021800
 800057c:	40021c00 	.word	0x40021c00
 8000580:	40022000 	.word	0x40022000
 8000584:	40022400 	.word	0x40022400
 8000588:	40022800 	.word	0x40022800

0800058c <GPIO_Init>:
 *  @Return: none
 *
 *  @Note: none
 *
 *********************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	/* 1. configure the mode of the gpio pin */
	uint32_t temp = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	617b      	str	r3, [r7, #20]

	// enable the peripheral clock for GPIOx
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2101      	movs	r1, #1
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff fedc 	bl	800035c <GPIO_PeriClockControl>

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= 	GPIO_MODE_ANALOG){
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	795b      	ldrb	r3, [r3, #5]
 80005a8:	2b03      	cmp	r3, #3
 80005aa:	d81f      	bhi.n	80005ec <GPIO_Init+0x60>
		// non-interrupt mode
		// each pin takes 2 bit fields, so we multiply the pin number to 2
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	795b      	ldrb	r3, [r3, #5]
 80005b0:	461a      	mov	r2, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	791b      	ldrb	r3, [r3, #4]
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	fa02 f303 	lsl.w	r3, r2, r3
 80005bc:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	791b      	ldrb	r3, [r3, #4]
 80005c8:	4619      	mov	r1, r3
 80005ca:	2303      	movs	r3, #3
 80005cc:	408b      	lsls	r3, r1
 80005ce:	43db      	mvns	r3, r3
 80005d0:	4619      	mov	r1, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	400a      	ands	r2, r1
 80005d8:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // setting
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	6819      	ldr	r1, [r3, #0]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	697a      	ldr	r2, [r7, #20]
 80005e6:	430a      	orrs	r2, r1
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	e0da      	b.n	80007a2 <GPIO_Init+0x216>
	}
	else{
		//this part for interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	795b      	ldrb	r3, [r3, #5]
 80005f0:	2b04      	cmp	r3, #4
 80005f2:	d117      	bne.n	8000624 <GPIO_Init+0x98>
		{
			// 1. configure the falling trigger selection register (FTSR) (a register of EXTI)
			EXTI->FTSR	|=  (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f4:	4b51      	ldr	r3, [pc, #324]	@ (800073c <GPIO_Init+0x1b0>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	7912      	ldrb	r2, [r2, #4]
 80005fc:	4611      	mov	r1, r2
 80005fe:	2201      	movs	r2, #1
 8000600:	408a      	lsls	r2, r1
 8000602:	4611      	mov	r1, r2
 8000604:	4a4d      	ldr	r2, [pc, #308]	@ (800073c <GPIO_Init+0x1b0>)
 8000606:	430b      	orrs	r3, r1
 8000608:	60d3      	str	r3, [r2, #12]
			// c;ear the corresponding RTSR bit
			EXTI->RTSR	&= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800060a:	4b4c      	ldr	r3, [pc, #304]	@ (800073c <GPIO_Init+0x1b0>)
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	7912      	ldrb	r2, [r2, #4]
 8000612:	4611      	mov	r1, r2
 8000614:	2201      	movs	r2, #1
 8000616:	408a      	lsls	r2, r1
 8000618:	43d2      	mvns	r2, r2
 800061a:	4611      	mov	r1, r2
 800061c:	4a47      	ldr	r2, [pc, #284]	@ (800073c <GPIO_Init+0x1b0>)
 800061e:	400b      	ands	r3, r1
 8000620:	6093      	str	r3, [r2, #8]
 8000622:	e035      	b.n	8000690 <GPIO_Init+0x104>
		}

		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	795b      	ldrb	r3, [r3, #5]
 8000628:	2b05      	cmp	r3, #5
 800062a:	d117      	bne.n	800065c <GPIO_Init+0xd0>
		{
			// 1. configure the rising trigger selection register (RTSR)
			EXTI->RTSR	|=  (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800062c:	4b43      	ldr	r3, [pc, #268]	@ (800073c <GPIO_Init+0x1b0>)
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	7912      	ldrb	r2, [r2, #4]
 8000634:	4611      	mov	r1, r2
 8000636:	2201      	movs	r2, #1
 8000638:	408a      	lsls	r2, r1
 800063a:	4611      	mov	r1, r2
 800063c:	4a3f      	ldr	r2, [pc, #252]	@ (800073c <GPIO_Init+0x1b0>)
 800063e:	430b      	orrs	r3, r1
 8000640:	6093      	str	r3, [r2, #8]
			// c;ear the corresponding RTSR bit
			EXTI->FTSR	&= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000642:	4b3e      	ldr	r3, [pc, #248]	@ (800073c <GPIO_Init+0x1b0>)
 8000644:	68db      	ldr	r3, [r3, #12]
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	7912      	ldrb	r2, [r2, #4]
 800064a:	4611      	mov	r1, r2
 800064c:	2201      	movs	r2, #1
 800064e:	408a      	lsls	r2, r1
 8000650:	43d2      	mvns	r2, r2
 8000652:	4611      	mov	r1, r2
 8000654:	4a39      	ldr	r2, [pc, #228]	@ (800073c <GPIO_Init+0x1b0>)
 8000656:	400b      	ands	r3, r1
 8000658:	60d3      	str	r3, [r2, #12]
 800065a:	e019      	b.n	8000690 <GPIO_Init+0x104>
		}

		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	795b      	ldrb	r3, [r3, #5]
 8000660:	2b06      	cmp	r3, #6
 8000662:	d115      	bne.n	8000690 <GPIO_Init+0x104>
		{
			// 1. configure both the RTSR and FTSR
			EXTI->RTSR	|=  (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000664:	4b35      	ldr	r3, [pc, #212]	@ (800073c <GPIO_Init+0x1b0>)
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	7912      	ldrb	r2, [r2, #4]
 800066c:	4611      	mov	r1, r2
 800066e:	2201      	movs	r2, #1
 8000670:	408a      	lsls	r2, r1
 8000672:	4611      	mov	r1, r2
 8000674:	4a31      	ldr	r2, [pc, #196]	@ (800073c <GPIO_Init+0x1b0>)
 8000676:	430b      	orrs	r3, r1
 8000678:	6093      	str	r3, [r2, #8]
			// c;ear the corresponding RTSR bit
			EXTI->FTSR	|=  (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800067a:	4b30      	ldr	r3, [pc, #192]	@ (800073c <GPIO_Init+0x1b0>)
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	7912      	ldrb	r2, [r2, #4]
 8000682:	4611      	mov	r1, r2
 8000684:	2201      	movs	r2, #1
 8000686:	408a      	lsls	r2, r1
 8000688:	4611      	mov	r1, r2
 800068a:	4a2c      	ldr	r2, [pc, #176]	@ (800073c <GPIO_Init+0x1b0>)
 800068c:	430b      	orrs	r3, r1
 800068e:	60d3      	str	r3, [r2, #12]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTI
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	791b      	ldrb	r3, [r3, #4]
 8000694:	089b      	lsrs	r3, r3, #2
 8000696:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	791b      	ldrb	r3, [r3, #4]
 800069c:	f003 0303 	and.w	r3, r3, #3
 80006a0:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a26      	ldr	r2, [pc, #152]	@ (8000740 <GPIO_Init+0x1b4>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d05d      	beq.n	8000768 <GPIO_Init+0x1dc>
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a24      	ldr	r2, [pc, #144]	@ (8000744 <GPIO_Init+0x1b8>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d040      	beq.n	8000738 <GPIO_Init+0x1ac>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a23      	ldr	r2, [pc, #140]	@ (8000748 <GPIO_Init+0x1bc>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d039      	beq.n	8000734 <GPIO_Init+0x1a8>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a21      	ldr	r2, [pc, #132]	@ (800074c <GPIO_Init+0x1c0>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d032      	beq.n	8000730 <GPIO_Init+0x1a4>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a20      	ldr	r2, [pc, #128]	@ (8000750 <GPIO_Init+0x1c4>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d02b      	beq.n	800072c <GPIO_Init+0x1a0>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1e      	ldr	r2, [pc, #120]	@ (8000754 <GPIO_Init+0x1c8>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d024      	beq.n	8000728 <GPIO_Init+0x19c>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a1d      	ldr	r2, [pc, #116]	@ (8000758 <GPIO_Init+0x1cc>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d01d      	beq.n	8000724 <GPIO_Init+0x198>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <GPIO_Init+0x1d0>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d016      	beq.n	8000720 <GPIO_Init+0x194>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000760 <GPIO_Init+0x1d4>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d00f      	beq.n	800071c <GPIO_Init+0x190>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a14      	ldr	r2, [pc, #80]	@ (8000754 <GPIO_Init+0x1c8>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d008      	beq.n	8000718 <GPIO_Init+0x18c>
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a16      	ldr	r2, [pc, #88]	@ (8000764 <GPIO_Init+0x1d8>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d101      	bne.n	8000714 <GPIO_Init+0x188>
 8000710:	230a      	movs	r3, #10
 8000712:	e02a      	b.n	800076a <GPIO_Init+0x1de>
 8000714:	2300      	movs	r3, #0
 8000716:	e028      	b.n	800076a <GPIO_Init+0x1de>
 8000718:	2309      	movs	r3, #9
 800071a:	e026      	b.n	800076a <GPIO_Init+0x1de>
 800071c:	2308      	movs	r3, #8
 800071e:	e024      	b.n	800076a <GPIO_Init+0x1de>
 8000720:	2307      	movs	r3, #7
 8000722:	e022      	b.n	800076a <GPIO_Init+0x1de>
 8000724:	2306      	movs	r3, #6
 8000726:	e020      	b.n	800076a <GPIO_Init+0x1de>
 8000728:	2305      	movs	r3, #5
 800072a:	e01e      	b.n	800076a <GPIO_Init+0x1de>
 800072c:	2304      	movs	r3, #4
 800072e:	e01c      	b.n	800076a <GPIO_Init+0x1de>
 8000730:	2303      	movs	r3, #3
 8000732:	e01a      	b.n	800076a <GPIO_Init+0x1de>
 8000734:	2302      	movs	r3, #2
 8000736:	e018      	b.n	800076a <GPIO_Init+0x1de>
 8000738:	2301      	movs	r3, #1
 800073a:	e016      	b.n	800076a <GPIO_Init+0x1de>
 800073c:	40013c00 	.word	0x40013c00
 8000740:	40020000 	.word	0x40020000
 8000744:	40020400 	.word	0x40020400
 8000748:	40020800 	.word	0x40020800
 800074c:	40020c00 	.word	0x40020c00
 8000750:	40021000 	.word	0x40021000
 8000754:	40021400 	.word	0x40021400
 8000758:	40021800 	.word	0x40021800
 800075c:	40021c00 	.word	0x40021c00
 8000760:	40022000 	.word	0x40022000
 8000764:	40022800 	.word	0x40022800
 8000768:	2300      	movs	r3, #0
 800076a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800076c:	4b5c      	ldr	r3, [pc, #368]	@ (80008e0 <GPIO_Init+0x354>)
 800076e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000770:	4a5b      	ldr	r2, [pc, #364]	@ (80008e0 <GPIO_Init+0x354>)
 8000772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000776:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode <<(temp2*4);
 8000778:	7c7a      	ldrb	r2, [r7, #17]
 800077a:	7cbb      	ldrb	r3, [r7, #18]
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	fa02 f103 	lsl.w	r1, r2, r3
 8000782:	4a58      	ldr	r2, [pc, #352]	@ (80008e4 <GPIO_Init+0x358>)
 8000784:	7cfb      	ldrb	r3, [r7, #19]
 8000786:	3302      	adds	r3, #2
 8000788:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// 3. enable the EXTI interrupt delivery using Interrupt Mask Register (IMR)
		EXTI->IMR |= 1<< 1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800078c:	4b56      	ldr	r3, [pc, #344]	@ (80008e8 <GPIO_Init+0x35c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	7912      	ldrb	r2, [r2, #4]
 8000794:	4611      	mov	r1, r2
 8000796:	2202      	movs	r2, #2
 8000798:	408a      	lsls	r2, r1
 800079a:	4611      	mov	r1, r2
 800079c:	4a52      	ldr	r2, [pc, #328]	@ (80008e8 <GPIO_Init+0x35c>)
 800079e:	430b      	orrs	r3, r1
 80007a0:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]

	/* 2. configure the speed */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	799b      	ldrb	r3, [r3, #6]
 80007aa:	461a      	mov	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	791b      	ldrb	r3, [r3, #4]
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	fa02 f303 	lsl.w	r3, r2, r3
 80007b6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	791b      	ldrb	r3, [r3, #4]
 80007c2:	4619      	mov	r1, r3
 80007c4:	2303      	movs	r3, #3
 80007c6:	408b      	lsls	r3, r1
 80007c8:	43db      	mvns	r3, r3
 80007ca:	4619      	mov	r1, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	400a      	ands	r2, r1
 80007d2:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	6899      	ldr	r1, [r3, #8]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	697a      	ldr	r2, [r7, #20]
 80007e0:	430a      	orrs	r2, r1
 80007e2:	609a      	str	r2, [r3, #8]
	temp = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]

	/* 3. configure pull-up/pull-down settings */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	79db      	ldrb	r3, [r3, #7]
 80007ec:	461a      	mov	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	791b      	ldrb	r3, [r3, #4]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	68da      	ldr	r2, [r3, #12]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	4619      	mov	r1, r3
 8000806:	2303      	movs	r3, #3
 8000808:	408b      	lsls	r3, r1
 800080a:	43db      	mvns	r3, r3
 800080c:	4619      	mov	r1, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	400a      	ands	r2, r1
 8000814:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	68d9      	ldr	r1, [r3, #12]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	697a      	ldr	r2, [r7, #20]
 8000822:	430a      	orrs	r2, r1
 8000824:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]

	/* 4. configure the output type */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (1* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	7a1b      	ldrb	r3, [r3, #8]
 800082e:	461a      	mov	r2, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	791b      	ldrb	r3, [r3, #4]
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	685a      	ldr	r2, [r3, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	791b      	ldrb	r3, [r3, #4]
 8000844:	4619      	mov	r1, r3
 8000846:	2301      	movs	r3, #1
 8000848:	408b      	lsls	r3, r1
 800084a:	43db      	mvns	r3, r3
 800084c:	4619      	mov	r1, r3
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	400a      	ands	r2, r1
 8000854:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	6859      	ldr	r1, [r3, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	697a      	ldr	r2, [r7, #20]
 8000862:	430a      	orrs	r2, r1
 8000864:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]

	/* 5. configure the alternate functionality */
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	795b      	ldrb	r3, [r3, #5]
 800086e:	2b02      	cmp	r3, #2
 8000870:	d131      	bne.n	80008d6 <GPIO_Init+0x34a>
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	791b      	ldrb	r3, [r3, #4]
 8000876:	08db      	lsrs	r3, r3, #3
 8000878:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	791b      	ldrb	r3, [r3, #4]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4*temp2));
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	7c3a      	ldrb	r2, [r7, #16]
 800088a:	3208      	adds	r2, #8
 800088c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	220f      	movs	r2, #15
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43db      	mvns	r3, r3
 800089c:	4618      	mov	r0, r3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	7c3a      	ldrb	r2, [r7, #16]
 80008a4:	4001      	ands	r1, r0
 80008a6:	3208      	adds	r2, #8
 80008a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	7c3a      	ldrb	r2, [r7, #16]
 80008b2:	3208      	adds	r2, #8
 80008b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	7a5b      	ldrb	r3, [r3, #9]
 80008bc:	461a      	mov	r2, r3
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	4618      	mov	r0, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	7c3a      	ldrb	r2, [r7, #16]
 80008ce:	4301      	orrs	r1, r0
 80008d0:	3208      	adds	r2, #8
 80008d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 80008d6:	bf00      	nop
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40013800 	.word	0x40013800
 80008e8:	40013c00 	.word	0x40013c00

080008ec <SPI_PeriClockControl>:
static void spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void spi_ovr_err_interrupt_handle(SPI_Handle_t *pSPIHandle);

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	460b      	mov	r3, r1
 80008f6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008f8:	78fb      	ldrb	r3, [r7, #3]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d141      	bne.n	8000982 <SPI_PeriClockControl+0x96>
	{
		if(pSPIx == SPI1)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a43      	ldr	r2, [pc, #268]	@ (8000a10 <SPI_PeriClockControl+0x124>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d106      	bne.n	8000914 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000906:	4b43      	ldr	r3, [pc, #268]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090a:	4a42      	ldr	r2, [pc, #264]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800090c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000910:	6453      	str	r3, [r2, #68]	@ 0x44
			SPI6_PCLK_DI();
		}

	}

}
 8000912:	e077      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI2)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a40      	ldr	r2, [pc, #256]	@ (8000a18 <SPI_PeriClockControl+0x12c>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d106      	bne.n	800092a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 800091c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000920:	4a3c      	ldr	r2, [pc, #240]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000922:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000926:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000928:	e06c      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI3)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a1c <SPI_PeriClockControl+0x130>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d106      	bne.n	8000940 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000932:	4b38      	ldr	r3, [pc, #224]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	4a37      	ldr	r2, [pc, #220]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800093c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800093e:	e061      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI4)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4a37      	ldr	r2, [pc, #220]	@ (8000a20 <SPI_PeriClockControl+0x134>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d106      	bne.n	8000956 <SPI_PeriClockControl+0x6a>
			SPI4_PCLK_EN();
 8000948:	4b32      	ldr	r3, [pc, #200]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800094a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094c:	4a31      	ldr	r2, [pc, #196]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800094e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000952:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000954:	e056      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI5)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a32      	ldr	r2, [pc, #200]	@ (8000a24 <SPI_PeriClockControl+0x138>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d106      	bne.n	800096c <SPI_PeriClockControl+0x80>
			SPI5_PCLK_EN();
 800095e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000962:	4a2c      	ldr	r2, [pc, #176]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000964:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000968:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800096a:	e04b      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI6)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a2e      	ldr	r2, [pc, #184]	@ (8000a28 <SPI_PeriClockControl+0x13c>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d147      	bne.n	8000a04 <SPI_PeriClockControl+0x118>
			SPI6_PCLK_EN();
 8000974:	4b27      	ldr	r3, [pc, #156]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000978:	4a26      	ldr	r2, [pc, #152]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800097a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800097e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000980:	e040      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		if(pSPIx == SPI1)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a22      	ldr	r2, [pc, #136]	@ (8000a10 <SPI_PeriClockControl+0x124>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d106      	bne.n	8000998 <SPI_PeriClockControl+0xac>
			SPI1_PCLK_DI();
 800098a:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a21      	ldr	r2, [pc, #132]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 8000990:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000996:	e035      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI2)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a1f      	ldr	r2, [pc, #124]	@ (8000a18 <SPI_PeriClockControl+0x12c>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d106      	bne.n	80009ae <SPI_PeriClockControl+0xc2>
			SPI2_PCLK_DI();
 80009a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80009aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009ac:	e02a      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI3)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a1c <SPI_PeriClockControl+0x130>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d106      	bne.n	80009c4 <SPI_PeriClockControl+0xd8>
			SPI3_PCLK_DI();
 80009b6:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	4a16      	ldr	r2, [pc, #88]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009c0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009c2:	e01f      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI4)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a16      	ldr	r2, [pc, #88]	@ (8000a20 <SPI_PeriClockControl+0x134>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d106      	bne.n	80009da <SPI_PeriClockControl+0xee>
			SPI4_PCLK_DI();
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d0:	4a10      	ldr	r2, [pc, #64]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80009d6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009d8:	e014      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI5)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a11      	ldr	r2, [pc, #68]	@ (8000a24 <SPI_PeriClockControl+0x138>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d106      	bne.n	80009f0 <SPI_PeriClockControl+0x104>
			SPI5_PCLK_DI();
 80009e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80009ec:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009ee:	e009      	b.n	8000a04 <SPI_PeriClockControl+0x118>
		else if(pSPIx == SPI6)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a0d      	ldr	r2, [pc, #52]	@ (8000a28 <SPI_PeriClockControl+0x13c>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d105      	bne.n	8000a04 <SPI_PeriClockControl+0x118>
			SPI6_PCLK_DI();
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fc:	4a05      	ldr	r2, [pc, #20]	@ (8000a14 <SPI_PeriClockControl+0x128>)
 80009fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a02:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	40013000 	.word	0x40013000
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40003800 	.word	0x40003800
 8000a1c:	40003c00 	.word	0x40003c00
 8000a20:	40013400 	.word	0x40013400
 8000a24:	40015000 	.word	0x40015000
 8000a28:	40015400 	.word	0x40015400

08000a2c <SPI_Init>:

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	//peripheral clock enable
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2101      	movs	r1, #1
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff ff56 	bl	80008ec <SPI_PeriClockControl>

	// First, configure SPI_CR1 register (configure "TempReg" as "CR1")
	uint32_t tempreg = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]

	/* 1. configure the device mode (MSTR bit), initializing to 0 (slave configuration) */
	tempreg |=  pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	791b      	ldrb	r3, [r3, #4]
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]

	/* 2. configure the BusConfig */
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD) //full-duplex
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	795b      	ldrb	r3, [r3, #5]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d104      	bne.n	8000a62 <SPI_Init+0x36>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	e014      	b.n	8000a8c <SPI_Init+0x60>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD) //half-duplex
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	795b      	ldrb	r3, [r3, #5]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d104      	bne.n	8000a74 <SPI_Init+0x48>
	{
		//BIDI mode should be set
		tempreg |= ( 1 << SPI_CR1_BIDIMODE);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	e00b      	b.n	8000a8c <SPI_Init+0x60>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY) //Simplex, Rx-Only
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	795b      	ldrb	r3, [r3, #5]
 8000a78:	2b03      	cmp	r3, #3
 8000a7a:	d107      	bne.n	8000a8c <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a82:	60fb      	str	r3, [r7, #12]
		//Rx-Only bit should be set
		tempreg |=  ( 1 << SPI_CR1_RXONLY);
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a8a:	60fb      	str	r3, [r7, #12]
	}

	/* 3. configure the SclkSpeed (BAUD RATE) */
	tempreg |=  ( pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	799b      	ldrb	r3, [r3, #6]
 8000a90:	00db      	lsls	r3, r3, #3
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]


	/* 4. configure the SPI_DFF (SPI_CRCL in f767xx) */
	tempreg |=  ( pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_CRCL);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	79db      	ldrb	r3, [r3, #7]
 8000a9c:	02db      	lsls	r3, r3, #11
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]

	/* 5. configure the SPI_CPOL */
	tempreg |=  ( pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	7a1b      	ldrb	r3, [r3, #8]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	60fb      	str	r3, [r7, #12]

	/* 6. configure the SPI_CPHA */
	tempreg |=  ( pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	7a5b      	ldrb	r3, [r3, #9]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]

	/* 7. configure the SPI_SSM */
	tempreg |=  ( pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_SSM);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	79db      	ldrb	r3, [r3, #7]
 8000ac0:	025b      	lsls	r3, r3, #9
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	68fa      	ldr	r2, [r7, #12]
 8000ace:	601a      	str	r2, [r3, #0]

}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <SPI_GetFlagStatus>:
		SPI6_REG_RESET();
	}
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
 	if(pSPIx->SR & FlagName) // flag name actually gives masking info, see spi_driver.h @SPI_FLAG
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	689a      	ldr	r2, [r3, #8]
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e000      	b.n	8000af4 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET; // reset = 0
 8000af2:	2300      	movs	r3, #0
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <SPI_SendData>:

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
	//SendData is a blocking call, only return when finished
	while(Len > 0)
 8000b0c:	e027      	b.n	8000b5e <SPI_SendData+0x5e>
	{
		//1. wait until TXE is set (Transmit buffer is empty)
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000b0e:	bf00      	nop
 8000b10:	2102      	movs	r1, #2
 8000b12:	68f8      	ldr	r0, [r7, #12]
 8000b14:	f7ff ffe0 	bl	8000ad8 <SPI_GetFlagStatus>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d0f8      	beq.n	8000b10 <SPI_SendData+0x10>

		//2. check the DFF bit in CR1 (DFF in f407 = CRCL in f767)
		if(pSPIx->CR1 & (1 << SPI_CR1_CRCL))
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d00e      	beq.n	8000b48 <SPI_SendData+0x48>
		{
			// 16-bit CRC length

			// 2-1 load the data into DR
			pSPIx->DR = *((uint16_t*) pTxBuffer);
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	461a      	mov	r2, r3
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	60da      	str	r2, [r3, #12]

			// 2-2 sending 2 bytes of data, length - 2
			Len--;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	607b      	str	r3, [r7, #4]
			Len--;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]

			// 2-3 buffer should increase by 2
			(uint16_t*) pTxBuffer++;
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	3301      	adds	r3, #1
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	e00a      	b.n	8000b5e <SPI_SendData+0x5e>
		}
		else
		{
			// 8-bit CRC length
			pSPIx->DR = *pTxBuffer; //didn't need type casting
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	60da      	str	r2, [r3, #12]
			Len--;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	3b01      	subs	r3, #1
 8000b56:	607b      	str	r3, [r7, #4]
			pTxBuffer++; //increase by 1
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d1d4      	bne.n	8000b0e <SPI_SendData+0xe>
		}
	}

}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <SPI_PeripheralControl>:

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
 8000b76:	460b      	mov	r3, r1
 8000b78:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000b7a:	78fb      	ldrb	r3, [r7, #3]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d106      	bne.n	8000b8e <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE); //enable SPI
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); //disable SPI
	}
}
 8000b8c:	e005      	b.n	8000b9a <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); //disable SPI
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	601a      	str	r2, [r3, #0]
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <__libc_init_array>:
 8000ba8:	b570      	push	{r4, r5, r6, lr}
 8000baa:	4d0d      	ldr	r5, [pc, #52]	@ (8000be0 <__libc_init_array+0x38>)
 8000bac:	4c0d      	ldr	r4, [pc, #52]	@ (8000be4 <__libc_init_array+0x3c>)
 8000bae:	1b64      	subs	r4, r4, r5
 8000bb0:	10a4      	asrs	r4, r4, #2
 8000bb2:	2600      	movs	r6, #0
 8000bb4:	42a6      	cmp	r6, r4
 8000bb6:	d109      	bne.n	8000bcc <__libc_init_array+0x24>
 8000bb8:	4d0b      	ldr	r5, [pc, #44]	@ (8000be8 <__libc_init_array+0x40>)
 8000bba:	4c0c      	ldr	r4, [pc, #48]	@ (8000bec <__libc_init_array+0x44>)
 8000bbc:	f000 f818 	bl	8000bf0 <_init>
 8000bc0:	1b64      	subs	r4, r4, r5
 8000bc2:	10a4      	asrs	r4, r4, #2
 8000bc4:	2600      	movs	r6, #0
 8000bc6:	42a6      	cmp	r6, r4
 8000bc8:	d105      	bne.n	8000bd6 <__libc_init_array+0x2e>
 8000bca:	bd70      	pop	{r4, r5, r6, pc}
 8000bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bd0:	4798      	blx	r3
 8000bd2:	3601      	adds	r6, #1
 8000bd4:	e7ee      	b.n	8000bb4 <__libc_init_array+0xc>
 8000bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bda:	4798      	blx	r3
 8000bdc:	3601      	adds	r6, #1
 8000bde:	e7f2      	b.n	8000bc6 <__libc_init_array+0x1e>
 8000be0:	08000c1c 	.word	0x08000c1c
 8000be4:	08000c1c 	.word	0x08000c1c
 8000be8:	08000c1c 	.word	0x08000c1c
 8000bec:	08000c20 	.word	0x08000c20

08000bf0 <_init>:
 8000bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bf2:	bf00      	nop
 8000bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bf6:	bc08      	pop	{r3}
 8000bf8:	469e      	mov	lr, r3
 8000bfa:	4770      	bx	lr

08000bfc <_fini>:
 8000bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bfe:	bf00      	nop
 8000c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c02:	bc08      	pop	{r3}
 8000c04:	469e      	mov	lr, r3
 8000c06:	4770      	bx	lr
