Analysis & Synthesis report for final_project
Tue Jul 18 18:57:32 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "control:c0"
 25. Port Connectivity Checks: "datapath:d0|ballcollisions:bc"
 26. Port Connectivity Checks: "datapath:d0|ballpos:ballpos"
 27. Port Connectivity Checks: "datapath:d0|drawsquare:white"
 28. Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz"
 29. Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz"
 30. Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock1hz"
 31. Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz"
 32. Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter"
 33. Port Connectivity Checks: "datapath:d0"
 34. Port Connectivity Checks: "vga_adapter:VGA"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 18 18:57:32 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; projectVGA                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 253                                         ;
;     Total combinational functions  ; 247                                         ;
;     Dedicated logic registers      ; 105                                         ;
; Total registers                    ; 105                                         ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; projectVGA         ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+---------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                  ; Library ;
+---------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; Verilog FIles/graphics.v                    ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v   ;         ;
; Verilog FIles/counter.v                     ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v    ;         ;
; background.mif                              ; yes             ; User Memory Initialization File  ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/background.mif             ;         ;
; project.v                                   ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v                  ;         ;
; ../VGA/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File       ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v                ;         ;
; ../VGA/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v         ;         ;
; ../VGA/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v ;         ;
; ../VGA/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File            ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v            ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal160.inc                              ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                  ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                  ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_9hg1.tdf                      ; yes             ; Auto-Generated Megafunction      ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf     ;         ;
; db/decode_lsa.tdf                           ; yes             ; Auto-Generated Megafunction      ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                           ; yes             ; Auto-Generated Megafunction      ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_e8a.tdf          ;         ;
; db/mux_0nb.tdf                              ; yes             ; Auto-Generated Megafunction      ; /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/mux_0nb.tdf             ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                     ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
+---------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 253            ;
;                                             ;                ;
; Total combinational functions               ; 247            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 78             ;
;     -- 3 input functions                    ; 48             ;
;     -- <=2 input functions                  ; 121            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 139            ;
;     -- arithmetic mode                      ; 108            ;
;                                             ;                ;
; Total registers                             ; 105            ;
;     -- Dedicated logic registers            ; 105            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 102            ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 85             ;
; Total fan-out                               ; 1393           ;
; Average fan-out                             ; 2.46           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |projectVGA                                             ; 247 (0)           ; 105 (0)      ; 57600       ; 0            ; 0       ; 0         ; 102  ; 0            ; |projectVGA                                                                                                ; projectVGA             ; work         ;
;    |control:c0|                                         ; 25 (25)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|control:c0                                                                                     ; control                ; work         ;
;    |datapath:d0|                                        ; 111 (1)           ; 71 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0                                                                                    ; datapath               ; work         ;
;       |ballcollisions:bc|                               ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|ballcollisions:bc                                                                  ; ballcollisions         ; work         ;
;       |ballpos:ballpos|                                 ; 20 (20)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|ballpos:ballpos                                                                    ; ballpos                ; work         ;
;       |counterhz:numblockscounter|                      ; 52 (9)            ; 33 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|counterhz:numblockscounter                                                         ; counterhz              ; work         ;
;          |counter:modifiedcounter|                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|counterhz:numblockscounter|counter:modifiedcounter                                 ; counter                ; work         ;
;          |ratedivider:clock1hz|                         ; 38 (38)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|counterhz:numblockscounter|ratedivider:clock1hz                                    ; ratedivider            ; work         ;
;       |drawsquare:white|                                ; 31 (31)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|datapath:d0|drawsquare:white                                                                   ; drawsquare             ; work         ;
;    |hex_decoder:hex4|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|hex_decoder:hex4                                                                               ; hex_decoder            ; work         ;
;    |hex_decoder:hex5|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|hex_decoder:hex5                                                                               ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 97 (1)            ; 30 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)            ; 4 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_9hg1:auto_generated|               ; 12 (0)            ; 4 (4)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated                          ; altsyncram_9hg1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_e8a:rden_decode_b ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2       ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3             ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectVGA|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; background.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; control:c0|numBlocksUsed[0]                        ; control:c0|Selector8 ; yes                    ;
; control:c0|numBlocksUsed[1]                        ; control:c0|Selector8 ; yes                    ;
; control:c0|numBlocksUsed[2]                        ; control:c0|Selector8 ; yes                    ;
; control:c0|numBlocksUsed[3]                        ; control:c0|Selector8 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+-------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                           ; Reason for Removal                                 ;
+-------------------------------------------------------------------------+----------------------------------------------------+
; control:c0|current_state[4..6]                                          ; Stuck at GND due to stuck port data_in             ;
; datapath:d0|wins[0..3]                                                  ; Stuck at GND due to stuck port data_in             ;
; datapath:d0|losses[0..3]                                                ; Stuck at GND due to stuck port data_in             ;
; datapath:d0|drawsquare:white|y_in[9,10]                                 ; Stuck at GND due to stuck port data_in             ;
; datapath:d0|drawsquare:white|x_in[9..11]                                ; Stuck at GND due to stuck port data_in             ;
; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[0..27] ; Lost fanout                                        ;
; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[0..27]  ; Lost fanout                                        ;
; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[0..27]   ; Lost fanout                                        ;
; datapath:d0|drawsquare:white|y_in[7,8]                                  ; Lost fanout                                        ;
; datapath:d0|drawsquare:white|x_in[7,8]                                  ; Lost fanout                                        ;
; datapath:d0|ballpos:ballpos|value_y[0]                                  ; Merged with datapath:d0|ballpos:ballpos|value_x[0] ;
; datapath:d0|drawsquare:white|y_in[0]                                    ; Merged with datapath:d0|drawsquare:white|x_in[0]   ;
; datapath:d0|ballpos:ballpos|value_x[9,10]                               ; Lost fanout                                        ;
; datapath:d0|ballpos:ballpos|value_y[9,10]                               ; Lost fanout                                        ;
; Total Number of Removed Registers = 110                                 ;                                                    ;
+-------------------------------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+---------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal ; Registers Removed due to This Register                                ;
+---------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------+
; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[0] ; Lost Fanouts       ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[24], ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[25], ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[26], ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz|q[27]  ;
; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[0]  ; Lost Fanouts       ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[24],  ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[25],  ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[26],  ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz|q[27]   ;
; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[0]   ; Lost Fanouts       ; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[24],   ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[25],   ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[26],   ;
;                                                                     ;                    ; datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz|q[27]    ;
+---------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; datapath:d0|ballpos:ballpos|value_y[6] ; 4       ;
; datapath:d0|ballpos:ballpos|value_y[4] ; 4       ;
; datapath:d0|ballpos:ballpos|value_x[3] ; 3       ;
; datapath:d0|ballpos:ballpos|value_x[1] ; 2       ;
; datapath:d0|ballcollisions:bc|dir_y    ; 11      ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |projectVGA|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |projectVGA|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3|result_node[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 160x120        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                                                                                                                                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; startingBlocks ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ballcollisions:bc"                                                                                                                     ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ball_x ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "ball_x[10..9]" will be connected to GND. ;
; ball_y ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "ball_y[10..9]" will be connected to GND. ;
; oob    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; hit    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ballpos:ballpos"                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; speed   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "speed[4..1]" will be connected to GND. ;
; speed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; value_x ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "value_x[10..9]" have no fanouts                  ;
; value_y ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "value_y[10..9]" have no fanouts                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|drawsquare:white"                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; xpos      ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "xpos[10..9]" will be connected to GND. ;
; ypos      ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "ypos[10..9]" will be connected to GND. ;
; colourin  ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; ld_enable ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; xout      ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (7 bits) it drives; bit(s) "xout[11..7]" have no fanouts                      ;
; yout      ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (7 bits) it drives; bit(s) "yout[10..7]" have no fanouts                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock0_25hz" ;
+------------------------+-------+----------+------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                        ;
+------------------------+-------+----------+------------------------------------------------+
; countdownvalue[25..21] ; Input ; Info     ; Stuck at VCC                                   ;
; countdownvalue[17..14] ; Input ; Info     ; Stuck at VCC                                   ;
; countdownvalue[8..0]   ; Input ; Info     ; Stuck at VCC                                   ;
; countdownvalue[13..9]  ; Input ; Info     ; Stuck at GND                                   ;
; countdownvalue[27]     ; Input ; Info     ; Stuck at VCC                                   ;
; countdownvalue[26]     ; Input ; Info     ; Stuck at GND                                   ;
; countdownvalue[20]     ; Input ; Info     ; Stuck at GND                                   ;
; countdownvalue[19]     ; Input ; Info     ; Stuck at VCC                                   ;
; countdownvalue[18]     ; Input ; Info     ; Stuck at GND                                   ;
+------------------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock0_5hz" ;
+------------------------+-------+----------+-----------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                       ;
+------------------------+-------+----------+-----------------------------------------------+
; countdownvalue[24..20] ; Input ; Info     ; Stuck at VCC                                  ;
; countdownvalue[16..13] ; Input ; Info     ; Stuck at VCC                                  ;
; countdownvalue[7..0]   ; Input ; Info     ; Stuck at VCC                                  ;
; countdownvalue[12..8]  ; Input ; Info     ; Stuck at GND                                  ;
; countdownvalue[27]     ; Input ; Info     ; Stuck at GND                                  ;
; countdownvalue[26]     ; Input ; Info     ; Stuck at VCC                                  ;
; countdownvalue[25]     ; Input ; Info     ; Stuck at GND                                  ;
; countdownvalue[19]     ; Input ; Info     ; Stuck at GND                                  ;
; countdownvalue[18]     ; Input ; Info     ; Stuck at VCC                                  ;
; countdownvalue[17]     ; Input ; Info     ; Stuck at GND                                  ;
+------------------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock1hz" ;
+------------------------+-------+----------+---------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                     ;
+------------------------+-------+----------+---------------------------------------------+
; countdownvalue[23..19] ; Input ; Info     ; Stuck at VCC                                ;
; countdownvalue[15..12] ; Input ; Info     ; Stuck at VCC                                ;
; countdownvalue[6..0]   ; Input ; Info     ; Stuck at VCC                                ;
; countdownvalue[27..26] ; Input ; Info     ; Stuck at GND                                ;
; countdownvalue[11..7]  ; Input ; Info     ; Stuck at GND                                ;
; countdownvalue[25]     ; Input ; Info     ; Stuck at VCC                                ;
; countdownvalue[24]     ; Input ; Info     ; Stuck at GND                                ;
; countdownvalue[18]     ; Input ; Info     ; Stuck at GND                                ;
; countdownvalue[17]     ; Input ; Info     ; Stuck at VCC                                ;
; countdownvalue[16]     ; Input ; Info     ; Stuck at GND                                ;
+------------------------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz" ;
+-----------------------+-------+----------+-----------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                       ;
+-----------------------+-------+----------+-----------------------------------------------+
; countdownvalue[27..1] ; Input ; Info     ; Stuck at GND                                  ;
; countdownvalue[0]     ; Input ; Info     ; Stuck at VCC                                  ;
+-----------------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counterhz:numblockscounter" ;
+--------------------+-------+----------+----------------------------+
; Port               ; Type  ; Severity ; Details                    ;
+--------------------+-------+----------+----------------------------+
; reset_n            ; Input ; Info     ; Stuck at GND               ;
; speed[1]           ; Input ; Info     ; Stuck at GND               ;
; speed[0]           ; Input ; Info     ; Stuck at VCC               ;
; counterlimit[1..0] ; Input ; Info     ; Stuck at GND               ;
; counterlimit[3]    ; Input ; Info     ; Stuck at GND               ;
; counterlimit[2]    ; Input ; Info     ; Stuck at VCC               ;
+--------------------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos       ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (3 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; stateleds ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "x[7..7]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 102                         ;
; cycloneiii_ff         ; 105                         ;
;     CLR               ; 37                          ;
;     ENA               ; 30                          ;
;     SCLR              ; 10                          ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 251                         ;
;     arith             ; 108                         ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 35                          ;
;     normal            ; 143                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 78                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 4.90                        ;
; Average LUT depth     ; 2.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Jul 18 18:57:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/test2.v
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/test.v
Warning (10238): Verilog Module Declaration warning at graphics.v(150): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ballpos" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 150
Info (12021): Found 4 design units, including 4 entities, in source file Verilog FIles/graphics.v
    Info (12023): Found entity 1: highlightstate File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 1
    Info (12023): Found entity 2: ballpos File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 142
    Info (12023): Found entity 3: drawsquare File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 196
    Info (12023): Found entity 4: ballcollisions File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 245
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/drawsquare.v
Info (12021): Found 3 design units, including 3 entities, in source file Verilog FIles/counter.v
    Info (12023): Found entity 1: counterhz File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 8
    Info (12023): Found entity 2: counter File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 126
    Info (12023): Found entity 3: ratedivider File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 150
Warning (12019): Can't analyze file -- file Verilog FIles/writeText.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/endgame.v
    Info (12023): Found entity 1: endgamemux File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/drawStart.v
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/collision.v
    Info (12023): Found entity 1: collision File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/collision.v Line: 1
Warning (12019): Can't analyze file -- file Verilog FIles/clearscreen.v is missing
Warning (10238): Verilog Module Declaration warning at block.v(66): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "moveblock" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file Verilog FIles/block.v
    Info (12023): Found entity 1: chooseblock File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v Line: 1
    Info (12023): Found entity 2: moveblock File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v Line: 53
Warning (10275): Verilog HDL Module Instantiation warning at project.v(343): ignored dangling comma in List of Port Connections File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 343
Info (12021): Found 4 design units, including 4 entities, in source file project.v
    Info (12023): Found entity 1: projectVGA File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 2
    Info (12023): Found entity 2: datapath File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 171
    Info (12023): Found entity 3: control File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 373
    Info (12023): Found entity 4: hex_decoder File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 488
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at graphics.v(113): created implicit net for "resetn" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 113
Critical Warning (10226): Verilog HDL Port Declaration warning at endgame.v(10): port declaration for "out" declares packed dimensions but the data type declaration does not File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v Line: 10
Info (10499): HDL info at endgame.v(9): see declaration for object "out" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v Line: 9
Info (12127): Elaborating entity "projectVGA" for the top level hierarchy
Warning (10034): Output port "LEDR" at project.v(34) has no driver File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 80
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_e8a:rden_decode_b" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at project.v(197): object "x_in" assigned a value but never read File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at project.v(198): object "y_in" assigned a value but never read File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at project.v(211): object "statereg" assigned a value but never read File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at project.v(212): object "startingBlocks" assigned a value but never read File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 212
Warning (10034): Output port "stateleds" at project.v(194) has no driver File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 194
Info (12128): Elaborating entity "counterhz" for hierarchy "datapath:d0|counterhz:numblockscounter" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 296
Info (12128): Elaborating entity "ratedivider" for hierarchy "datapath:d0|counterhz:numblockscounter|ratedivider:clock50hz" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 77
Info (12128): Elaborating entity "counter" for hierarchy "datapath:d0|counterhz:numblockscounter|counter:modifiedcounter" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v Line: 117
Info (12128): Elaborating entity "drawsquare" for hierarchy "datapath:d0|drawsquare:white" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at graphics.v(213): object "colour_in" assigned a value but never read File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v Line: 213
Info (12128): Elaborating entity "ballpos" for hierarchy "datapath:d0|ballpos:ballpos" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 343
Info (12128): Elaborating entity "ballcollisions" for hierarchy "datapath:d0|ballcollisions:bc" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 355
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 135
Warning (10240): Verilog HDL Always Construct warning at project.v(414): inferring latch(es) for variable "numBlocksUsed", which holds its previous value in one or more paths through the always construct File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Warning (10270): Verilog HDL Case Statement warning at project.v(450): incomplete case statement has no default case item File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 450
Info (10041): Inferred latch for "numBlocksUsed[0]" at project.v(414) File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Info (10041): Inferred latch for "numBlocksUsed[1]" at project.v(414) File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Info (10041): Inferred latch for "numBlocksUsed[2]" at project.v(414) File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Info (10041): Inferred latch for "numBlocksUsed[3]" at project.v(414) File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:hex0" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 141
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:c0|numBlocksUsed[0] has unsafe behavior File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|numBlocksUsed[0] File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Warning (13012): Latch control:c0|numBlocksUsed[1] has unsafe behavior File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|numBlocksUsed[1] File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Warning (13012): Latch control:c0|numBlocksUsed[2] has unsafe behavior File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|numBlocksUsed[2] File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Warning (13012): Latch control:c0|numBlocksUsed[3] has unsafe behavior File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|numBlocksUsed[3] File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 414
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 28
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 29
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 34
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 33
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 33
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 33
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 92 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v Line: 25
Info (21057): Implemented 368 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 87 output pins
    Info (21061): Implemented 256 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1290 megabytes
    Info: Processing ended: Tue Jul 18 18:57:32 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/output_files/final_project.map.smsg.


