$date
	Mon Oct 15 23:47:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Dff $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % res $end
$scope module inst $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 & new_d $end
$var wire 1 % res $end
$var wire 1 ' qni $end
$var wire 1 ! qn $end
$var wire 1 ( qi $end
$var wire 1 " q $end
$var reg 1 ) clkn $end
$scope module inst1 $end
$var wire 1 ) clk $end
$var wire 1 & d $end
$var wire 1 ' qn $end
$var wire 1 ( q $end
$var reg 1 * r $end
$var reg 1 + s $end
$scope module SR1 $end
$var wire 1 * r $end
$var wire 1 + s $end
$var reg 1 ( q $end
$var reg 1 ' qn $end
$upscope $end
$upscope $end
$scope module inst2 $end
$var wire 1 # clk $end
$var wire 1 ( d $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 , r $end
$var reg 1 - s $end
$scope module SR1 $end
$var wire 1 , r $end
$var wire 1 - s $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
1*
1)
0(
1'
0&
1%
0$
0#
x"
x!
$end
#5
1!
0"
0*
1,
0)
1#
#8
1&
1$
#10
1(
0'
1+
0,
1)
0#
#15
1"
0!
0+
1-
0)
1#
#16
0&
0$
#20
1'
0(
1*
0-
1)
0#
#24
1(
0'
1+
0*
1&
1$
#25
0+
1-
0)
1#
#27
0&
0%
#30
1'
0(
1*
0-
1)
0#
#32
0$
#35
1!
0"
0*
1,
0)
1#
#40
1*
0,
1)
0#
1$
#45
0*
1,
0)
1#
#48
0$
#50
1*
0,
1)
0#
#54
1%
#55
0*
1,
0)
1#
#56
1&
1$
#60
1(
0'
1+
0,
1)
0#
#64
1'
0(
0+
1*
0&
0$
#65
0*
1,
0)
1#
#70
1*
0,
1)
0#
#72
1(
0'
1+
0*
1&
1$
#75
1"
0!
0+
1-
0)
1#
#80
1'
0(
1*
0-
1)
0&
0#
0$
#81
0%
#85
1!
0"
0*
1,
0)
1#
#88
1$
#90
1*
0,
1)
0#
#95
0*
1,
0)
1#
#96
0$
#100
1*
0,
1)
0#
#104
1$
#105
0*
1,
0)
1#
#108
1&
1%
#110
1(
0'
1+
0,
1)
0#
#112
1'
0(
0+
1*
0&
0$
#115
0*
1,
0)
1#
#120
1(
0'
1+
0,
1)
1&
0#
1$
#125
1"
0!
0+
1-
0)
1#
#128
0&
0$
#130
1'
0(
1*
0-
1)
0#
#135
1!
0"
0*
1,
0)
1#
0%
#136
1$
#140
1*
0,
1)
0#
#144
0$
#145
0*
1,
0)
1#
#150
1*
0,
1)
0#
#152
1$
#160
0$
#168
1$
#176
0$
#184
1$
#192
0$
#200
1$
#208
0$
#216
1$
#224
0$
#232
1$
#240
0$
