Analysis & Synthesis report for iwanna
Thu Dec 31 09:22:03 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next
 12. State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_state
 13. State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_next
 14. State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_state
 15. State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 29. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated
 34. Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram:sdram
 35. Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll
 36. Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3
 37. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 41. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 42. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 43. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 44. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 45. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 46. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 47. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 48. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 49. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 50. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 51. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 52. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001
 63. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated
 68. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated
 69. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated
 70. Source assignments for color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0|altsyncram_p471:auto_generated
 71. Source assignments for color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0|altsyncram_vi61:auto_generated
 72. Source assignments for color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated
 73. Source assignments for color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0|altsyncram_k171:auto_generated
 74. Source assignments for color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0|altsyncram_7071:auto_generated
 75. Source assignments for color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated
 76. Source assignments for color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated
 77. Source assignments for color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0|altsyncram_2l61:auto_generated
 78. Source assignments for color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated
 79. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a
 82. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b
 84. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram
 87. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 89. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 90. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 91. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 92. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy
 93. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0
 94. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 96. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 97. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 98. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 99. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
100. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
101. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
102. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
103. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
104. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
105. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
106. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
107. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
108. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
109. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
110. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
111. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
112. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
113. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
116. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
119. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
122. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
125. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
128. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
129. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
132. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
135. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
138. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
141. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
144. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
147. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
150. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_004|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_005|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_006|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_007|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_008|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_009|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_010|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_011|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_012|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_013|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_014|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
182. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
186. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
190. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
194. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
198. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
199. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
200. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
201. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
202. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
203. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
204. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
205. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
206. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
207. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
208. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
209. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
210. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller
211. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
212. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
213. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001
214. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
215. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
216. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002
217. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
218. Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
219. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
220. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
221. Parameter Settings for User Entity Instance: color_mapper:color_instance
222. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:font0
223. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component
224. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component
225. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component
227. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0
228. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0
229. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0
230. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0
231. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0
232. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0
233. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0
234. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0
235. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0
236. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult6
237. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult7
238. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult8
239. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult9
240. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult10
241. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult11
242. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult1
243. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult4
244. Parameter Settings for Inferred Entity Instance: map:map0|lpm_mult:Mult0
245. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0
246. scfifo Parameter Settings by Entity Instance
247. altsyncram Parameter Settings by Entity Instance
248. altpll Parameter Settings by Entity Instance
249. lpm_mult Parameter Settings by Entity Instance
250. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst"
251. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst"
252. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst"
253. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"
254. Port Connectivity Checks: "istrap:istrap0|flytrap:trap10"
255. Port Connectivity Checks: "istrap:istrap0|flytrap:trap9"
256. Port Connectivity Checks: "istrap:istrap0|flytrap:trap8"
257. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap7"
258. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap6"
259. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap5"
260. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap4"
261. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap3"
262. Port Connectivity Checks: "istrap:istrap0|weaktrap:trap2"
263. Port Connectivity Checks: "istrap:istrap0|flytrap:trap1"
264. Port Connectivity Checks: "istrap:istrap0|flytrap:trap0"
265. Port Connectivity Checks: "map:map0|barrier_detect:bd0"
266. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
267. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_002"
268. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_001"
270. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
271. Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller"
272. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
273. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
274. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
275. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
276. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
277. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
279. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
280. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
281. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
282. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode"
283. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
284. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
285. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
286. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
287. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
288. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
289. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
290. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
291. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
293. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
295. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
297. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
299. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
300. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
301. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
302. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
303. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
304. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
305. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
306. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
307. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
308. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
309. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
310. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
311. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
312. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
313. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
314. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
315. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
316. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
317. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
318. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
319. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
320. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
321. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
322. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
323. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
324. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
325. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
326. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
327. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1"
328. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll"
329. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module"
330. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0"
331. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy"
332. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
333. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
334. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib"
335. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
336. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
337. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
338. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
339. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
340. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug"
341. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci"
342. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_test_bench:the_iwanna_soc_nios2_gen2_0_cpu_test_bench"
343. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0"
344. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic"
345. Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart"
346. Port Connectivity Checks: "iwanna_soc:nios_system"
347. Post-Synthesis Netlist Statistics for Top Partition
348. Elapsed Time Per Partition
349. Analysis & Synthesis Messages
350. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 31 09:22:02 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; iwanna                                      ;
; Top-level Entity Name              ; iwanna                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,033                                       ;
;     Total combinational functions  ; 6,016                                       ;
;     Dedicated logic registers      ; 2,607                                       ;
; Total registers                    ; 2607                                        ;
; Total pins                         ; 138                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,678,840                                   ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; iwanna             ; iwanna             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; randomCounter.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/randomCounter.sv                                                                                  ;             ;
; bullets.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/bullets.sv                                                                                        ;             ;
; sound_control.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/sound_control.sv                                                                                  ;             ;
; USB_Clock_PLL.v                                                                                   ; yes             ; User Wizard-Generated File                            ; D:/github/ECE385/final/USB_Clock_PLL.v                                                                                   ;             ;
; SoundROM_win.v                                                                                    ; yes             ; User Wizard-Generated File                            ; D:/github/ECE385/final/SoundROM_win.v                                                                                    ;             ;
; SoundROM_gameover.v                                                                               ; yes             ; User Wizard-Generated File                            ; D:/github/ECE385/final/SoundROM_gameover.v                                                                               ;             ;
; SoundROM_coin.v                                                                                   ; yes             ; User Wizard-Generated File                            ; D:/github/ECE385/final/SoundROM_coin.v                                                                                   ;             ;
; Sound_Top.v                                                                                       ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/Sound_Top.v                                                                                       ;             ;
; I2C_Protocol.v                                                                                    ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/I2C_Protocol.v                                                                                    ;             ;
; death_counter.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/death_counter.sv                                                                                  ;             ;
; keycodeDecoder.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/keycodeDecoder.sv                                                                                 ;             ;
; man.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/man.sv                                                                                            ;             ;
; font_rom.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/font_rom.sv                                                                                       ;             ;
; ram.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/ram.sv                                                                                            ;             ;
; iwanna_soc/synthesis/iwanna_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v                                                                 ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v                                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v                                       ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv                                          ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v                                    ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v                  ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv                       ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv                           ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv                       ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv                           ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv                        ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv                        ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv                        ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv                            ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv                                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv                                ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v                                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v                                            ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v                                                ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v                                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v                                           ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v                                      ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.hex                                   ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v                                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v                                         ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v                                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v                          ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v                                              ; iwanna_soc  ;
; iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v                                            ; yes             ; User Verilog HDL File                                 ; D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v                                            ; iwanna_soc  ;
; vga_clk.v                                                                                         ; yes             ; User Wizard-Generated File                            ; D:/github/ECE385/final/vga_clk.v                                                                                         ;             ;
; VGA_controller.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/VGA_controller.sv                                                                                 ;             ;
; iwanna.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/iwanna.sv                                                                                         ;             ;
; hpi_io_intf.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/hpi_io_intf.sv                                                                                    ;             ;
; HexDriver.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/HexDriver.sv                                                                                      ;             ;
; Color_Mapper.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/Color_Mapper.sv                                                                                   ;             ;
; paint.sv                                                                                          ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/paint.sv                                                                                          ;             ;
; map.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/map.sv                                                                                            ;             ;
; trap.sv                                                                                           ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/trap.sv                                                                                           ;             ;
; barrier_detect.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/github/ECE385/final/barrier_detect.sv                                                                                 ;             ;
; sprites_txt/spike.txt                                                                             ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/spike.txt                                                                             ;             ;
; sprites_txt/kid_walk.txt                                                                          ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/kid_walk.txt                                                                          ;             ;
; sprites_txt/kid_idle.txt                                                                          ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/kid_idle.txt                                                                          ;             ;
; sprites_txt/background.txt                                                                        ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/background.txt                                                                        ;             ;
; sprites_txt/checkpoint.txt                                                                        ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/checkpoint.txt                                                                        ;             ;
; sprites_txt/kid_jump.txt                                                                          ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/kid_jump.txt                                                                          ;             ;
; sprites_txt/dead.txt                                                                              ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/dead.txt                                                                              ;             ;
; sprites_txt/block.txt                                                                             ; yes             ; Auto-Found File                                       ; D:/github/ECE385/final/sprites_txt/block.txt                                                                             ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;             ;
; aglobal180.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/aglobal180.inc                                                                ;             ;
; db/scfifo_jr21.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/scfifo_jr21.tdf                                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/a_dpfifo_l011.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_do7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/cntr_do7.tdf                                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_nio1.tdf                                                                            ;             ;
; db/cntr_1ob.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/cntr_1ob.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                    ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                    ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                  ;             ;
; db/altsyncram_6mc1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_6mc1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;             ;
; db/altsyncram_ac71.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_ac71.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ;             ;
; db/altsyncram_j3h1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_j3h1.tdf                                                                            ;             ;
; altpll.tdf                                                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                    ;             ;
; stratix_pll.inc                                                                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                               ;             ;
; stratixii_pll.inc                                                                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                             ;             ;
; cycloneii_pll.inc                                                                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                             ;             ;
; db/vga_clk_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/vga_clk_altpll.v                                                                               ;             ;
; db/usb_clock_pll_altpll.v                                                                         ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/usb_clock_pll_altpll.v                                                                         ;             ;
; db/altsyncram_l2d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_l2d1.tdf                                                                            ;             ;
; mono_coin_hex_rom.mif                                                                             ; yes             ; Auto-Found Memory Initialization File                 ; D:/github/ECE385/final/mono_coin_hex_rom.mif                                                                             ;             ;
; db/decode_jsa.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/decode_jsa.tdf                                                                                 ;             ;
; db/mux_iob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mux_iob.tdf                                                                                    ;             ;
; db/altsyncram_80d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_80d1.tdf                                                                            ;             ;
; mono_win_hex_rom.mif                                                                              ; yes             ; Auto-Found Memory Initialization File                 ; D:/github/ECE385/final/mono_win_hex_rom.mif                                                                              ;             ;
; db/decode_qsa.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/decode_qsa.tdf                                                                                 ;             ;
; db/mux_pob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mux_pob.tdf                                                                                    ;             ;
; db/altsyncram_dgd1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_dgd1.tdf                                                                            ;             ;
; mono_gameover_hex_rom.mif                                                                         ; yes             ; Auto-Found Memory Initialization File                 ; D:/github/ECE385/final/mono_gameover_hex_rom.mif                                                                         ;             ;
; db/decode_lsa.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/decode_lsa.tdf                                                                                 ;             ;
; db/mux_kob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mux_kob.tdf                                                                                    ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld  ;
; db/ip/sld26db95c8/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/github/ECE385/final/db/ip/sld26db95c8/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;             ;
; db/altsyncram_p471.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_p471.tdf                                                                            ;             ;
; db/iwanna.ram0_checkpoint_62e498d.hdl.mif                                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_checkpoint_62e498d.hdl.mif                                                         ;             ;
; db/altsyncram_vi61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_vi61.tdf                                                                            ;             ;
; db/iwanna.ram0_spike_764253e.hdl.mif                                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_spike_764253e.hdl.mif                                                              ;             ;
; db/altsyncram_ea71.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_ea71.tdf                                                                            ;             ;
; db/iwanna.ram0_background_57a05e4b.hdl.mif                                                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_background_57a05e4b.hdl.mif                                                        ;             ;
; db/decode_aaa.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/decode_aaa.tdf                                                                                 ;             ;
; db/mux_tob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mux_tob.tdf                                                                                    ;             ;
; db/altsyncram_k171.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_k171.tdf                                                                            ;             ;
; db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif                                                          ;             ;
; db/altsyncram_7071.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_7071.tdf                                                                            ;             ;
; db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif                                                          ;             ;
; db/altsyncram_h371.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_h371.tdf                                                                            ;             ;
; db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif                                                          ;             ;
; db/altsyncram_2l61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_2l61.tdf                                                                            ;             ;
; db/iwanna.ram0_block_66c49ce.hdl.mif                                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_block_66c49ce.hdl.mif                                                              ;             ;
; db/altsyncram_he61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/altsyncram_he61.tdf                                                                            ;             ;
; db/iwanna.ram0_dead_3228c6.hdl.mif                                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/github/ECE385/final/db/iwanna.ram0_dead_3228c6.hdl.mif                                                                ;             ;
; db/decode_f8a.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/decode_f8a.tdf                                                                                 ;             ;
; db/mux_2nb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mux_2nb.tdf                                                                                    ;             ;
; lpm_mult.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                  ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;             ;
; multcore.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                  ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                  ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                  ;             ;
; db/mult_p5t.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/mult_p5t.tdf                                                                                   ;             ;
; multcore.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/multcore.tdf                                                                  ;             ;
; csa_add.inc                                                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/csa_add.inc                                                                   ;             ;
; mpar_add.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                                  ;             ;
; muleabz.inc                                                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/muleabz.inc                                                                   ;             ;
; mul_lfrg.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                                  ;             ;
; mul_boothc.inc                                                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                                                ;             ;
; alt_ded_mult.inc                                                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                                              ;             ;
; alt_ded_mult_y.inc                                                                                ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                            ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                   ;             ;
; mpar_add.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                                  ;             ;
; lpm_add_sub.tdf                                                                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                               ;             ;
; addcore.inc                                                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                   ;             ;
; look_add.inc                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                  ;             ;
; alt_stratix_add_sub.inc                                                                           ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                       ;             ;
; db/add_sub_kgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/add_sub_kgh.tdf                                                                                ;             ;
; db/add_sub_ogh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/add_sub_ogh.tdf                                                                                ;             ;
; altshift.tdf                                                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altshift.tdf                                                                  ;             ;
; db/add_sub_jgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/add_sub_jgh.tdf                                                                                ;             ;
; db/add_sub_ngh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/github/ECE385/final/db/add_sub_ngh.tdf                                                                                ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,033          ;
;                                             ;                ;
; Total combinational functions               ; 6016           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3217           ;
;     -- 3 input functions                    ; 1597           ;
;     -- <=2 input functions                  ; 1202           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4959           ;
;     -- arithmetic mode                      ; 1057           ;
;                                             ;                ;
; Total registers                             ; 2607           ;
;     -- Dedicated logic registers            ; 2607           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 138            ;
; Total memory bits                           ; 2678840        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 12             ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1985           ;
; Total fan-out                               ; 36614          ;
; Average fan-out                             ; 3.85           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |iwanna                                                                                                                                 ; 6016 (2)            ; 2607 (1)                  ; 2678840     ; 12           ; 0       ; 6         ; 138  ; 0            ; |iwanna                                                                                                                                                                                                                                                                                                                                                                                                                                        ; iwanna                                             ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; HexDriver                                          ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                                   ; HexDriver                                          ; work         ;
;    |Sound_Top:Sound_Top_inst|                                                                                                           ; 325 (161)           ; 121 (83)                  ; 1249360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; Sound_Top                                          ; work         ;
;       |I2C_Protocol:I2C|                                                                                                                ; 52 (52)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_Protocol                                       ; work         ;
;       |SoundROM_coin:SoundROM_coin_inst|                                                                                                ; 18 (0)              ; 3 (0)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst                                                                                                                                                                                                                                                                                                                                                                              ; SoundROM_coin                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 18 (0)              ; 3 (0)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                         ; work         ;
;             |altsyncram_l2d1:auto_generated|                                                                                            ; 18 (0)              ; 3 (3)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_l2d1                                    ; work         ;
;                |decode_jsa:rden_decode|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|decode_jsa:rden_decode                                                                                                                                                                                                                                                                                        ; decode_jsa                                         ; work         ;
;                |mux_iob:mux2|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|mux_iob:mux2                                                                                                                                                                                                                                                                                                  ; mux_iob                                            ; work         ;
;       |SoundROM_gameover:SoundROM_gameover_inst|                                                                                        ; 3 (0)               ; 5 (0)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst                                                                                                                                                                                                                                                                                                                                                                      ; SoundROM_gameover                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 3 (0)               ; 5 (0)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                         ; work         ;
;             |altsyncram_dgd1:auto_generated|                                                                                            ; 3 (0)               ; 5 (5)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated                                                                                                                                                                                                                                                                                                       ; altsyncram_dgd1                                    ; work         ;
;                |decode_lsa:rden_decode|                                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|decode_lsa:rden_decode                                                                                                                                                                                                                                                                                ; decode_lsa                                         ; work         ;
;       |SoundROM_win:SoundROM_win_inst|                                                                                                  ; 91 (0)              ; 7 (0)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst                                                                                                                                                                                                                                                                                                                                                                                ; SoundROM_win                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 91 (0)              ; 7 (0)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                         ; work         ;
;             |altsyncram_80d1:auto_generated|                                                                                            ; 91 (0)              ; 7 (7)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated                                                                                                                                                                                                                                                                                                                 ; altsyncram_80d1                                    ; work         ;
;                |decode_qsa:rden_decode|                                                                                                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|decode_qsa:rden_decode                                                                                                                                                                                                                                                                                          ; decode_qsa                                         ; work         ;
;                |mux_pob:mux2|                                                                                                           ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|mux_pob:mux2                                                                                                                                                                                                                                                                                                    ; mux_pob                                            ; work         ;
;       |USB_Clock_PLL:USB_Clock_PLL_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst                                                                                                                                                                                                                                                                                                                                                                              ; USB_Clock_PLL                                      ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                      ; altpll                                             ; work         ;
;             |USB_Clock_PLL_altpll:auto_generated|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                  ; USB_Clock_PLL_altpll                               ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                                                 ; VGA_controller                                     ; work         ;
;    |bullets:bullets0|                                                                                                                   ; 152 (152)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|bullets:bullets0                                                                                                                                                                                                                                                                                                                                                                                                                       ; bullets                                            ; work         ;
;    |color_mapper:color_instance|                                                                                                        ; 1177 (954)          ; 8 (0)                     ; 1418088     ; 12           ; 0       ; 6         ; 0    ; 0            ; |iwanna|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                                            ; color_mapper                                       ; work         ;
;       |background:bg|                                                                                                                   ; 173 (0)             ; 6 (0)                     ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|background:bg                                                                                                                                                                                                                                                                                                                                                                                              ; background                                         ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 173 (0)             ; 6 (0)                     ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                         ; work         ;
;             |altsyncram_ea71:auto_generated|                                                                                            ; 173 (0)             ; 6 (6)                     ; 1228800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_ea71                                    ; work         ;
;                |decode_aaa:rden_decode|                                                                                                 ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated|decode_aaa:rden_decode                                                                                                                                                                                                                                                                                                                   ; decode_aaa                                         ; work         ;
;                |mux_tob:mux2|                                                                                                           ; 127 (127)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated|mux_tob:mux2                                                                                                                                                                                                                                                                                                                             ; mux_tob                                            ; work         ;
;       |block:block0|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|block:block0                                                                                                                                                                                                                                                                                                                                                                                               ; block                                              ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_2l61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0|altsyncram_2l61:auto_generated                                                                                                                                                                                                                                                                                                                                           ; altsyncram_2l61                                    ; work         ;
;       |checkpoint:check0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|checkpoint:check0                                                                                                                                                                                                                                                                                                                                                                                          ; checkpoint                                         ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;             |altsyncram_p471:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0|altsyncram_p471:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_p471                                    ; work         ;
;       |dead:dead0|                                                                                                                      ; 8 (0)               ; 2 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|dead:dead0                                                                                                                                                                                                                                                                                                                                                                                                 ; dead                                               ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 8 (0)               ; 2 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                         ; work         ;
;             |altsyncram_he61:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated                                                                                                                                                                                                                                                                                                                                             ; altsyncram_he61                                    ; work         ;
;                |decode_f8a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated|decode_f8a:rden_decode                                                                                                                                                                                                                                                                                                                      ; decode_f8a                                         ; work         ;
;                |mux_2nb:mux2|                                                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated|mux_2nb:mux2                                                                                                                                                                                                                                                                                                                                ; mux_2nb                                            ; work         ;
;       |kid_idle:idle0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_idle:idle0                                                                                                                                                                                                                                                                                                                                                                                             ; kid_idle                                           ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                         ; work         ;
;             |altsyncram_k171:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0|altsyncram_k171:auto_generated                                                                                                                                                                                                                                                                                                                                         ; altsyncram_k171                                    ; work         ;
;       |kid_jump:fall0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:fall0                                                                                                                                                                                                                                                                                                                                                                                             ; kid_jump                                           ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                         ; work         ;
;             |altsyncram_h371:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated                                                                                                                                                                                                                                                                                                                                         ; altsyncram_h371                                    ; work         ;
;       |kid_jump:jump0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:jump0                                                                                                                                                                                                                                                                                                                                                                                             ; kid_jump                                           ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                         ; work         ;
;             |altsyncram_h371:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 5204        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated                                                                                                                                                                                                                                                                                                                                         ; altsyncram_h371                                    ; work         ;
;       |kid_walk:walk0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_walk:walk0                                                                                                                                                                                                                                                                                                                                                                                             ; kid_walk                                           ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                         ; work         ;
;             |altsyncram_7071:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 9568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0|altsyncram_7071:auto_generated                                                                                                                                                                                                                                                                                                                                         ; altsyncram_7071                                    ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |multcore:mult_core|                                                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                          ; multcore                                           ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                                                                                                            ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult10|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                                                                                                            ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult11|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |multcore:mult_core|                                                                                                           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                          ; multcore                                           ; work         ;
;             |mpar_add:padder|                                                                                                           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                          ; mpar_add                                           ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                        ; work         ;
;                   |add_sub_kgh:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                                                                                                                          ; add_sub_kgh                                        ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                     ; mpar_add                                           ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                        ; work         ;
;                      |add_sub_ogh:auto_generated|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                                                                     ; add_sub_ogh                                        ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |multcore:mult_core|                                                                                                           ; 15 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                          ; multcore                                           ; work         ;
;             |mpar_add:padder|                                                                                                           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                          ; mpar_add                                           ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                        ; work         ;
;                   |add_sub_jgh:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                                                                                                                                                                          ; add_sub_jgh                                        ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                     ; mpar_add                                           ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                        ; work         ;
;                      |add_sub_ngh:auto_generated|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                                                                                                     ; add_sub_ngh                                        ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult6|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult7|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult8|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|lpm_mult:Mult9|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                           ; work         ;
;       |paint_background:pbg|                                                                                                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|paint_background:pbg                                                                                                                                                                                                                                                                                                                                                                                       ; paint_background                                   ; work         ;
;       |spike:spike0|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|spike:spike0                                                                                                                                                                                                                                                                                                                                                                                               ; spike                                              ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_vi61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0|altsyncram_vi61:auto_generated                                                                                                                                                                                                                                                                                                                                           ; altsyncram_vi61                                    ; work         ;
;    |death_counter:deathcounter0|                                                                                                        ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|death_counter:deathcounter0                                                                                                                                                                                                                                                                                                                                                                                                            ; death_counter                                      ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hpi_io_intf                                        ; work         ;
;    |istrap:istrap0|                                                                                                                     ; 188 (49)            ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0                                                                                                                                                                                                                                                                                                                                                                                                                         ; istrap                                             ; work         ;
;       |flytrap:trap0|                                                                                                                   ; 39 (39)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|flytrap:trap0                                                                                                                                                                                                                                                                                                                                                                                                           ; flytrap                                            ; work         ;
;       |flytrap:trap8|                                                                                                                   ; 51 (51)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|flytrap:trap8                                                                                                                                                                                                                                                                                                                                                                                                           ; flytrap                                            ; work         ;
;       |weaktrap:trap2|                                                                                                                  ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap2                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;       |weaktrap:trap3|                                                                                                                  ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap3                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;       |weaktrap:trap4|                                                                                                                  ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap4                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;       |weaktrap:trap5|                                                                                                                  ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap5                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;       |weaktrap:trap6|                                                                                                                  ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap6                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;       |weaktrap:trap7|                                                                                                                  ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|istrap:istrap0|weaktrap:trap7                                                                                                                                                                                                                                                                                                                                                                                                          ; weaktrap                                           ; work         ;
;    |iwanna_soc:nios_system|                                                                                                             ; 2297 (0)            ; 2051 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc                                         ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |iwanna_soc_JTAG_UART:jtag_uart|                                                                                                  ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART                               ; iwanna_soc   ;
;          |alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                  ; work         ;
;          |iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART_scfifo_r                      ; iwanna_soc   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                          ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                        ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                             ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                               ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                     ; cntr_1ob                                           ; work         ;
;          |iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART_scfifo_w                      ; iwanna_soc   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                          ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                        ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                             ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                               ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                     ; cntr_1ob                                           ; work         ;
;       |iwanna_soc_keycode:keycode|                                                                                                      ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                      ; iwanna_soc_keycode                                 ; iwanna_soc   ;
;       |iwanna_soc_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 728 (0)             ; 917 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_mm_interconnect_0                       ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; iwanna_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; iwanna_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; iwanna_soc   ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_mm_interconnect_0_cmd_demux             ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_cmd_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                         ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                         ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                         ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router:router|                                                                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; iwanna_soc_mm_interconnect_0_router                ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router_001:router_001|                                                                           ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; iwanna_soc_mm_interconnect_0_router_001            ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router_003:router_006|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                                                                                                                                                                               ; iwanna_soc_mm_interconnect_0_router_003            ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; iwanna_soc_mm_interconnect_0_rsp_mux               ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_rsp_mux_001           ; iwanna_soc   ;
;       |iwanna_soc_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1022 (0)            ; 586 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0                            ; iwanna_soc   ;
;          |iwanna_soc_nios2_gen2_0_cpu:cpu|                                                                                              ; 1022 (732)          ; 586 (317)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0_cpu                        ; iwanna_soc   ;
;             |iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|                                           ; 290 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci              ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; iwanna_soc   ;
;                   |iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; iwanna_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|                         ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck        ; iwanna_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                   |sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break        ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; iwanna_soc   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem           ; iwanna_soc   ;
;                   |iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; iwanna_soc   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                    ; work         ;
;             |iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module ; iwanna_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;             |iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module ; iwanna_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;       |iwanna_soc_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; iwanna_soc_onchip_memory2_0                        ; iwanna_soc   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_j3h1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_j3h1                                    ; work         ;
;       |iwanna_soc_otg_hpi_address:otg_hpi_address|                                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                      ; iwanna_soc_otg_hpi_address                         ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_reset|                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                             ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_r|                                                                                                 ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_w|                                                                                                 ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_data:otg_hpi_data|                                                                                            ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_otg_hpi_data                            ; iwanna_soc   ;
;       |iwanna_soc_sdram:sdram|                                                                                                          ; 320 (249)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                          ; iwanna_soc_sdram                                   ; iwanna_soc   ;
;          |iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module|                                                  ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                              ; iwanna_soc_sdram_input_efifo_module                ; iwanna_soc   ;
;       |iwanna_soc_sdram_pll:sdram_pll|                                                                                                  ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_sdram_pll                               ; iwanna_soc   ;
;          |iwanna_soc_sdram_pll_altpll_lqa2:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                             ; iwanna_soc_sdram_pll_altpll_lqa2                   ; iwanna_soc   ;
;          |iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; iwanna_soc_sdram_pll_stdsync_sv6                   ; iwanna_soc   ;
;             |iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                              ; iwanna_soc_sdram_pll_dffpipe_l2c                   ; iwanna_soc   ;
;    |keycodeDecoder:kcd|                                                                                                                 ; 107 (107)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|keycodeDecoder:kcd                                                                                                                                                                                                                                                                                                                                                                                                                     ; keycodeDecoder                                     ; work         ;
;    |man:man0|                                                                                                                           ; 136 (136)           ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|man:man0                                                                                                                                                                                                                                                                                                                                                                                                                               ; man                                                ; work         ;
;    |map:map0|                                                                                                                           ; 1252 (145)          ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|map:map0                                                                                                                                                                                                                                                                                                                                                                                                                               ; map                                                ; work         ;
;       |barrier_detect:bd0|                                                                                                              ; 1103 (1103)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|map:map0|barrier_detect:bd0                                                                                                                                                                                                                                                                                                                                                                                                            ; barrier_detect                                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|map:map0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                           ; work         ;
;          |multcore:mult_core|                                                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|map:map0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                             ; multcore                                           ; work         ;
;    |randomCounter:randomCounter0|                                                                                                       ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|randomCounter:randomCounter0                                                                                                                                                                                                                                                                                                                                                                                                           ; randomCounter                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sound_control:sc0|                                                                                                                  ; 88 (88)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|sound_control:sc0                                                                                                                                                                                                                                                                                                                                                                                                                      ; sound_control                                      ; work         ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                                               ; vga_clk                                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                       ; altpll                                             ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |iwanna|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; vga_clk_altpll                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------+
; Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                              ; M9K  ; ROM              ; 10094        ; 16           ; --           ; --           ; 161504  ; mono_coin_hex_rom.mif                      ;
; Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; M9K  ; ROM              ; 17196        ; 16           ; --           ; --           ; 275136  ; mono_gameover_hex_rom.mif                  ;
; Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; M9K  ; ROM              ; 50795        ; 16           ; --           ; --           ; 812720  ; mono_win_hex_rom.mif                       ;
; color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 307200       ; 4            ; --           ; --           ; 1228800 ; db/iwanna.ram0_background_57a05e4b.hdl.mif ;
; color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0|altsyncram_2l61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096    ; db/iwanna.ram0_block_66c49ce.hdl.mif       ;
; color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0|altsyncram_p471:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192    ; db/iwanna.ram0_checkpoint_62e498d.hdl.mif  ;
; color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 32768        ; 4            ; --           ; --           ; 131072  ; db/iwanna.ram0_dead_3228c6.hdl.mif         ;
; color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0|altsyncram_k171:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 2392         ; 4            ; --           ; --           ; 9568    ; db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif   ;
; color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 1301         ; 4            ; --           ; --           ; 5204    ; db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif   ;
; color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 1301         ; 4            ; --           ; --           ; 5204    ; db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif   ;
; color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0|altsyncram_7071:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 2392         ; 4            ; --           ; --           ; 9568    ; db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif   ;
; color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0|altsyncram_vi61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 4097         ; 4            ; --           ; --           ; 16388   ; db/iwanna.ram0_spike_764253e.hdl.mif       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                       ;
; iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128     ; iwanna_soc_onchip_memory2_0.hex            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system                                                                                                                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_irq_mapper:irq_mapper                                                                                                                                                                                                             ; iwanna_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart                                                                                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_keycode:keycode                                                                                                                                                                                                                   ; iwanna_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                   ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                    ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                     ; iwanna_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                           ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                             ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                        ; iwanna_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                    ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                 ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                       ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                 ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                       ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                     ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                             ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                        ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                    ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                             ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                        ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router                                                                                                                                                    ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_004                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_005                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_006                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_007                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_008                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_009                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_010                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_011                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_012                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_013                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_014                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; iwanna_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                           ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                 ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                      ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                 ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                            ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                    ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                 ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                   ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                             ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                          ; iwanna_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                              ; iwanna_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; iwanna_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                   ; iwanna_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                   ; iwanna_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram                                                                                                                                                                                                                       ; iwanna_soc.qsys ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll                                                                                                                                                                                                               ; iwanna_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                         ; iwanna_soc.qsys ;
; Altera ; ALTPLL                                   ; 18.0    ; N/A          ; N/A          ; |iwanna|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v       ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next                 ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_state                                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000               ;
+------------+------------+------------+------------+--------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                        ;
+------------+------------+------------+------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_state                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|start_condition                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; istrap:istrap0|flytrap:trap10|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,3,5,6,12,14,17,21,29,31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|moving_counter[0..5]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; Sound_Top:Sound_Top_inst|MUX_input[7,8,13..15]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_y[0..4]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_y[5]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_y[6]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_y[7]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_y[8,9]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_x[0..4]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_x[5,6]                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_x[7,8]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_x[9]                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap10|trap_on                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap9|trap_x[0..5]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap9|trap_x[6]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap9|trap_x[7,8]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap9|trap_x[9]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap8|trap_x[0..4]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap8|trap_x[5]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap8|trap_x[6..8]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap8|trap_x[9]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap1|trap_y[0..7]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap1|trap_y[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap1|trap_y[9]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap0|trap_y[0..4]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap0|trap_y[5..7]                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap0|trap_y[8,9]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; man:man0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                             ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; death_counter:deathcounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                          ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; bullets:bullets0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                     ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap8|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ; Merged with randomCounter:randomCounter0|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                         ;
; bullets:bullets0|direction1[3..9]                                                                                                                                                                                                                                                                                                                                                      ; Merged with bullets:bullets0|direction1[1]                                                                                                                                                                                                                                                                                                                                                         ;
; bullets:bullets0|direction2[1,3..5,7,8]                                                                                                                                                                                                                                                                                                                                                ; Merged with bullets:bullets0|direction2[9]                                                                                                                                                                                                                                                                                                                                                         ;
; bullets:bullets0|direction3[1,3..8]                                                                                                                                                                                                                                                                                                                                                    ; Merged with bullets:bullets0|direction3[9]                                                                                                                                                                                                                                                                                                                                                         ;
; man:man0|mapY[1..4]                                                                                                                                                                                                                                                                                                                                                                    ; Merged with man:man0|mapY[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; man:man0|mapX[3,4]                                                                                                                                                                                                                                                                                                                                                                     ; Merged with man:man0|mapY[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; man:man0|mapX[1,2]                                                                                                                                                                                                                                                                                                                                                                     ; Merged with man:man0|mapX[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                 ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                 ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                    ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                      ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,4,7..11,13,15,16,18..20,22..28]                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                               ;
; bullets:bullets0|direction2[6]                                                                                                                                                                                                                                                                                                                                                         ; Merged with bullets:bullets0|direction2[9]                                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|trap_y[9]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[9]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[8]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[8]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[7]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[7]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[6]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[6]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[5]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[5]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[4]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[4]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[3]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[3]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[2]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[2]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[1]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[1]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_y[0]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap8|trap_y[0]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|trap_on                                                                                                                                                                                                                                                                                                                                                   ; Merged with istrap:istrap0|flytrap:trap8|trap_on                                                                                                                                                                                                                                                                                                                                                   ;
; istrap:istrap0|flytrap:trap1|trap_x[9]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[9]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[8]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[8]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[7]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[7]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[6]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[6]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[5]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[5]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[4]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[4]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[3]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[3]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[2]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[2]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[1]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[1]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_x[0]                                                                                                                                                                                                                                                                                                                                                 ; Merged with istrap:istrap0|flytrap:trap0|trap_x[0]                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|trap_on                                                                                                                                                                                                                                                                                                                                                   ; Merged with istrap:istrap0|flytrap:trap0|trap_on                                                                                                                                                                                                                                                                                                                                                   ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; death_counter:deathcounter0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                      ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                     ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                     ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap8|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                     ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                     ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; man:man0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                         ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; randomCounter:randomCounter0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                     ; Merged with bullets:bullets0|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                 ;
; istrap:istrap0|flytrap:trap9|moving_counter[5]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[5]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|moving_counter[4]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[4]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|moving_counter[3]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[3]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|moving_counter[2]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[2]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|moving_counter[1]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[1]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap9|moving_counter[0]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap8|moving_counter[0]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[5]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[5]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[4]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[4]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[3]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[3]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[2]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[2]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[1]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[1]                                                                                                                                                                                                                                                                                                                                         ;
; istrap:istrap0|flytrap:trap1|moving_counter[0]                                                                                                                                                                                                                                                                                                                                         ; Merged with istrap:istrap0|flytrap:trap0|moving_counter[0]                                                                                                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                       ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                               ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                  ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                         ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                    ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                 ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                 ; Merged with iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                 ;
; Sound_Top:Sound_Top_inst|MUX_input[3]                                                                                                                                                                                                                                                                                                                                                  ; Merged with Sound_Top:Sound_Top_inst|MUX_input[2]                                                                                                                                                                                                                                                                                                                                                  ;
; man:man0|mapY[0]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; istrap:istrap0|flytrap:trap0|trap_x[0]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; keycodeDecoder:kcd|curr_state[3]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; bullets:bullets0|direction1[0]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; bullets:bullets0|direction2[0]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; bullets:bullets0|direction3[0]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[0]                                                                                                                                                                                                                                                                                                                                         ; Merged with Sound_Top:Sound_Top_inst|ROM_output_mux_counter[0]                                                                                                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1079                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; istrap:istrap0|flytrap:trap10|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; istrap:istrap0|flytrap:trap10|moving_counter[5],                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; istrap:istrap0|flytrap:trap10|moving_counter[4],                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|moving_counter[3],                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|moving_counter[2],                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_y[3], istrap:istrap0|flytrap:trap10|trap_y[2],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_y[1], istrap:istrap0|flytrap:trap10|trap_y[0],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_y[4], istrap:istrap0|flytrap:trap10|trap_y[5],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_y[6], istrap:istrap0|flytrap:trap10|trap_y[7],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_y[8], istrap:istrap0|flytrap:trap10|trap_y[9],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_x[0], istrap:istrap0|flytrap:trap10|trap_x[1],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_x[2], istrap:istrap0|flytrap:trap10|trap_x[3],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_x[4], istrap:istrap0|flytrap:trap10|trap_x[5],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_x[6], istrap:istrap0|flytrap:trap10|trap_x[7],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_x[8], istrap:istrap0|flytrap:trap10|trap_x[9],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; istrap:istrap0|flytrap:trap10|trap_on                                                                                                                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0]                                                                                                                                                                                                                                                   ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                               ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                    ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                            ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                               ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                  ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                  ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                 ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                              ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                  ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2607  ;
; Number of registers using Synchronous Clear  ; 210   ;
; Number of registers using Synchronous Load   ; 318   ;
; Number of registers using Asynchronous Clear ; 1323  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1372  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                          ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 258     ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                ; 27      ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                        ; 11      ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 405     ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                          ; 2       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                             ; 4       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                            ; 4       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                            ; 4       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                              ; 10      ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                               ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                               ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                         ; 11      ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                                                                                                     ; 3       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                      ; 9       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                        ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                        ; 4       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                           ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                             ; 3       ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                        ; 2       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                ; 2       ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                  ;
+--------------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                            ; Type ;
+--------------------------------------------------------------+---------------------------------------------------------+------+
; color_mapper:color_instance|checkpoint:check0|data_Out[0..3] ; color_mapper:color_instance|checkpoint:check0|mem_rtl_0 ; RAM  ;
; color_mapper:color_instance|spike:spike0|data_Out[0..3]      ; color_mapper:color_instance|spike:spike0|mem_rtl_0      ; RAM  ;
; color_mapper:color_instance|background:bg|data_Out[0..3]     ; color_mapper:color_instance|background:bg|mem_rtl_0     ; RAM  ;
; color_mapper:color_instance|kid_idle:idle0|data_Out[0..3]    ; color_mapper:color_instance|kid_idle:idle0|mem_rtl_0    ; RAM  ;
; color_mapper:color_instance|kid_walk:walk0|data_Out[0..3]    ; color_mapper:color_instance|kid_walk:walk0|mem_rtl_0    ; RAM  ;
; color_mapper:color_instance|kid_jump:jump0|data_Out[0..3]    ; color_mapper:color_instance|kid_jump:jump0|mem_rtl_0    ; RAM  ;
; color_mapper:color_instance|kid_jump:fall0|data_Out[0..3]    ; color_mapper:color_instance|kid_jump:fall0|mem_rtl_0    ; RAM  ;
; color_mapper:color_instance|block:block0|data_Out[0..3]      ; color_mapper:color_instance|block:block0|mem_rtl_0      ; RAM  ;
; color_mapper:color_instance|dead:dead0|data_Out[0..3]        ; color_mapper:color_instance|dead:dead0|mem_rtl_0        ; RAM  ;
+--------------------------------------------------------------+---------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iwanna|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|bullets:bullets0|direction                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |iwanna|man:man0|man_state[0]                                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|istrap:istrap0|flytrap:trap8|trap_y[0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |iwanna|istrap:istrap0|flytrap:trap0|trap_x[5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|bullets:bullets0|bullet1_y[7]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|bullets:bullets0|bullet2_y[1]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|bullets:bullets0|bullet3_y[4]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|counter[5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|man:man0|mapY[8]                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |iwanna|bullets:bullets0|direction1[2]                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |iwanna|bullets:bullets0|direction2[0]                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |iwanna|bullets:bullets0|direction3[2]                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|tick_counter[3]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|read_counter_coin[7]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|read_counter_win[8]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|read_counter_gameover[15]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|bullets:bullets0|timecounter1[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |iwanna|bullets:bullets0|bullet1_x[0]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|bullets:bullets0|timecounter2[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |iwanna|bullets:bullets0|bullet2_x[6]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|bullets:bullets0|timecounter3[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |iwanna|bullets:bullets0|bullet3_x[8]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iwanna|death_counter:deathcounter0|ones[3]                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iwanna|death_counter:deathcounter0|tenths[0]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap7|counter[0]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap6|counter[0]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap5|counter[0]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap4|counter[0]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap3|counter[1]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|istrap:istrap0|weaktrap:trap2|counter[1]                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |iwanna|sound_control:sc0|counter2[15]                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |iwanna|sound_control:sc0|counter1[22]                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |iwanna|randomCounter:randomCounter0|thorn4                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |iwanna|istrap:istrap0|flytrap:trap8|moving_counter[2]                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |iwanna|istrap:istrap0|flytrap:trap0|moving_counter[0]                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |iwanna|bullets:bullets0|bullet_counter[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                         ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                ;
; 16:1               ; 10 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; Yes        ; |iwanna|Sound_Top:Sound_Top_inst|MUX_input[12]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |iwanna|man:man0|lower_frequency[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |iwanna|man:man0|man_x[3]                                                                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |iwanna|man:man0|man_x[6]                                                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |iwanna|man:man0|man_y[4]                                                                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |iwanna|man:man0|man_y[9]                                                                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|active_data[12]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |iwanna|map:map0|inmap[1]                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |iwanna|man:man0|man_graph_counter[0]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |iwanna|color_mapper:color_instance|Mux2                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |iwanna|VGA_controller:vga_controller_instance|v_counter_in[9]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_logic_result[13]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |iwanna|color_mapper:color_instance|x[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |iwanna|color_mapper:color_instance|map_y[2]                                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |iwanna|color_mapper:color_instance|map_x[0]                                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |iwanna|color_mapper:color_instance|r                                                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |iwanna|man:man0|jump_state_next[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |iwanna|color_mapper:color_instance|addr[7]                                                                                                                                                                                                                                                                                                                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |iwanna|color_mapper:color_instance|map_x[8]                                                                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |iwanna|color_mapper:color_instance|VGA_G[0]                                                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |iwanna|color_mapper:color_instance|VGA_B[5]                                                                                                                                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |iwanna|color_mapper:color_instance|VGA_G[3]                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram:sdram ;
+-----------------------------+-------+------+-------------------------+
; Assignment                  ; Value ; From ; To                      ;
+-----------------------------+-------+------+-------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0         ;
+-----------------------------+-------+------+-------------------------+


+------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+----------------------------------------------+
; Assignment     ; Value ; From ; To                                           ;
+----------------+-------+------+----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                   ;
+----------------+-------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                    ;
+-------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                ;
+-------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0|altsyncram_p471:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0|altsyncram_vi61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0|altsyncram_ea71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0|altsyncram_k171:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0|altsyncram_7071:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0|altsyncram_h371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0|altsyncram_2l61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0|altsyncram_he61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                          ;
+----------------+---------------------------------+---------------------------------------------------------------+
; INIT_FILE      ; iwanna_soc_onchip_memory2_0.hex ; String                                                        ;
+----------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                             ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 2                               ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 4                               ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                             ;
; WIDTH_B                            ; 1                               ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                             ;
; INIT_FILE                          ; iwanna_soc_onchip_memory2_0.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 4                               ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_j3h1                 ; Untyped                                                             ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_004|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_005|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_006|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_007|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_008|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_009|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_010|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_011|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_012|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_013|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_014|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; bullet_size    ; 0000000010 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:font0                          ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; ROM            ; (00000000,00000000,01111100,11000110,11000110,11001110,11011110,11110110,1110011 ; Array/Record ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;              ;
; ROM            ; 00,00011000,00111000,01111000,00011000,00011000,00011000,00011000,00011000,00011 ;              ;
; ROM            ; 000,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;              ;
; ROM            ; 0110,00000110,00001100,00011000,00110000,01100000,11000000,11000110,11111110,000 ;              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,00000110,00 ;              ;
; ROM            ; 000110,00111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;              ;
; ROM            ; 0000000,00000000,00000000,00000000,00001100,00011100,00111100,01101100,11001100, ;              ;
; ROM            ; 11111110,00001100,00001100,00001100,00011110,00000000,00000000,00000000,00000000 ;              ;
; ROM            ; ,00000000,00000000,11111110,11000000,11000000,11000000,11111100,00000110,0000011 ;              ;
; ROM            ; 0,00000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;              ;
; ROM            ; 00,00111000,01100000,11000000,11000000,11111100,11000110,11000110,11000110,11000 ;              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,11111110,1100 ;              ;
; ROM            ; 0110,00000110,00000110,00001100,00011000,00110000,00110000,00110000,00110000,000 ;              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;              ;
; ROM            ; 000110,01111100,11000110,11000110,11000110,11000110,01111100,00000000,00000000,0 ;              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,01111110, ;              ;
; ROM            ; 00000110,00000110,00000110,00001100,01111000,00000000,00000000,00000000,00000000 ;              ;
; ROM            ; ,00000000,00000000,11111000,01101100,01100110,01100110,01100110,01100110,0110011 ;              ;
; ROM            ; 0,01100110,01101100,11111000,00000000,00000000,00000000,00000000,00000000,000000 ;              ;
; ROM            ; 00,11111110,01100110,01100010,01101000,01111000,01101000,01100000,01100010,01100 ;              ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,00010000,0011 ;              ;
; ROM            ; 1000,01101100,11000110,11000110,11111110,11000110,11000110,11000110,11000110,000 ;              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111111,11011011,10011001,00 ;              ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;              ;
; ROM            ; 0000000,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11111110, ;              ;
; ROM            ; 11000110,11000110,11000110,11000110,11000110,00000000,00000000,00000000,00000000 ;              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,0000000 ;              ;
;                ; 0,00011000,00011000,00000000,00000000,00000000,00000000,00000000)                ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                         ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=USB_Clock_PLL ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                      ;
; LOCK_LOW                      ; 1                               ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                      ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                      ;
; BANDWIDTH                     ; 0                               ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 8021                            ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 6                               ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1562500                         ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 25                              ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; VCO_MIN                       ; 0                               ; Untyped                                                      ;
; VCO_MAX                       ; 0                               ; Untyped                                                      ;
; VCO_CENTER                    ; 0                               ; Untyped                                                      ;
; PFD_MIN                       ; 0                               ; Untyped                                                      ;
; PFD_MAX                       ; 0                               ; Untyped                                                      ;
; M_INITIAL                     ; 0                               ; Untyped                                                      ;
; M                             ; 0                               ; Untyped                                                      ;
; N                             ; 1                               ; Untyped                                                      ;
; M2                            ; 1                               ; Untyped                                                      ;
; N2                            ; 1                               ; Untyped                                                      ;
; SS                            ; 1                               ; Untyped                                                      ;
; C0_HIGH                       ; 0                               ; Untyped                                                      ;
; C1_HIGH                       ; 0                               ; Untyped                                                      ;
; C2_HIGH                       ; 0                               ; Untyped                                                      ;
; C3_HIGH                       ; 0                               ; Untyped                                                      ;
; C4_HIGH                       ; 0                               ; Untyped                                                      ;
; C5_HIGH                       ; 0                               ; Untyped                                                      ;
; C6_HIGH                       ; 0                               ; Untyped                                                      ;
; C7_HIGH                       ; 0                               ; Untyped                                                      ;
; C8_HIGH                       ; 0                               ; Untyped                                                      ;
; C9_HIGH                       ; 0                               ; Untyped                                                      ;
; C0_LOW                        ; 0                               ; Untyped                                                      ;
; C1_LOW                        ; 0                               ; Untyped                                                      ;
; C2_LOW                        ; 0                               ; Untyped                                                      ;
; C3_LOW                        ; 0                               ; Untyped                                                      ;
; C4_LOW                        ; 0                               ; Untyped                                                      ;
; C5_LOW                        ; 0                               ; Untyped                                                      ;
; C6_LOW                        ; 0                               ; Untyped                                                      ;
; C7_LOW                        ; 0                               ; Untyped                                                      ;
; C8_LOW                        ; 0                               ; Untyped                                                      ;
; C9_LOW                        ; 0                               ; Untyped                                                      ;
; C0_INITIAL                    ; 0                               ; Untyped                                                      ;
; C1_INITIAL                    ; 0                               ; Untyped                                                      ;
; C2_INITIAL                    ; 0                               ; Untyped                                                      ;
; C3_INITIAL                    ; 0                               ; Untyped                                                      ;
; C4_INITIAL                    ; 0                               ; Untyped                                                      ;
; C5_INITIAL                    ; 0                               ; Untyped                                                      ;
; C6_INITIAL                    ; 0                               ; Untyped                                                      ;
; C7_INITIAL                    ; 0                               ; Untyped                                                      ;
; C8_INITIAL                    ; 0                               ; Untyped                                                      ;
; C9_INITIAL                    ; 0                               ; Untyped                                                      ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C0_PH                         ; 0                               ; Untyped                                                      ;
; C1_PH                         ; 0                               ; Untyped                                                      ;
; C2_PH                         ; 0                               ; Untyped                                                      ;
; C3_PH                         ; 0                               ; Untyped                                                      ;
; C4_PH                         ; 0                               ; Untyped                                                      ;
; C5_PH                         ; 0                               ; Untyped                                                      ;
; C6_PH                         ; 0                               ; Untyped                                                      ;
; C7_PH                         ; 0                               ; Untyped                                                      ;
; C8_PH                         ; 0                               ; Untyped                                                      ;
; C9_PH                         ; 0                               ; Untyped                                                      ;
; L0_HIGH                       ; 1                               ; Untyped                                                      ;
; L1_HIGH                       ; 1                               ; Untyped                                                      ;
; G0_HIGH                       ; 1                               ; Untyped                                                      ;
; G1_HIGH                       ; 1                               ; Untyped                                                      ;
; G2_HIGH                       ; 1                               ; Untyped                                                      ;
; G3_HIGH                       ; 1                               ; Untyped                                                      ;
; E0_HIGH                       ; 1                               ; Untyped                                                      ;
; E1_HIGH                       ; 1                               ; Untyped                                                      ;
; E2_HIGH                       ; 1                               ; Untyped                                                      ;
; E3_HIGH                       ; 1                               ; Untyped                                                      ;
; L0_LOW                        ; 1                               ; Untyped                                                      ;
; L1_LOW                        ; 1                               ; Untyped                                                      ;
; G0_LOW                        ; 1                               ; Untyped                                                      ;
; G1_LOW                        ; 1                               ; Untyped                                                      ;
; G2_LOW                        ; 1                               ; Untyped                                                      ;
; G3_LOW                        ; 1                               ; Untyped                                                      ;
; E0_LOW                        ; 1                               ; Untyped                                                      ;
; E1_LOW                        ; 1                               ; Untyped                                                      ;
; E2_LOW                        ; 1                               ; Untyped                                                      ;
; E3_LOW                        ; 1                               ; Untyped                                                      ;
; L0_INITIAL                    ; 1                               ; Untyped                                                      ;
; L1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G0_INITIAL                    ; 1                               ; Untyped                                                      ;
; G1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G2_INITIAL                    ; 1                               ; Untyped                                                      ;
; G3_INITIAL                    ; 1                               ; Untyped                                                      ;
; E0_INITIAL                    ; 1                               ; Untyped                                                      ;
; E1_INITIAL                    ; 1                               ; Untyped                                                      ;
; E2_INITIAL                    ; 1                               ; Untyped                                                      ;
; E3_INITIAL                    ; 1                               ; Untyped                                                      ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L0_PH                         ; 0                               ; Untyped                                                      ;
; L1_PH                         ; 0                               ; Untyped                                                      ;
; G0_PH                         ; 0                               ; Untyped                                                      ;
; G1_PH                         ; 0                               ; Untyped                                                      ;
; G2_PH                         ; 0                               ; Untyped                                                      ;
; G3_PH                         ; 0                               ; Untyped                                                      ;
; E0_PH                         ; 0                               ; Untyped                                                      ;
; E1_PH                         ; 0                               ; Untyped                                                      ;
; E2_PH                         ; 0                               ; Untyped                                                      ;
; E3_PH                         ; 0                               ; Untyped                                                      ;
; M_PH                          ; 0                               ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; CBXI_PARAMETER                ; USB_Clock_PLL_altpll            ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                               ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                      ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                   ;
; WIDTH_A                            ; 16                    ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 14                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 10094                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; INIT_FILE                          ; mono_coin_hex_rom.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_l2d1       ; Untyped                                                                   ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 50795                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; mono_win_hex_rom.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_80d1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                          ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                       ;
; WIDTH_A                            ; 16                        ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 17196                     ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; WIDTH_B                            ; 1                         ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                       ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                       ;
; INIT_FILE                          ; mono_gameover_hex_rom.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgd1           ; Untyped                                                                       ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                     ; Type                               ;
+------------------------------------+-------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                            ;
; WIDTH_A                            ; 4                                         ; Untyped                            ;
; WIDTHAD_A                          ; 11                                        ; Untyped                            ;
; NUMWORDS_A                         ; 2048                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                            ;
; WIDTH_B                            ; 1                                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                            ;
; INIT_FILE                          ; db/iwanna.ram0_checkpoint_62e498d.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_p471                           ; Untyped                            ;
+------------------------------------+-------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                ; Type                               ;
+------------------------------------+--------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                            ;
; WIDTH_A                            ; 4                                    ; Untyped                            ;
; WIDTHAD_A                          ; 13                                   ; Untyped                            ;
; NUMWORDS_A                         ; 4097                                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WIDTH_B                            ; 1                                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; INIT_FILE                          ; db/iwanna.ram0_spike_764253e.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_vi61                      ; Untyped                            ;
+------------------------------------+--------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                      ; Type                          ;
+------------------------------------+--------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                       ;
; WIDTH_A                            ; 4                                          ; Untyped                       ;
; WIDTHAD_A                          ; 19                                         ; Untyped                       ;
; NUMWORDS_A                         ; 307200                                     ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                       ;
; WIDTH_B                            ; 1                                          ; Untyped                       ;
; WIDTHAD_B                          ; 1                                          ; Untyped                       ;
; NUMWORDS_B                         ; 1                                          ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                       ;
; INIT_FILE                          ; db/iwanna.ram0_background_57a05e4b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ea71                            ; Untyped                       ;
+------------------------------------+--------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                    ; Type                             ;
+------------------------------------+------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                          ;
; WIDTH_A                            ; 4                                        ; Untyped                          ;
; WIDTHAD_A                          ; 12                                       ; Untyped                          ;
; NUMWORDS_A                         ; 2392                                     ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WIDTH_B                            ; 1                                        ; Untyped                          ;
; WIDTHAD_B                          ; 1                                        ; Untyped                          ;
; NUMWORDS_B                         ; 1                                        ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; INIT_FILE                          ; db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_k171                          ; Untyped                          ;
+------------------------------------+------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                    ; Type                             ;
+------------------------------------+------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                          ;
; WIDTH_A                            ; 4                                        ; Untyped                          ;
; WIDTHAD_A                          ; 12                                       ; Untyped                          ;
; NUMWORDS_A                         ; 2392                                     ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WIDTH_B                            ; 1                                        ; Untyped                          ;
; WIDTHAD_B                          ; 1                                        ; Untyped                          ;
; NUMWORDS_B                         ; 1                                        ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; INIT_FILE                          ; db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_7071                          ; Untyped                          ;
+------------------------------------+------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                    ; Type                             ;
+------------------------------------+------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                          ;
; WIDTH_A                            ; 4                                        ; Untyped                          ;
; WIDTHAD_A                          ; 11                                       ; Untyped                          ;
; NUMWORDS_A                         ; 1301                                     ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WIDTH_B                            ; 1                                        ; Untyped                          ;
; WIDTHAD_B                          ; 1                                        ; Untyped                          ;
; NUMWORDS_B                         ; 1                                        ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; INIT_FILE                          ; db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_h371                          ; Untyped                          ;
+------------------------------------+------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                    ; Type                             ;
+------------------------------------+------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                          ;
; WIDTH_A                            ; 4                                        ; Untyped                          ;
; WIDTHAD_A                          ; 11                                       ; Untyped                          ;
; NUMWORDS_A                         ; 1301                                     ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                          ;
; WIDTH_B                            ; 1                                        ; Untyped                          ;
; WIDTHAD_B                          ; 1                                        ; Untyped                          ;
; NUMWORDS_B                         ; 1                                        ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                          ;
; INIT_FILE                          ; db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_h371                          ; Untyped                          ;
+------------------------------------+------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                ; Type                               ;
+------------------------------------+--------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                            ;
; WIDTH_A                            ; 4                                    ; Untyped                            ;
; WIDTHAD_A                          ; 10                                   ; Untyped                            ;
; NUMWORDS_A                         ; 1024                                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                            ;
; WIDTH_B                            ; 1                                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                            ;
; INIT_FILE                          ; db/iwanna.ram0_block_66c49ce.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_2l61                      ; Untyped                            ;
+------------------------------------+--------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------+------------------------------------+
; Parameter Name                     ; Value                              ; Type                               ;
+------------------------------------+------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                ; Untyped                            ;
; WIDTH_A                            ; 4                                  ; Untyped                            ;
; WIDTHAD_A                          ; 15                                 ; Untyped                            ;
; NUMWORDS_A                         ; 32768                              ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                            ;
; WIDTH_B                            ; 1                                  ; Untyped                            ;
; WIDTHAD_B                          ; 1                                  ; Untyped                            ;
; NUMWORDS_B                         ; 1                                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                            ;
; BYTE_SIZE                          ; 8                                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                            ;
; INIT_FILE                          ; db/iwanna.ram0_dead_3228c6.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_he61                    ; Untyped                            ;
+------------------------------------+------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                     ;
; LPM_WIDTHB                                     ; 11           ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                     ;
; LPM_WIDTHB                                     ; 11           ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                     ;
; LPM_WIDTHB                                     ; 11           ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                     ;
; LPM_WIDTHB                                     ; 11           ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                     ;
; LPM_WIDTHP                                     ; 19           ; Untyped                     ;
; LPM_WIDTHR                                     ; 19           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: map:map0|lpm_mult:Mult0            ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 2            ; Untyped                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                     ;
; LPM_WIDTHP                                     ; 7            ; Untyped                     ;
; LPM_WIDTHR                                     ; 7            ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                  ;
; Entity Instance            ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
; Entity Instance            ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 10094                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 50795                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 17196                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4097                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2392                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2392                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1301                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|kid_jump:fall0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1301                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 10                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 11                                          ;
;     -- LPM_WIDTHP                     ; 22                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 12                                          ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 19                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 11                                          ;
;     -- LPM_WIDTHB                     ; 6                                           ;
;     -- LPM_WIDTHP                     ; 17                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; map:map0|lpm_mult:Mult0                     ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 9                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 2                                           ;
;     -- LPM_WIDTHB                     ; 5                                           ;
;     -- LPM_WIDTHP                     ; 7                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst"                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (15 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst"                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst"                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "ACK[2..1]" have no fanouts ;
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|flytrap:trap10" ;
+-----------------------+-------+----------+----------------+
; Port                  ; Type  ; Severity ; Details        ;
+-----------------------+-------+----------+----------------+
; Reset                 ; Input ; Info     ; Stuck at GND   ;
; frame_clk             ; Input ; Info     ; Stuck at GND   ;
; init_x[6..5]          ; Input ; Info     ; Stuck at VCC   ;
; init_x[8..7]          ; Input ; Info     ; Stuck at GND   ;
; init_x[4..0]          ; Input ; Info     ; Stuck at GND   ;
; init_x[9]             ; Input ; Info     ; Stuck at VCC   ;
; init_y[9..8]          ; Input ; Info     ; Stuck at GND   ;
; init_y[4..0]          ; Input ; Info     ; Stuck at GND   ;
; init_y[7]             ; Input ; Info     ; Stuck at VCC   ;
; init_y[6]             ; Input ; Info     ; Stuck at GND   ;
; init_y[5]             ; Input ; Info     ; Stuck at VCC   ;
; trigger_x_left[4..3]  ; Input ; Info     ; Stuck at VCC   ;
; trigger_x_left[1..0]  ; Input ; Info     ; Stuck at VCC   ;
; trigger_x_left[8..5]  ; Input ; Info     ; Stuck at GND   ;
; trigger_x_left[9]     ; Input ; Info     ; Stuck at VCC   ;
; trigger_x_left[2]     ; Input ; Info     ; Stuck at GND   ;
; trigger_x_right[6..0] ; Input ; Info     ; Stuck at GND   ;
; trigger_x_right[9]    ; Input ; Info     ; Stuck at VCC   ;
; trigger_x_right[8]    ; Input ; Info     ; Stuck at GND   ;
; trigger_x_right[7]    ; Input ; Info     ; Stuck at VCC   ;
; trigger_y_up[4..3]    ; Input ; Info     ; Stuck at VCC   ;
; trigger_y_up[1..0]    ; Input ; Info     ; Stuck at VCC   ;
; trigger_y_up[9..7]    ; Input ; Info     ; Stuck at GND   ;
; trigger_y_up[6]       ; Input ; Info     ; Stuck at VCC   ;
; trigger_y_up[5]       ; Input ; Info     ; Stuck at GND   ;
; trigger_y_up[2]       ; Input ; Info     ; Stuck at GND   ;
; trigger_y_down[7..6]  ; Input ; Info     ; Stuck at VCC   ;
; trigger_y_down[9..8]  ; Input ; Info     ; Stuck at GND   ;
; trigger_y_down[5..0]  ; Input ; Info     ; Stuck at GND   ;
; direction             ; Input ; Info     ; Stuck at GND   ;
; speed[3]              ; Input ; Info     ; Stuck at GND   ;
; speed[2]              ; Input ; Info     ; Stuck at VCC   ;
; speed[1]              ; Input ; Info     ; Stuck at GND   ;
; speed[0]              ; Input ; Info     ; Stuck at VCC   ;
+-----------------------+-------+----------+----------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|flytrap:trap9" ;
+-----------------------+-------+----------+---------------+
; Port                  ; Type  ; Severity ; Details       ;
+-----------------------+-------+----------+---------------+
; init_x[8..7]          ; Input ; Info     ; Stuck at GND  ;
; init_x[5..0]          ; Input ; Info     ; Stuck at GND  ;
; init_x[9]             ; Input ; Info     ; Stuck at VCC  ;
; init_x[6]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[9..8]          ; Input ; Info     ; Stuck at GND  ;
; init_y[4..0]          ; Input ; Info     ; Stuck at GND  ;
; init_y[7]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[6]             ; Input ; Info     ; Stuck at GND  ;
; init_y[5]             ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[4..3]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[1..0]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[8..5]  ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[9]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[2]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[6..0] ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[9]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_right[8]    ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[7]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[4..3]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[1..0]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[9..7]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[6]       ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[5]       ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[2]       ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[7..6]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_down[9..8]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[5..0]  ; Input ; Info     ; Stuck at GND  ;
; direction             ; Input ; Info     ; Stuck at GND  ;
; speed[3]              ; Input ; Info     ; Stuck at GND  ;
; speed[2]              ; Input ; Info     ; Stuck at VCC  ;
; speed[1]              ; Input ; Info     ; Stuck at GND  ;
; speed[0]              ; Input ; Info     ; Stuck at VCC  ;
+-----------------------+-------+----------+---------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|flytrap:trap8" ;
+-----------------------+-------+----------+---------------+
; Port                  ; Type  ; Severity ; Details       ;
+-----------------------+-------+----------+---------------+
; init_x[8..6]          ; Input ; Info     ; Stuck at GND  ;
; init_x[4..0]          ; Input ; Info     ; Stuck at GND  ;
; init_x[9]             ; Input ; Info     ; Stuck at VCC  ;
; init_x[5]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[9..8]          ; Input ; Info     ; Stuck at GND  ;
; init_y[4..0]          ; Input ; Info     ; Stuck at GND  ;
; init_y[7]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[6]             ; Input ; Info     ; Stuck at GND  ;
; init_y[5]             ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[4..3]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[1..0]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[8..5]  ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[9]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[2]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[6..0] ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[9]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_right[8]    ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[7]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[4..3]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[1..0]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[9..7]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[6]       ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[5]       ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[2]       ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[7..6]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_down[9..8]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[5..0]  ; Input ; Info     ; Stuck at GND  ;
; direction             ; Input ; Info     ; Stuck at GND  ;
; speed[3]              ; Input ; Info     ; Stuck at GND  ;
; speed[2]              ; Input ; Info     ; Stuck at VCC  ;
; speed[1]              ; Input ; Info     ; Stuck at GND  ;
; speed[0]              ; Input ; Info     ; Stuck at VCC  ;
+-----------------------+-------+----------+---------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap7" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..6] ; Input ; Info     ; Stuck at GND            ;
; init_x[4..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at VCC            ;
; init_x[5]    ; Input ; Info     ; Stuck at VCC            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap6" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at VCC            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap5" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..5] ; Input ; Info     ; Stuck at VCC            ;
; init_x[4..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at GND            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap4" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..6] ; Input ; Info     ; Stuck at VCC            ;
; init_x[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at GND            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap3" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..7] ; Input ; Info     ; Stuck at VCC            ;
; init_x[4..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at GND            ;
; init_x[6]    ; Input ; Info     ; Stuck at GND            ;
; init_x[5]    ; Input ; Info     ; Stuck at VCC            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|weaktrap:trap2" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; init_x[8..7] ; Input ; Info     ; Stuck at VCC            ;
; init_x[6..0] ; Input ; Info     ; Stuck at GND            ;
; init_x[9]    ; Input ; Info     ; Stuck at GND            ;
; init_y[9..7] ; Input ; Info     ; Stuck at GND            ;
; init_y[5..0] ; Input ; Info     ; Stuck at GND            ;
; init_y[6]    ; Input ; Info     ; Stuck at VCC            ;
; direction    ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|flytrap:trap1" ;
+-----------------------+-------+----------+---------------+
; Port                  ; Type  ; Severity ; Details       ;
+-----------------------+-------+----------+---------------+
; init_x[8..7]          ; Input ; Info     ; Stuck at VCC  ;
; init_x[4..0]          ; Input ; Info     ; Stuck at GND  ;
; init_x[9]             ; Input ; Info     ; Stuck at GND  ;
; init_x[6]             ; Input ; Info     ; Stuck at GND  ;
; init_x[5]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[7..0]          ; Input ; Info     ; Stuck at GND  ;
; init_y[9]             ; Input ; Info     ; Stuck at GND  ;
; init_y[8]             ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[6..5]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[4..0]  ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[9]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[8]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[7]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[8..7] ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_right[6..0] ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[9]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[7..6]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[9..8]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[5..0]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[7..6]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[4..0]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[9]     ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[8]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_down[5]     ; Input ; Info     ; Stuck at VCC  ;
; direction[1]          ; Input ; Info     ; Stuck at VCC  ;
; direction[0]          ; Input ; Info     ; Stuck at GND  ;
; speed[3..2]           ; Input ; Info     ; Stuck at GND  ;
; speed[1]              ; Input ; Info     ; Stuck at VCC  ;
; speed[0]              ; Input ; Info     ; Stuck at GND  ;
+-----------------------+-------+----------+---------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "istrap:istrap0|flytrap:trap0" ;
+-----------------------+-------+----------+---------------+
; Port                  ; Type  ; Severity ; Details       ;
+-----------------------+-------+----------+---------------+
; init_x[8..7]          ; Input ; Info     ; Stuck at VCC  ;
; init_x[4..0]          ; Input ; Info     ; Stuck at GND  ;
; init_x[9]             ; Input ; Info     ; Stuck at GND  ;
; init_x[6]             ; Input ; Info     ; Stuck at GND  ;
; init_x[5]             ; Input ; Info     ; Stuck at VCC  ;
; init_y[7..5]          ; Input ; Info     ; Stuck at VCC  ;
; init_y[9..8]          ; Input ; Info     ; Stuck at GND  ;
; init_y[4..0]          ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[6..5]  ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[4..0]  ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[9]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_left[8]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_left[7]     ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[8..7] ; Input ; Info     ; Stuck at VCC  ;
; trigger_x_right[6..0] ; Input ; Info     ; Stuck at GND  ;
; trigger_x_right[9]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[7..6]    ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_up[9..8]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_up[5..0]    ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[7..6]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[4..0]  ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[9]     ; Input ; Info     ; Stuck at GND  ;
; trigger_y_down[8]     ; Input ; Info     ; Stuck at VCC  ;
; trigger_y_down[5]     ; Input ; Info     ; Stuck at VCC  ;
; direction[1]          ; Input ; Info     ; Stuck at VCC  ;
; direction[0]          ; Input ; Info     ; Stuck at GND  ;
; speed[3..2]           ; Input ; Info     ; Stuck at GND  ;
; speed[1]              ; Input ; Info     ; Stuck at VCC  ;
; speed[0]              ; Input ; Info     ; Stuck at GND  ;
+-----------------------+-------+----------+---------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "map:map0|barrier_detect:bd0" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; map[590..589] ; Input ; Info     ; Stuck at GND         ;
; map[570..569] ; Input ; Info     ; Stuck at GND         ;
; map[550..541] ; Input ; Info     ; Stuck at GND         ;
; map[539..498] ; Input ; Info     ; Stuck at GND         ;
; map[479..442] ; Input ; Info     ; Stuck at GND         ;
; map[422..414] ; Input ; Info     ; Stuck at GND         ;
; map[412..410] ; Input ; Info     ; Stuck at GND         ;
; map[408..406] ; Input ; Info     ; Stuck at GND         ;
; map[404..392] ; Input ; Info     ; Stuck at GND         ;
; map[390..388] ; Input ; Info     ; Stuck at GND         ;
; map[386..377] ; Input ; Info     ; Stuck at GND         ;
; map[359..343] ; Input ; Info     ; Stuck at GND         ;
; map[339..321] ; Input ; Info     ; Stuck at GND         ;
; map[319..300] ; Input ; Info     ; Stuck at GND         ;
; map[287..280] ; Input ; Info     ; Stuck at GND         ;
; map[271..254] ; Input ; Info     ; Stuck at GND         ;
; map[252..240] ; Input ; Info     ; Stuck at GND         ;
; map[238..205] ; Input ; Info     ; Stuck at GND         ;
; map[199..186] ; Input ; Info     ; Stuck at GND         ;
; map[179..169] ; Input ; Info     ; Stuck at GND         ;
; map[162..149] ; Input ; Info     ; Stuck at GND         ;
; map[140..133] ; Input ; Info     ; Stuck at GND         ;
; map[126..113] ; Input ; Info     ; Stuck at GND         ;
; map[106..100] ; Input ; Info     ; Stuck at GND         ;
; map[90..80]   ; Input ; Info     ; Stuck at GND         ;
; map[70..60]   ; Input ; Info     ; Stuck at GND         ;
; map[58..0]    ; Input ; Info     ; Stuck at GND         ;
; map[599][1]   ; Input ; Info     ; Stuck at GND         ;
; map[599][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[598][1]   ; Input ; Info     ; Stuck at GND         ;
; map[598][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[597][1]   ; Input ; Info     ; Stuck at GND         ;
; map[597][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[596][1]   ; Input ; Info     ; Stuck at GND         ;
; map[596][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[595][1]   ; Input ; Info     ; Stuck at GND         ;
; map[595][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[594][1]   ; Input ; Info     ; Stuck at GND         ;
; map[594][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[593][1]   ; Input ; Info     ; Stuck at GND         ;
; map[593][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[592][1]   ; Input ; Info     ; Stuck at GND         ;
; map[592][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[591][1]   ; Input ; Info     ; Stuck at GND         ;
; map[591][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[588][1]   ; Input ; Info     ; Stuck at GND         ;
; map[588][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[587][1]   ; Input ; Info     ; Stuck at GND         ;
; map[587][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[586][1]   ; Input ; Info     ; Stuck at GND         ;
; map[586][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[585][1]   ; Input ; Info     ; Stuck at GND         ;
; map[585][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[584][1]   ; Input ; Info     ; Stuck at GND         ;
; map[584][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[583][1]   ; Input ; Info     ; Stuck at GND         ;
; map[583][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[582][1]   ; Input ; Info     ; Stuck at GND         ;
; map[582][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[581][1]   ; Input ; Info     ; Stuck at GND         ;
; map[581][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[580][1]   ; Input ; Info     ; Stuck at GND         ;
; map[580][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[579][1]   ; Input ; Info     ; Stuck at GND         ;
; map[579][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[578][1]   ; Input ; Info     ; Stuck at GND         ;
; map[578][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[577][1]   ; Input ; Info     ; Stuck at GND         ;
; map[577][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[576][1]   ; Input ; Info     ; Stuck at GND         ;
; map[576][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[575][1]   ; Input ; Info     ; Stuck at GND         ;
; map[575][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[574][1]   ; Input ; Info     ; Stuck at GND         ;
; map[574][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[573][1]   ; Input ; Info     ; Stuck at GND         ;
; map[573][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[572][1]   ; Input ; Info     ; Stuck at GND         ;
; map[572][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[571][1]   ; Input ; Info     ; Stuck at GND         ;
; map[571][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[568][1]   ; Input ; Info     ; Stuck at GND         ;
; map[568][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[567][1]   ; Input ; Info     ; Stuck at GND         ;
; map[567][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[566][1]   ; Input ; Info     ; Stuck at GND         ;
; map[566][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[565][1]   ; Input ; Info     ; Stuck at GND         ;
; map[565][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[564][1]   ; Input ; Info     ; Stuck at GND         ;
; map[564][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[563][1]   ; Input ; Info     ; Stuck at GND         ;
; map[563][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[562][1]   ; Input ; Info     ; Stuck at GND         ;
; map[562][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[561][1]   ; Input ; Info     ; Stuck at GND         ;
; map[561][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[560][1]   ; Input ; Info     ; Stuck at GND         ;
; map[560][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[559][1]   ; Input ; Info     ; Stuck at GND         ;
; map[559][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[558]      ; Input ; Info     ; Stuck at GND         ;
; map[557][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[557][0]   ; Input ; Info     ; Stuck at GND         ;
; map[556][0]   ; Input ; Info     ; Stuck at GND         ;
; map[555][0]   ; Input ; Info     ; Stuck at GND         ;
; map[554][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[554][0]   ; Input ; Info     ; Stuck at GND         ;
; map[553][0]   ; Input ; Info     ; Stuck at GND         ;
; map[552][0]   ; Input ; Info     ; Stuck at GND         ;
; map[551][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[551][0]   ; Input ; Info     ; Stuck at GND         ;
; map[540][1]   ; Input ; Info     ; Stuck at GND         ;
; map[540][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[497][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[497][0]   ; Input ; Info     ; Stuck at GND         ;
; map[496][1]   ; Input ; Info     ; Stuck at GND         ;
; map[496][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[495][1]   ; Input ; Info     ; Stuck at GND         ;
; map[495][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[494][1]   ; Input ; Info     ; Stuck at GND         ;
; map[494][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[493][1]   ; Input ; Info     ; Stuck at GND         ;
; map[493][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[492][1]   ; Input ; Info     ; Stuck at GND         ;
; map[492][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[491][1]   ; Input ; Info     ; Stuck at GND         ;
; map[491][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[490][1]   ; Input ; Info     ; Stuck at GND         ;
; map[490][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[489][1]   ; Input ; Info     ; Stuck at GND         ;
; map[489][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[488][1]   ; Input ; Info     ; Stuck at GND         ;
; map[488][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[487][1]   ; Input ; Info     ; Stuck at GND         ;
; map[487][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[486][1]   ; Input ; Info     ; Stuck at GND         ;
; map[486][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[485][1]   ; Input ; Info     ; Stuck at GND         ;
; map[485][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[484][1]   ; Input ; Info     ; Stuck at GND         ;
; map[484][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[483][1]   ; Input ; Info     ; Stuck at GND         ;
; map[483][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[482][1]   ; Input ; Info     ; Stuck at GND         ;
; map[482][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[481][1]   ; Input ; Info     ; Stuck at GND         ;
; map[481][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[480][1]   ; Input ; Info     ; Stuck at GND         ;
; map[480][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[441]      ; Input ; Info     ; Stuck at VCC         ;
; map[440]      ; Input ; Info     ; Stuck at GND         ;
; map[439][1]   ; Input ; Info     ; Stuck at GND         ;
; map[439][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[438][1]   ; Input ; Info     ; Stuck at GND         ;
; map[438][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[437][1]   ; Input ; Info     ; Stuck at GND         ;
; map[437][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[436][1]   ; Input ; Info     ; Stuck at GND         ;
; map[436][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[435][1]   ; Input ; Info     ; Stuck at GND         ;
; map[435][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[434][1]   ; Input ; Info     ; Stuck at GND         ;
; map[434][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[433][1]   ; Input ; Info     ; Stuck at GND         ;
; map[433][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[432][1]   ; Input ; Info     ; Stuck at GND         ;
; map[432][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[431][1]   ; Input ; Info     ; Stuck at GND         ;
; map[431][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[430][1]   ; Input ; Info     ; Stuck at GND         ;
; map[430][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[429][1]   ; Input ; Info     ; Stuck at GND         ;
; map[429][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[428][1]   ; Input ; Info     ; Stuck at GND         ;
; map[428][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[427][1]   ; Input ; Info     ; Stuck at GND         ;
; map[427][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[426][1]   ; Input ; Info     ; Stuck at GND         ;
; map[426][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[425][1]   ; Input ; Info     ; Stuck at GND         ;
; map[425][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[424][1]   ; Input ; Info     ; Stuck at GND         ;
; map[424][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[423][1]   ; Input ; Info     ; Stuck at GND         ;
; map[423][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[413][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[413][0]   ; Input ; Info     ; Stuck at GND         ;
; map[409][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[409][0]   ; Input ; Info     ; Stuck at GND         ;
; map[405][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[405][0]   ; Input ; Info     ; Stuck at GND         ;
; map[391][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[391][0]   ; Input ; Info     ; Stuck at GND         ;
; map[387][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[387][0]   ; Input ; Info     ; Stuck at GND         ;
; map[376][1]   ; Input ; Info     ; Stuck at GND         ;
; map[376][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[375][1]   ; Input ; Info     ; Stuck at GND         ;
; map[375][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[374][1]   ; Input ; Info     ; Stuck at GND         ;
; map[374][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[373][1]   ; Input ; Info     ; Stuck at GND         ;
; map[373][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[372][1]   ; Input ; Info     ; Stuck at GND         ;
; map[372][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[371][1]   ; Input ; Info     ; Stuck at GND         ;
; map[371][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[370][1]   ; Input ; Info     ; Stuck at GND         ;
; map[370][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[369][1]   ; Input ; Info     ; Stuck at GND         ;
; map[369][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[368][1]   ; Input ; Info     ; Stuck at GND         ;
; map[368][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[367][1]   ; Input ; Info     ; Stuck at GND         ;
; map[367][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[366][1]   ; Input ; Info     ; Stuck at GND         ;
; map[366][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[365][1]   ; Input ; Info     ; Stuck at GND         ;
; map[365][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[364][1]   ; Input ; Info     ; Stuck at GND         ;
; map[364][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[363][1]   ; Input ; Info     ; Stuck at GND         ;
; map[363][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[362][1]   ; Input ; Info     ; Stuck at GND         ;
; map[362][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[361][1]   ; Input ; Info     ; Stuck at GND         ;
; map[361][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[360][1]   ; Input ; Info     ; Stuck at GND         ;
; map[360][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[342][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[342][0]   ; Input ; Info     ; Stuck at GND         ;
; map[341][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[341][0]   ; Input ; Info     ; Stuck at GND         ;
; map[340][1]   ; Input ; Info     ; Stuck at GND         ;
; map[340][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[320]      ; Input ; Info     ; Stuck at VCC         ;
; map[299][1]   ; Input ; Info     ; Stuck at GND         ;
; map[299][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[298][1]   ; Input ; Info     ; Stuck at GND         ;
; map[298][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[297][1]   ; Input ; Info     ; Stuck at GND         ;
; map[297][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[296][1]   ; Input ; Info     ; Stuck at GND         ;
; map[296][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[295][1]   ; Input ; Info     ; Stuck at GND         ;
; map[295][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[294][1]   ; Input ; Info     ; Stuck at GND         ;
; map[294][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[293][1]   ; Input ; Info     ; Stuck at GND         ;
; map[293][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[292][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[292][0]   ; Input ; Info     ; Stuck at GND         ;
; map[291][0]   ; Input ; Info     ; Stuck at GND         ;
; map[290][0]   ; Input ; Info     ; Stuck at GND         ;
; map[289][0]   ; Input ; Info     ; Stuck at GND         ;
; map[288][0]   ; Input ; Info     ; Stuck at GND         ;
; map[279][1]   ; Input ; Info     ; Stuck at GND         ;
; map[279][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[278][1]   ; Input ; Info     ; Stuck at GND         ;
; map[278][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[277][1]   ; Input ; Info     ; Stuck at GND         ;
; map[277][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[276][1]   ; Input ; Info     ; Stuck at GND         ;
; map[276][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[275][1]   ; Input ; Info     ; Stuck at GND         ;
; map[275][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[274][1]   ; Input ; Info     ; Stuck at GND         ;
; map[274][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[273][1]   ; Input ; Info     ; Stuck at GND         ;
; map[273][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[272][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[272][0]   ; Input ; Info     ; Stuck at GND         ;
; map[253][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[253][0]   ; Input ; Info     ; Stuck at GND         ;
; map[239]      ; Input ; Info     ; Stuck at VCC         ;
; map[204][1]   ; Input ; Info     ; Stuck at GND         ;
; map[204][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[203][1]   ; Input ; Info     ; Stuck at GND         ;
; map[203][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[202][1]   ; Input ; Info     ; Stuck at GND         ;
; map[202][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[201][1]   ; Input ; Info     ; Stuck at GND         ;
; map[201][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[200][1]   ; Input ; Info     ; Stuck at GND         ;
; map[200][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[185][1]   ; Input ; Info     ; Stuck at GND         ;
; map[185][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[184][1]   ; Input ; Info     ; Stuck at GND         ;
; map[184][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[183][1]   ; Input ; Info     ; Stuck at GND         ;
; map[183][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[182][1]   ; Input ; Info     ; Stuck at GND         ;
; map[182][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[181][1]   ; Input ; Info     ; Stuck at GND         ;
; map[181][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[180][1]   ; Input ; Info     ; Stuck at GND         ;
; map[180][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[168][1]   ; Input ; Info     ; Stuck at GND         ;
; map[168][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[167][1]   ; Input ; Info     ; Stuck at GND         ;
; map[167][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[166][1]   ; Input ; Info     ; Stuck at GND         ;
; map[166][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[165][1]   ; Input ; Info     ; Stuck at GND         ;
; map[165][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[164][1]   ; Input ; Info     ; Stuck at GND         ;
; map[164][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[163][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[163][0]   ; Input ; Info     ; Stuck at GND         ;
; map[148][1]   ; Input ; Info     ; Stuck at GND         ;
; map[148][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[147][1]   ; Input ; Info     ; Stuck at GND         ;
; map[147][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[146][1]   ; Input ; Info     ; Stuck at GND         ;
; map[146][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[145][1]   ; Input ; Info     ; Stuck at GND         ;
; map[145][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[144][1]   ; Input ; Info     ; Stuck at GND         ;
; map[144][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[143][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[143][0]   ; Input ; Info     ; Stuck at GND         ;
; map[142]      ; Input ; Info     ; Stuck at GND         ;
; map[141]      ; Input ; Info     ; Stuck at VCC         ;
; map[132][1]   ; Input ; Info     ; Stuck at GND         ;
; map[132][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[131][1]   ; Input ; Info     ; Stuck at GND         ;
; map[131][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[130][1]   ; Input ; Info     ; Stuck at GND         ;
; map[130][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[129][1]   ; Input ; Info     ; Stuck at GND         ;
; map[129][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[128][1]   ; Input ; Info     ; Stuck at GND         ;
; map[128][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[127][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[127][0]   ; Input ; Info     ; Stuck at GND         ;
; map[112][1]   ; Input ; Info     ; Stuck at GND         ;
; map[112][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[111][1]   ; Input ; Info     ; Stuck at GND         ;
; map[111][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[110][1]   ; Input ; Info     ; Stuck at GND         ;
; map[110][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[109][1]   ; Input ; Info     ; Stuck at GND         ;
; map[109][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[108][1]   ; Input ; Info     ; Stuck at GND         ;
; map[108][0]   ; Input ; Info     ; Stuck at VCC         ;
; map[107][1]   ; Input ; Info     ; Stuck at VCC         ;
; map[107][0]   ; Input ; Info     ; Stuck at GND         ;
; map[99][1]    ; Input ; Info     ; Stuck at GND         ;
; map[99][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[98][1]    ; Input ; Info     ; Stuck at GND         ;
; map[98][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[97][1]    ; Input ; Info     ; Stuck at GND         ;
; map[97][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[96][1]    ; Input ; Info     ; Stuck at GND         ;
; map[96][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[95][1]    ; Input ; Info     ; Stuck at GND         ;
; map[95][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[94][1]    ; Input ; Info     ; Stuck at GND         ;
; map[94][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[93][1]    ; Input ; Info     ; Stuck at GND         ;
; map[93][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[92][1]    ; Input ; Info     ; Stuck at GND         ;
; map[92][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[91][1]    ; Input ; Info     ; Stuck at VCC         ;
; map[91][0]    ; Input ; Info     ; Stuck at GND         ;
; map[79][1]    ; Input ; Info     ; Stuck at GND         ;
; map[79][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[78][1]    ; Input ; Info     ; Stuck at GND         ;
; map[78][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[77][1]    ; Input ; Info     ; Stuck at GND         ;
; map[77][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[76][1]    ; Input ; Info     ; Stuck at GND         ;
; map[76][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[75][1]    ; Input ; Info     ; Stuck at GND         ;
; map[75][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[74][1]    ; Input ; Info     ; Stuck at GND         ;
; map[74][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[73][1]    ; Input ; Info     ; Stuck at GND         ;
; map[73][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[72][1]    ; Input ; Info     ; Stuck at GND         ;
; map[72][0]    ; Input ; Info     ; Stuck at VCC         ;
; map[71][1]    ; Input ; Info     ; Stuck at VCC         ;
; map[71][0]    ; Input ; Info     ; Stuck at GND         ;
; map[59][1]    ; Input ; Info     ; Stuck at GND         ;
; map[59][0]    ; Input ; Info     ; Stuck at VCC         ;
+---------------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                   ;
+----------------+-------+----------+-----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                              ;
+----------------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+------------------------------------------+
; Port               ; Type   ; Severity ; Details                                  ;
+--------------------+--------+----------+------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                   ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                   ;
; areset             ; Input  ; Info     ; Stuck at GND                             ;
; locked             ; Output ; Info     ; Explicitly unconnected                   ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                   ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                             ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                             ;
; phasestep          ; Input  ; Info     ; Stuck at GND                             ;
; scanclk            ; Input  ; Info     ; Stuck at GND                             ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                             ;
; scandata           ; Input  ; Info     ; Stuck at GND                             ;
; configupdate       ; Input  ; Info     ; Stuck at GND                             ;
+--------------------+--------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_test_bench:the_iwanna_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                             ;
+---------------+--------+----------+-----------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                              ;
+---------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "iwanna_soc:nios_system" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC    ;
+---------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 177                         ;
; cycloneiii_ff         ; 2522                        ;
;     CLR               ; 661                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 683                         ;
;     ENA CLR           ; 473                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 51                          ;
;     ENA SLD           ; 88                          ;
;     SCLR              ; 38                          ;
;     SCLR SLD          ; 57                          ;
;     SLD               ; 11                          ;
;     plain             ; 303                         ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 5874                        ;
;     arith             ; 1049                        ;
;         2 data inputs ; 521                         ;
;         3 data inputs ; 528                         ;
;     normal            ; 4825                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 531                         ;
;         3 data inputs ; 1036                        ;
;         4 data inputs ; 3144                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 532                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 7.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 31 09:13:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iwanna -c iwanna
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file randomcounter.sv
    Info (12023): Found entity 1: randomCounter File: D:/github/ECE385/final/randomCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bullets.sv
    Info (12023): Found entity 1: bullets File: D:/github/ECE385/final/bullets.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sound_control.sv
    Info (12023): Found entity 1: sound_control File: D:/github/ECE385/final/sound_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file usb_clock_pll.v
    Info (12023): Found entity 1: USB_Clock_PLL File: D:/github/ECE385/final/USB_Clock_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_win.v
    Info (12023): Found entity 1: SoundROM_win File: D:/github/ECE385/final/SoundROM_win.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_gameover.v
    Info (12023): Found entity 1: SoundROM_gameover File: D:/github/ECE385/final/SoundROM_gameover.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_coin.v
    Info (12023): Found entity 1: SoundROM_coin File: D:/github/ECE385/final/SoundROM_coin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sound_top.v
    Info (12023): Found entity 1: Sound_Top File: D:/github/ECE385/final/Sound_Top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file i2c_protocol.v
    Info (12023): Found entity 1: I2C_Protocol File: D:/github/ECE385/final/I2C_Protocol.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file death_counter.sv
    Info (12023): Found entity 1: death_counter File: D:/github/ECE385/final/death_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frameclk.sv
    Info (12023): Found entity 1: frameClk File: D:/github/ECE385/final/frameClk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keycodedecoder.sv
    Info (12023): Found entity 1: keycodeDecoder File: D:/github/ECE385/final/keycodeDecoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file man.sv
    Info (12023): Found entity 1: man File: D:/github/ECE385/final/man.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: D:/github/ECE385/final/font_rom.sv Line: 1
Info (12021): Found 8 design units, including 8 entities, in source file ram.sv
    Info (12023): Found entity 1: kid_idle File: D:/github/ECE385/final/ram.sv Line: 7
    Info (12023): Found entity 2: kid_walk File: D:/github/ECE385/final/ram.sv Line: 29
    Info (12023): Found entity 3: kid_jump File: D:/github/ECE385/final/ram.sv Line: 51
    Info (12023): Found entity 4: background File: D:/github/ECE385/final/ram.sv Line: 73
    Info (12023): Found entity 5: spike File: D:/github/ECE385/final/ram.sv Line: 95
    Info (12023): Found entity 6: block File: D:/github/ECE385/final/ram.sv Line: 117
    Info (12023): Found entity 7: checkpoint File: D:/github/ECE385/final/ram.sv Line: 139
    Info (12023): Found entity 8: dead File: D:/github/ECE385/final/ram.sv Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/iwanna_soc.v
    Info (12023): Found entity 1: iwanna_soc File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv
    Info (12023): Found entity 1: iwanna_soc_irq_mapper File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_avalon_st_adapter File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_rsp_mux_001 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_rsp_mux File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_rsp_demux_001 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_rsp_demux File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_cmd_mux_001 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_cmd_mux File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_cmd_demux_001 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_cmd_demux File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_router_003_default_decode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: iwanna_soc_mm_interconnect_0_router_003 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_router_002_default_decode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: iwanna_soc_mm_interconnect_0_router_002 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_router_001_default_decode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: iwanna_soc_mm_interconnect_0_router_001 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: iwanna_soc_mm_interconnect_0_router_default_decode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: iwanna_soc_mm_interconnect_0_router File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: iwanna_soc_sysid_qsys_0 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v
    Info (12023): Found entity 1: iwanna_soc_sdram_pll_dffpipe_l2c File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: iwanna_soc_sdram_pll_stdsync_sv6 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: iwanna_soc_sdram_pll_altpll_lqa2 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: iwanna_soc_sdram_pll File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v
    Info (12023): Found entity 1: iwanna_soc_sdram_input_efifo_module File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 21
    Info (12023): Found entity 2: iwanna_soc_sdram File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v
    Info (12023): Found entity 1: iwanna_soc_otg_hpi_data File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: iwanna_soc_otg_hpi_cs File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v
    Info (12023): Found entity 1: iwanna_soc_otg_hpi_address File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: iwanna_soc_onchip_memory2_0 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0 File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: iwanna_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: iwanna_soc_nios2_gen2_0_cpu_nios2_oci File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: iwanna_soc_nios2_gen2_0_cpu File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: iwanna_soc_nios2_gen2_0_cpu_test_bench File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v
    Info (12023): Found entity 1: iwanna_soc_keycode File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_jtag_uart.v
    Info (12023): Found entity 1: iwanna_soc_JTAG_UART_sim_scfifo_w File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 21
    Info (12023): Found entity 2: iwanna_soc_JTAG_UART_scfifo_w File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 78
    Info (12023): Found entity 3: iwanna_soc_JTAG_UART_sim_scfifo_r File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 164
    Info (12023): Found entity 4: iwanna_soc_JTAG_UART_scfifo_r File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 243
    Info (12023): Found entity 5: iwanna_soc_JTAG_UART File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: D:/github/ECE385/final/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: D:/github/ECE385/final/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file iwanna.sv
    Info (12023): Found entity 1: iwanna File: D:/github/ECE385/final/iwanna.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: D:/github/ECE385/final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/github/ECE385/final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/github/ECE385/final/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file paint.sv
    Info (12023): Found entity 1: paint_background File: D:/github/ECE385/final/paint.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file map.sv
    Info (12023): Found entity 1: map File: D:/github/ECE385/final/map.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file trap.sv
    Info (12023): Found entity 1: flytrap File: D:/github/ECE385/final/trap.sv Line: 1
    Info (12023): Found entity 2: weaktrap File: D:/github/ECE385/final/trap.sv Line: 79
    Info (12023): Found entity 3: istrap File: D:/github/ECE385/final/trap.sv Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file barrier_detect.sv
    Info (12023): Found entity 1: barrier_detect File: D:/github/ECE385/final/barrier_detect.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Sound_Top.v(41): created implicit net for "ACK" File: D:/github/ECE385/final/Sound_Top.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at trap.sv(269): created implicit net for "Reset_h" File: D:/github/ECE385/final/trap.sv Line: 269
Warning (10236): Verilog HDL Implicit Net warning at trap.sv(270): created implicit net for "VGA_VS" File: D:/github/ECE385/final/trap.sv Line: 270
Warning (10037): Verilog HDL or VHDL warning at iwanna_soc_sdram.v(318): conditional expression evaluates to a constant File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at iwanna_soc_sdram.v(328): conditional expression evaluates to a constant File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at iwanna_soc_sdram.v(338): conditional expression evaluates to a constant File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at iwanna_soc_sdram.v(682): conditional expression evaluates to a constant File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 682
Info (12127): Elaborating entity "iwanna" for the top level hierarchy
Warning (10034): Output port "LEDG" at iwanna.sv(18) has no driver File: D:/github/ECE385/final/iwanna.sv Line: 18
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: D:/github/ECE385/final/iwanna.sv Line: 136
Info (12128): Elaborating entity "iwanna_soc" for hierarchy "iwanna_soc:nios_system" File: D:/github/ECE385/final/iwanna.sv Line: 160
Info (12128): Elaborating entity "iwanna_soc_JTAG_UART" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 134
Info (12128): Elaborating entity "iwanna_soc_JTAG_UART_scfifo_w" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 139
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 139
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/github/ECE385/final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/github/ECE385/final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/github/ECE385/final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/github/ECE385/final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/github/ECE385/final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/github/ECE385/final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/github/ECE385/final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/github/ECE385/final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/github/ECE385/final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/github/ECE385/final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/github/ECE385/final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "iwanna_soc_JTAG_UART_scfifo_r" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 569
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 569
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "iwanna_soc_keycode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_keycode:keycode" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 145
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 174
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_test_bench:the_iwanna_soc_nios2_gen2_0_cpu_test_bench" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/github/ECE385/final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/github/ECE385/final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "iwanna_soc_onchip_memory2_0" for hierarchy "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "iwanna_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3h1.tdf
    Info (12023): Found entity 1: altsyncram_j3h1 File: D:/github/ECE385/final/db/altsyncram_j3h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j3h1" for hierarchy "iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "iwanna_soc_otg_hpi_address" for hierarchy "iwanna_soc:nios_system|iwanna_soc_otg_hpi_address:otg_hpi_address" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 199
Info (12128): Elaborating entity "iwanna_soc_otg_hpi_cs" for hierarchy "iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_cs" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 210
Info (12128): Elaborating entity "iwanna_soc_otg_hpi_data" for hierarchy "iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 222
Info (12128): Elaborating entity "iwanna_soc_sdram" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram:sdram" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 278
Info (12128): Elaborating entity "iwanna_soc_sdram_input_efifo_module" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 298
Info (12128): Elaborating entity "iwanna_soc_sdram_pll" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 302
Info (12128): Elaborating entity "iwanna_soc_sdram_pll_stdsync_sv6" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "iwanna_soc_sdram_pll_dffpipe_l2c" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "iwanna_soc_sdram_pll_altpll_lqa2" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "iwanna_soc_sysid_qsys_0" for hierarchy "iwanna_soc:nios_system|iwanna_soc_sysid_qsys_0:sysid_qsys_0" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 309
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 402
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1233
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1361
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1489
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 1553
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2018
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2099
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2224
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2724
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 2765
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 3781
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_default_decode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_001" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 3797
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_002" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 3813
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_002:router_002|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_003" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 3829
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_003|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_cmd_demux" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4094
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4135
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_cmd_mux" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4152
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4175
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_rsp_demux" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4403
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4426
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_rsp_mux" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4726
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4767
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4801
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v Line: 4932
Info (12128): Elaborating entity "iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "iwanna_soc_irq_mapper" for hierarchy "iwanna_soc:nios_system|iwanna_soc_irq_mapper:irq_mapper" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 409
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "iwanna_soc:nios_system|altera_reset_controller:rst_controller" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 472
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "iwanna_soc:nios_system|altera_reset_controller:rst_controller_001" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 535
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "iwanna_soc:nios_system|altera_reset_controller:rst_controller_002" File: D:/github/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v Line: 598
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: D:/github/ECE385/final/iwanna.sv Line: 164
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/github/ECE385/final/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/github/ECE385/final/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: D:/github/ECE385/final/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: D:/github/ECE385/final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: D:/github/ECE385/final/iwanna.sv Line: 167
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: D:/github/ECE385/final/iwanna.sv Line: 169
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(159): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 159
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(165): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 165
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(171): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 171
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(177): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 177
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 183
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(189): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 189
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(195): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 195
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(201): truncated value with size 32 to match size of target (11) File: D:/github/ECE385/final/Color_Mapper.sv Line: 201
Info (10264): Verilog HDL Case Statement information at Color_Mapper.sv(294): all case item expressions in this case statement are onehot File: D:/github/ECE385/final/Color_Mapper.sv Line: 294
Info (12128): Elaborating entity "background" for hierarchy "color_mapper:color_instance|background:bg" File: D:/github/ECE385/final/Color_Mapper.sv Line: 57
Warning (10030): Net "mem.data_a" at ram.sv(82) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 82
Warning (10030): Net "mem.waddr_a" at ram.sv(82) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 82
Warning (10030): Net "mem.we_a" at ram.sv(82) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 82
Info (12128): Elaborating entity "paint_background" for hierarchy "color_mapper:color_instance|paint_background:pbg" File: D:/github/ECE385/final/Color_Mapper.sv Line: 58
Info (12128): Elaborating entity "kid_idle" for hierarchy "color_mapper:color_instance|kid_idle:idle0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 62
Warning (10030): Net "mem.data_a" at ram.sv(16) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram.sv(16) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 16
Warning (10030): Net "mem.we_a" at ram.sv(16) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 16
Info (12128): Elaborating entity "kid_walk" for hierarchy "color_mapper:color_instance|kid_walk:walk0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 65
Warning (10030): Net "mem.data_a" at ram.sv(38) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 38
Warning (10030): Net "mem.waddr_a" at ram.sv(38) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 38
Warning (10030): Net "mem.we_a" at ram.sv(38) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 38
Info (12128): Elaborating entity "kid_jump" for hierarchy "color_mapper:color_instance|kid_jump:jump0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 68
Warning (10850): Verilog HDL warning at ram.sv(64): number of words (1196) in memory file does not match the number of elements in the address range [0:1300] File: D:/github/ECE385/final/ram.sv Line: 64
Warning (10030): Net "mem.data_a" at ram.sv(60) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 60
Warning (10030): Net "mem.waddr_a" at ram.sv(60) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 60
Warning (10030): Net "mem.we_a" at ram.sv(60) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 60
Info (12128): Elaborating entity "block" for hierarchy "color_mapper:color_instance|block:block0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 74
Warning (10030): Net "mem.data_a" at ram.sv(126) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 126
Warning (10030): Net "mem.waddr_a" at ram.sv(126) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 126
Warning (10030): Net "mem.we_a" at ram.sv(126) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 126
Info (12128): Elaborating entity "spike" for hierarchy "color_mapper:color_instance|spike:spike0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 77
Warning (10850): Verilog HDL warning at ram.sv(108): number of words (4096) in memory file does not match the number of elements in the address range [0:4096] File: D:/github/ECE385/final/ram.sv Line: 108
Warning (10030): Net "mem.data_a" at ram.sv(104) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 104
Warning (10030): Net "mem.waddr_a" at ram.sv(104) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 104
Warning (10030): Net "mem.we_a" at ram.sv(104) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 104
Info (12128): Elaborating entity "checkpoint" for hierarchy "color_mapper:color_instance|checkpoint:check0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 80
Warning (10030): Net "mem.data_a" at ram.sv(148) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 148
Warning (10030): Net "mem.waddr_a" at ram.sv(148) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 148
Warning (10030): Net "mem.we_a" at ram.sv(148) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 148
Info (12128): Elaborating entity "dead" for hierarchy "color_mapper:color_instance|dead:dead0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 83
Warning (10850): Verilog HDL warning at ram.sv(174): number of words (21120) in memory file does not match the number of elements in the address range [0:32767] File: D:/github/ECE385/final/ram.sv Line: 174
Warning (10030): Net "mem.data_a" at ram.sv(170) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 170
Warning (10030): Net "mem.waddr_a" at ram.sv(170) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 170
Warning (10030): Net "mem.we_a" at ram.sv(170) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/ram.sv Line: 170
Info (12128): Elaborating entity "font_rom" for hierarchy "color_mapper:color_instance|font_rom:font0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 84
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: D:/github/ECE385/final/iwanna.sv Line: 171
Info (12128): Elaborating entity "keycodeDecoder" for hierarchy "keycodeDecoder:kcd" File: D:/github/ECE385/final/iwanna.sv Line: 174
Warning (10958): SystemVerilog warning at keycodeDecoder.sv(123): unique or priority keyword makes case statement complete File: D:/github/ECE385/final/keycodeDecoder.sv Line: 123
Info (12128): Elaborating entity "man" for hierarchy "man:man0" File: D:/github/ECE385/final/iwanna.sv Line: 176
Warning (10230): Verilog HDL assignment warning at man.sv(56): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 56
Warning (10230): Verilog HDL assignment warning at man.sv(57): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 57
Warning (10230): Verilog HDL assignment warning at man.sv(67): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 67
Warning (10230): Verilog HDL assignment warning at man.sv(68): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 68
Warning (10230): Verilog HDL assignment warning at man.sv(107): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 107
Warning (10230): Verilog HDL assignment warning at man.sv(111): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/man.sv Line: 111
Info (12128): Elaborating entity "map" for hierarchy "map:map0" File: D:/github/ECE385/final/iwanna.sv Line: 178
Info (12128): Elaborating entity "barrier_detect" for hierarchy "map:map0|barrier_detect:bd0" File: D:/github/ECE385/final/map.sv Line: 11
Info (12128): Elaborating entity "death_counter" for hierarchy "death_counter:deathcounter0" File: D:/github/ECE385/final/iwanna.sv Line: 180
Info (12128): Elaborating entity "bullets" for hierarchy "bullets:bullets0" File: D:/github/ECE385/final/iwanna.sv Line: 182
Warning (10230): Verilog HDL assignment warning at bullets.sv(63): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 63
Warning (10230): Verilog HDL assignment warning at bullets.sv(64): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 64
Warning (10230): Verilog HDL assignment warning at bullets.sv(67): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 67
Warning (10230): Verilog HDL assignment warning at bullets.sv(68): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 68
Warning (10230): Verilog HDL assignment warning at bullets.sv(71): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 71
Warning (10230): Verilog HDL assignment warning at bullets.sv(72): truncated value with size 32 to match size of target (10) File: D:/github/ECE385/final/bullets.sv Line: 72
Info (12128): Elaborating entity "istrap" for hierarchy "istrap:istrap0" File: D:/github/ECE385/final/iwanna.sv Line: 184
Warning (10030): Net "Reset_h" at trap.sv(269) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/trap.sv Line: 269
Warning (10030): Net "VGA_VS" at trap.sv(270) has no driver or initial value, using a default initial value '0' File: D:/github/ECE385/final/trap.sv Line: 270
Info (12128): Elaborating entity "flytrap" for hierarchy "istrap:istrap0|flytrap:trap0" File: D:/github/ECE385/final/trap.sv Line: 165
Warning (10230): Verilog HDL assignment warning at trap.sv(61): truncated value with size 32 to match size of target (6) File: D:/github/ECE385/final/trap.sv Line: 61
Info (12128): Elaborating entity "weaktrap" for hierarchy "istrap:istrap0|weaktrap:trap2" File: D:/github/ECE385/final/trap.sv Line: 189
Warning (10230): Verilog HDL assignment warning at trap.sv(117): truncated value with size 32 to match size of target (2) File: D:/github/ECE385/final/trap.sv Line: 117
Info (12128): Elaborating entity "randomCounter" for hierarchy "randomCounter:randomCounter0" File: D:/github/ECE385/final/iwanna.sv Line: 186
Info (12128): Elaborating entity "sound_control" for hierarchy "sound_control:sc0" File: D:/github/ECE385/final/iwanna.sv Line: 188
Warning (10230): Verilog HDL assignment warning at sound_control.sv(66): truncated value with size 27 to match size of target (26) File: D:/github/ECE385/final/sound_control.sv Line: 66
Info (12128): Elaborating entity "Sound_Top" for hierarchy "Sound_Top:Sound_Top_inst" File: D:/github/ECE385/final/iwanna.sv Line: 198
Info (10264): Verilog HDL Case Statement information at Sound_Top.v(54): all case item expressions in this case statement are onehot File: D:/github/ECE385/final/Sound_Top.v Line: 54
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(105): truncated value with size 32 to match size of target (18) File: D:/github/ECE385/final/Sound_Top.v Line: 105
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(116): truncated value with size 32 to match size of target (18) File: D:/github/ECE385/final/Sound_Top.v Line: 116
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(125): truncated value with size 32 to match size of target (18) File: D:/github/ECE385/final/Sound_Top.v Line: 125
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(141): truncated value with size 32 to match size of target (4) File: D:/github/ECE385/final/Sound_Top.v Line: 141
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(150): truncated value with size 32 to match size of target (5) File: D:/github/ECE385/final/Sound_Top.v Line: 150
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(200): truncated value with size 32 to match size of target (4) File: D:/github/ECE385/final/Sound_Top.v Line: 200
Info (12128): Elaborating entity "I2C_Protocol" for hierarchy "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C" File: D:/github/ECE385/final/Sound_Top.v Line: 41
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(47): truncated value with size 32 to match size of target (14) File: D:/github/ECE385/final/I2C_Protocol.v Line: 47
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(61): truncated value with size 32 to match size of target (5) File: D:/github/ECE385/final/I2C_Protocol.v Line: 61
Info (12128): Elaborating entity "USB_Clock_PLL" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst" File: D:/github/ECE385/final/Sound_Top.v Line: 43
Info (12128): Elaborating entity "altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/github/ECE385/final/USB_Clock_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/github/ECE385/final/USB_Clock_PLL.v Line: 95
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" with the following parameter: File: D:/github/ECE385/final/USB_Clock_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1562500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8021"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=USB_Clock_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v
    Info (12023): Found entity 1: USB_Clock_PLL_altpll File: D:/github/ECE385/final/db/usb_clock_pll_altpll.v Line: 29
Info (12128): Elaborating entity "USB_Clock_PLL_altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SoundROM_coin" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst" File: D:/github/ECE385/final/Sound_Top.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_coin.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_coin.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/github/ECE385/final/SoundROM_coin.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_coin_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10094"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2d1.tdf
    Info (12023): Found entity 1: altsyncram_l2d1 File: D:/github/ECE385/final/db/altsyncram_l2d1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_l2d1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 10094 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/github/ECE385/final/mono_coin_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/github/ECE385/final/mono_coin_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/github/ECE385/final/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|decode_jsa:rden_decode" File: D:/github/ECE385/final/db/altsyncram_l2d1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: D:/github/ECE385/final/db/mux_iob.tdf Line: 22
Info (12128): Elaborating entity "mux_iob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|mux_iob:mux2" File: D:/github/ECE385/final/db/altsyncram_l2d1.tdf Line: 43
Info (12128): Elaborating entity "SoundROM_win" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst" File: D:/github/ECE385/final/Sound_Top.v Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_win.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_win.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/github/ECE385/final/SoundROM_win.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_win_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50795"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80d1.tdf
    Info (12023): Found entity 1: altsyncram_80d1 File: D:/github/ECE385/final/db/altsyncram_80d1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_80d1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 50795 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/github/ECE385/final/mono_win_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/github/ECE385/final/mono_win_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: D:/github/ECE385/final/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|decode_qsa:rden_decode" File: D:/github/ECE385/final/db/altsyncram_80d1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pob.tdf
    Info (12023): Found entity 1: mux_pob File: D:/github/ECE385/final/db/mux_pob.tdf Line: 22
Info (12128): Elaborating entity "mux_pob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|mux_pob:mux2" File: D:/github/ECE385/final/db/altsyncram_80d1.tdf Line: 43
Info (12128): Elaborating entity "SoundROM_gameover" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst" File: D:/github/ECE385/final/Sound_Top.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_gameover.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" File: D:/github/ECE385/final/SoundROM_gameover.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/github/ECE385/final/SoundROM_gameover.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_gameover_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "17196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgd1.tdf
    Info (12023): Found entity 1: altsyncram_dgd1 File: D:/github/ECE385/final/db/altsyncram_dgd1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dgd1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 17196 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/github/ECE385/final/mono_gameover_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/github/ECE385/final/mono_gameover_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: D:/github/ECE385/final/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|decode_lsa:rden_decode" File: D:/github/ECE385/final/db/altsyncram_dgd1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: D:/github/ECE385/final/db/mux_kob.tdf Line: 22
Info (12128): Elaborating entity "mux_kob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|mux_kob:mux2" File: D:/github/ECE385/final/db/altsyncram_dgd1.tdf Line: 43
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.31.09:21:14 Progress: Loading sld26db95c8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/github/ECE385/final/db/ip/sld26db95c8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/github/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|checkpoint:check0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_checkpoint_62e498d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|spike:spike0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4097
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_spike_764253e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|background:bg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_background_57a05e4b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|kid_idle:idle0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2392
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|kid_walk:walk0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2392
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|kid_jump:jump0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1301
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|kid_jump:fall0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1301
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|block:block0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_block_66c49ce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|dead:dead0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/iwanna.ram0_dead_3228c6.hdl.mif
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult6" File: D:/github/ECE385/final/Color_Mapper.sv Line: 240
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult7" File: D:/github/ECE385/final/Color_Mapper.sv Line: 240
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult8" File: D:/github/ECE385/final/Color_Mapper.sv Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult9" File: D:/github/ECE385/final/Color_Mapper.sv Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult10" File: D:/github/ECE385/final/Color_Mapper.sv Line: 244
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult11" File: D:/github/ECE385/final/Color_Mapper.sv Line: 244
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult1" File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult4" File: D:/github/ECE385/final/Color_Mapper.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "map:map0|Mult0" File: D:/github/ECE385/final/map.sv Line: 202
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|checkpoint:check0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_checkpoint_62e498d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p471.tdf
    Info (12023): Found entity 1: altsyncram_p471 File: D:/github/ECE385/final/db/altsyncram_p471.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4097"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_spike_764253e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi61.tdf
    Info (12023): Found entity 1: altsyncram_vi61 File: D:/github/ECE385/final/db/altsyncram_vi61.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_spike_764253e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_spike_764253e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|background:bg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_background_57a05e4b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ea71.tdf
    Info (12023): Found entity 1: altsyncram_ea71 File: D:/github/ECE385/final/db/altsyncram_ea71.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: D:/github/ECE385/final/db/decode_aaa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tob.tdf
    Info (12023): Found entity 1: mux_tob File: D:/github/ECE385/final/db/mux_tob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|kid_idle:idle0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2392"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_kid_idle_d41d8bc7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k171.tdf
    Info (12023): Found entity 1: altsyncram_k171 File: D:/github/ECE385/final/db/altsyncram_k171.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|kid_walk:walk0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2392"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_kid_walk_d4c0211d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7071.tdf
    Info (12023): Found entity 1: altsyncram_7071 File: D:/github/ECE385/final/db/altsyncram_7071.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|kid_jump:jump0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1301"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h371.tdf
    Info (12023): Found entity 1: altsyncram_h371 File: D:/github/ECE385/final/db/altsyncram_h371.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_kid_jump_d41dce2e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|block:block0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_block_66c49ce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2l61.tdf
    Info (12023): Found entity 1: altsyncram_2l61 File: D:/github/ECE385/final/db/altsyncram_2l61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|dead:dead0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/iwanna.ram0_dead_3228c6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_he61.tdf
    Info (12023): Found entity 1: altsyncram_he61 File: D:/github/ECE385/final/db/altsyncram_he61.tdf Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_dead_3228c6.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_dead_3228c6.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_dead_3228c6.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/github/ECE385/final/db/iwanna.ram0_dead_3228c6.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: D:/github/ECE385/final/db/decode_f8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2nb.tdf
    Info (12023): Found entity 1: mux_2nb File: D:/github/ECE385/final/db/mux_2nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult6" File: D:/github/ECE385/final/Color_Mapper.sv Line: 240
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult6" with the following parameter: File: D:/github/ECE385/final/Color_Mapper.sv Line: 240
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: D:/github/ECE385/final/db/mult_p5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult1" with the following parameter: File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/github/ECE385/final/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: D:/github/ECE385/final/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: D:/github/ECE385/final/Color_Mapper.sv Line: 67
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult4" with the following parameter: File: D:/github/ECE385/final/Color_Mapper.sv Line: 67
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: D:/github/ECE385/final/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: D:/github/ECE385/final/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult4" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "map:map0|lpm_mult:Mult0" File: D:/github/ECE385/final/map.sv Line: 202
Info (12133): Instantiated megafunction "map:map0|lpm_mult:Mult0" with the following parameter: File: D:/github/ECE385/final/map.sv Line: 202
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "map:map0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "map:map0|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "map:map0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "map:map0|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "map:map0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "map:map0|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult0" with the following parameter: File: D:/github/ECE385/final/Color_Mapper.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0" File: d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/github/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/github/ECE385/final/iwanna.sv Line: 18
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/github/ECE385/final/iwanna.sv Line: 18
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/github/ECE385/final/iwanna.sv Line: 18
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/github/ECE385/final/iwanna.sv Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/github/ECE385/final/iwanna.sv Line: 25
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/github/ECE385/final/iwanna.sv Line: 44
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst|USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 104 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "color_mapper:color_instance|spike:spike0|altsyncram:mem_rtl_0|altsyncram_vi61:auto_generated|ALTSYNCRAM" File: D:/github/ECE385/final/db/altsyncram_vi61.tdf Line: 55
Info (144001): Generated suppressed messages file D:/github/ECE385/final/iwanna.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/github/ECE385/final/iwanna.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/github/ECE385/final/iwanna.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/github/ECE385/final/iwanna.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: D:/github/ECE385/final/iwanna.sv Line: 36
Info (21057): Implemented 7922 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 49 bidirectional pins
    Info (21061): Implemented 7232 logic cells
    Info (21064): Implemented 532 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 5134 megabytes
    Info: Processing ended: Thu Dec 31 09:22:03 2020
    Info: Elapsed time: 00:08:37
    Info: Total CPU time (on all processors): 00:08:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/github/ECE385/final/iwanna.map.smsg.


