// Seed: 974248985
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2
);
  wire id_4;
  logic [7:0] id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_8 = {id_6, ~1};
  supply1 id_10;
  id_11(
      .id_0(id_5[1'b0 : 1]), .id_1(1)
  );
  assign id_1 = 1'b0;
endmodule
