{"Source Block": ["zipcpu/rtl/peripherals/ziptimer.v@88:98@HdlStmAssign", "\toutput\treg\t\to_int;\n\n\treg\t\t\tr_running;\n\n\twire\twb_write;\n\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n\n\twire\tauto_reload;\n\twire\t[(VW-1):0]\treload_value;\n\n\tinitial\tr_running = 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/ziptimer.v@85:95", "\toutput\twire\t\t\to_wb_stall;\n\toutput\twire\t[(BW-1):0]\to_wb_data;\n\t// Interrupt line\n\toutput\treg\t\to_int;\n\n\treg\t\t\tr_running;\n\n\twire\twb_write;\n\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n\n\twire\tauto_reload;\n"], ["zipcpu/rtl/peripherals/ziptimer.v@90:100", "\treg\t\t\tr_running;\n\n\twire\twb_write;\n\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n\n\twire\tauto_reload;\n\twire\t[(VW-1):0]\treload_value;\n\n\tinitial\tr_running = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n"], ["zipcpu/rtl/peripherals/ziptimer.v@87:97", "\t// Interrupt line\n\toutput\treg\t\to_int;\n\n\treg\t\t\tr_running;\n\n\twire\twb_write;\n\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n\n\twire\tauto_reload;\n\twire\t[(VW-1):0]\treload_value;\n\n"], ["zipcpu/rtl/peripherals/ziptimer.v@91:101", "\n\twire\twb_write;\n\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n\n\twire\tauto_reload;\n\twire\t[(VW-1):0]\treload_value;\n\n\tinitial\tr_running = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tr_running <= 1'b0;\n"]], "Diff Content": {"Delete": [[93, "\tassign\twb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));\n"]], "Add": [[93, "\tassign\twb_write = ((i_wb_stb)&&(i_wb_we));\n"]]}}