+===============================+===============================+=====================================================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                                                                                 |
+===============================+===============================+=====================================================================================================================================================================================+
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                      |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER_FT/axis_capture_FT/U0/axis_capture_inst/finished_sync_ff1_reg/D                                                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D  |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/FILTER_FT/axi_interface_DEC_RATE_FT_IQ/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/axis_mux_AM_SSB/inst/select_input_sync_ff1_reg/D                                                                                                         |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2/D                                                          |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                                                                      |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                 |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[9]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[7]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D                                                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D                                                                   |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D                                                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D                                                                   |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                        |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[15]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[24]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D                                                                                                                  |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[4]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[8]/D                                                                    |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[6]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[21]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[14]/D                                                                     |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                           |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[23]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[22]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[11]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[5]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D                                                                      |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[2]/D                                                                                |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[20]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[3]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[18]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[1]/D                                                                             |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/dds_axi_interface_BFO/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D                                                                     |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[25]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[12]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[13]/D                                                                   |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[31]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[10]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[16]/D                                                                               |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[17]/D                                                                            |
| clk_fpga_0                    | clk_fpga_0                    | ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[0]/D                                                                                |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D                                                                       |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/D                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[30]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[31]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[23]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[17]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[25]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[28]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[29]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[16]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[21]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[22]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[20]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[2]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[4]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[8]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[12]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[6]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[13]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[3]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[5]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[7]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[11]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[10]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[0]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[9]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[14]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[15]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleLeft_reg/D                                                                 |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg/D                                                                |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[24]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[27]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[26]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[17]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[29]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[31]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[16]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[19]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[28]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[21]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[30]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[12]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[20]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[18]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[22]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[23]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[25]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[1]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[9]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/CE                                                                    |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[15]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[11]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[14]/CE                                                                   |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[13]/CE                                                                   |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]/D                                                                                                                       |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSClkDelayed_reg/D                                                                    |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[12]/D                                                                                                                       |
| clk_out1_ebaz4205_clk_wiz_0_2 | clk_out1_ebaz4205_clk_wiz_0_2 | ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D                                                                     |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]/D                                                                                                                       |
| clk_fpga_1                    | clk_fpga_1                    | ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]/D                                                                                                                        |
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
