Analysis & Synthesis report for top_level
Fri Dec 30 11:53:07 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|out_adapt:out_adapter|out_stream:output2|state
 11. State Machine - |top_level|out_adapt:out_adapter|out_storing:entry2|state
 12. State Machine - |top_level|in_adapt:in_adapter|in_conv:output|state
 13. State Machine - |top_level|in_adapt:in_adapter|in_storing:entry|state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component|altsyncram_du24:auto_generated
 20. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component
 21. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated
 22. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 23. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 24. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|altsyncram_k8d1:fifo_ram
 25. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 26. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 27. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 28. Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 29. Parameter Settings for User Entity Instance: pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i
 30. Parameter Settings for User Entity Instance: in_adapt:in_adapter
 31. Parameter Settings for User Entity Instance: in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: in_adapt:in_adapter|in_conv:output
 33. Parameter Settings for User Entity Instance: out_adapt:out_adapter
 34. Parameter Settings for User Entity Instance: out_adapt:out_adapter|out_storing:entry2
 35. Parameter Settings for User Entity Instance: out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component
 36. altsyncram Parameter Settings by Entity Instance
 37. dcfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "out_adapt:out_adapter|fifo_out:fifo"
 39. Port Connectivity Checks: "in_adapt:in_adapter|in_conv:output"
 40. Port Connectivity Checks: "in_adapt:in_adapter|in_sram:ram"
 41. Port Connectivity Checks: "in_adapt:in_adapter|in_storing:entry"
 42. Port Connectivity Checks: "pll_a_b:clock"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 30 11:53:07 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top_level                                   ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 283                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 73,728                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top_level          ; top_level          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; src/out_adapt.vhd                ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd          ;         ;
; src/out_stream.vhd               ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_stream.vhd         ;         ;
; src/out_storing.vhd              ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_storing.vhd        ;         ;
; src/top_level.vhd                ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd          ;         ;
; src/in_adapt.vhd                 ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd           ;         ;
; src/in_conv.vhd                  ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_conv.vhd            ;         ;
; src/in_storing.vhd               ; yes             ; User VHDL File               ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_storing.vhd         ;         ;
; src/in_sram.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd            ;         ;
; src/pll_a_b.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b.vhd            ; pll_a_b ;
; src/pll_a_b/pll_a_b_0002.v       ; yes             ; User Verilog HDL File        ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b/pll_a_b_0002.v ; pll_a_b ;
; fifo_out.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd               ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_du24.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/altsyncram_du24.tdf     ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc               ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                    ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                  ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                     ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc               ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                 ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc             ;         ;
; db/dcfifo_laq1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf         ;         ;
; db/a_graycounter_ov6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/a_graycounter_ov6.tdf   ;         ;
; db/a_graycounter_kdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/a_graycounter_kdc.tdf   ;         ;
; db/altsyncram_k8d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/altsyncram_k8d1.tdf     ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_9pl.tdf  ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dffpipe_qe9.tdf         ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_apl.tdf  ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dffpipe_re9.tdf         ;         ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/cmpr_a06.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 163                                                                            ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 210                                                                            ;
;     -- 7 input functions                    ; 1                                                                              ;
;     -- 6 input functions                    ; 56                                                                             ;
;     -- 5 input functions                    ; 49                                                                             ;
;     -- 4 input functions                    ; 49                                                                             ;
;     -- <=3 input functions                  ; 55                                                                             ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 283                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 67                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 73728                                                                          ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 2                                                                              ;
;     -- PLLs                                 ; 2                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 219                                                                            ;
; Total fan-out                               ; 3625                                                                           ;
; Average fan-out                             ; 5.17                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top_level                                   ; 210 (1)             ; 283 (0)                   ; 73728             ; 0          ; 67   ; 0            ; |top_level                                                                                                                                         ; top_level          ; work         ;
;    |in_adapt:in_adapter|                     ; 73 (0)              ; 105 (0)                   ; 40960             ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter                                                                                                                     ; in_adapt           ; work         ;
;       |in_conv:output|                       ; 37 (37)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter|in_conv:output                                                                                                      ; in_conv            ; work         ;
;       |in_sram:ram|                          ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter|in_sram:ram                                                                                                         ; in_sram            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component                                                                         ; altsyncram         ; work         ;
;             |altsyncram_du24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component|altsyncram_du24:auto_generated                                          ; altsyncram_du24    ; work         ;
;       |in_storing:entry|                     ; 36 (36)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|in_adapt:in_adapter|in_storing:entry                                                                                                    ; in_storing         ; work         ;
;    |out_adapt:out_adapter|                   ; 136 (0)             ; 178 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter                                                                                                                   ; out_adapt          ; work         ;
;       |fifo_out:fifo|                        ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo                                                                                                     ; fifo_out           ; work         ;
;          |dcfifo:dcfifo_component|           ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_laq1:auto_generated|     ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated                                                  ; dcfifo_laq1        ; work         ;
;                |a_graycounter_kdc:wrptr_g1p| ; 21 (21)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p                      ; a_graycounter_kdc  ; work         ;
;                |a_graycounter_ov6:rdptr_g1p| ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p                      ; a_graycounter_ov6  ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl ; work         ;
;                   |dffpipe_qe9:dffpipe12|    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ; dffpipe_qe9        ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe15|    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ; dffpipe_re9        ; work         ;
;                |altsyncram_k8d1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|altsyncram_k8d1:fifo_ram                         ; altsyncram_k8d1    ; work         ;
;                |cmpr_a06:rdempty_eq_comp|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;                |cmpr_a06:wrfull_eq_comp|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;       |out_storing:entry2|                   ; 42 (42)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|out_storing:entry2                                                                                                ; out_storing        ; work         ;
;       |out_stream:output2|                   ; 41 (41)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|out_adapt:out_adapter|out_stream:output2                                                                                                ; out_stream         ; work         ;
;    |pll_a_b:clock|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|pll_a_b:clock                                                                                                                           ; pll_a_b            ; pll_a_b      ;
;       |pll_a_b_0002:pll_a_b_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|pll_a_b:clock|pll_a_b_0002:pll_a_b_inst                                                                                                 ; pll_a_b_0002       ; pll_a_b      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i                                                                         ; altera_pll         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component|altsyncram_du24:auto_generated|ALTSYNCRAM                  ; AUTO ; True Dual Port   ; 1024         ; 40           ; 1024         ; 40           ; 40960 ; None ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|altsyncram_k8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |top_level|pll_a_b:clock                       ; src/pll_a_b.vhd ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top_level|in_adapt:in_adapter|in_sram:ram     ; src/in_sram.vhd ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |top_level|out_adapt:out_adapter|fifo_out:fifo ; fifo_out.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_level|out_adapt:out_adapter|out_stream:output2|state ;
+--------------+--------------+--------------+--------------+---------------+
; Name         ; state.state3 ; state.state2 ; state.state1 ; state.state0  ;
+--------------+--------------+--------------+--------------+---------------+
; state.state0 ; 0            ; 0            ; 0            ; 0             ;
; state.state1 ; 0            ; 0            ; 1            ; 1             ;
; state.state2 ; 0            ; 1            ; 0            ; 1             ;
; state.state3 ; 1            ; 0            ; 0            ; 1             ;
+--------------+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_level|out_adapt:out_adapter|out_storing:entry2|state               ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 1            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_level|in_adapt:in_adapter|in_conv:output|state      ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_level|in_adapt:in_adapter|in_storing:entry|state    ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                           ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-------------------------------------------------------+---------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                            ;
+-------------------------------------------------------+---------------------------------------------------------------+
; in_adapt:in_adapter|in_storing:entry|start            ; Stuck at VCC due to stuck port data_in                        ;
; out_adapt:out_adapter|out_stream:output2|state.state0 ; Merged with in_adapt:in_adapter|in_storing:entry|state.state0 ;
; out_adapt:out_adapter|out_storing:entry2|state.state0 ; Merged with in_adapt:in_adapter|in_conv:output|state.state0   ;
; out_adapt:out_adapter|out_storing:entry2|state.state4 ; Lost fanout                                                   ;
; Total Number of Removed Registers = 4                 ;                                                               ;
+-------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 283   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0 ; 10      ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0 ; 13      ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6    ; 2       ;
; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9    ; 2       ;
; Total number of inverted registers = 4                                                                                        ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_level|in_adapt:in_adapter|in_conv:output|s_data[14]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_level|in_adapt:in_adapter|in_storing:entry|s_data[12]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_level|in_adapt:in_adapter|in_storing:entry|s_data[33]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_level|out_adapt:out_adapter|out_storing:entry2|Selector37 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top_level|out_adapt:out_adapter|out_stream:output2|Selector33 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_level|out_adapt:out_adapter|out_storing:entry2|Selector38 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component|altsyncram_du24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|altsyncram_k8d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 125.0 MHz              ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 20.000000 MHz          ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_adapt:in_adapter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; NUM_CHANNEL    ; 40    ; Signed Integer                          ;
; CHANNEL_WIDTH  ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                          ;
; WIDTH_A                            ; 40                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 40                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_du24      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_adapt:in_adapter|in_conv:output ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; num_channel    ; 40    ; Signed Integer                                         ;
; channel_width  ; 6     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_adapt:out_adapter ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; num_channel    ; 40    ; Signed Integer                            ;
; channel_width  ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_adapt:out_adapter|out_storing:entry2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; num_channel    ; 40    ; Signed Integer                                               ;
; channel_width  ; 6     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                             ;
+-------------------------+-------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_laq1 ; Untyped                                                          ;
+-------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 40                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 40                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                             ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 1                                                           ;
; Entity Instance            ; out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                  ;
;     -- LPM_WIDTH           ; 32                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                         ;
;     -- USE_EAB             ; ON                                                          ;
+----------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "out_adapt:out_adapter|fifo_out:fifo" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_adapt:in_adapter|in_conv:output"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "in_adapt:in_adapter|in_sram:ram" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; aclr_a ; Input ; Info     ; Stuck at GND                    ;
; aclr_b ; Input ; Info     ; Stuck at GND                    ;
; data_b ; Input ; Info     ; Stuck at GND                    ;
; rden_a ; Input ; Info     ; Stuck at GND                    ;
; wren_b ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_adapt:in_adapter|in_storing:entry"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rden_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "pll_a_b:clock" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; rst  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 283                         ;
;     CLR               ; 16                          ;
;     ENA               ; 184                         ;
;     ENA SLD           ; 8                           ;
;     plain             ; 75                          ;
; arriav_lcell_comb     ; 210                         ;
;     arith             ; 28                          ;
;         1 data inputs ; 28                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 181                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 49                          ;
;         6 data inputs ; 56                          ;
; boundary_port         ; 67                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 30 11:52:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/out_adapt.vhd
    Info (12022): Found design unit 1: out_adapt-bev File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd Line: 34
    Info (12023): Found entity 1: out_adapt File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/out_stream.vhd
    Info (12022): Found design unit 1: out_stream-behav File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_stream.vhd Line: 23
    Info (12023): Found entity 1: out_stream File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_stream.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/out_storing.vhd
    Info (12022): Found design unit 1: out_storing-bev File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_storing.vhd Line: 32
    Info (12023): Found entity 1: out_storing File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_storing.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/tb.vhd
    Info (12022): Found design unit 1: tb-testbench File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb.vhd Line: 9
    Info (12023): Found entity 1: tb File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/top_level.vhd
    Info (12022): Found design unit 1: top_level-bev File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 20
    Info (12023): Found entity 1: top_level File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/tb_in.vhd
    Info (12022): Found design unit 1: tb_in-testbench File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb_in.vhd Line: 9
    Info (12023): Found entity 1: tb_in File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb_in.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/in_adapt.vhd
    Info (12022): Found design unit 1: in_adapt-bev File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd Line: 34
    Info (12023): Found entity 1: in_adapt File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/in_conv.vhd
    Info (12022): Found design unit 1: in_conv-behav File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_conv.vhd Line: 37
    Info (12023): Found entity 1: in_conv File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_conv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/in_storing.vhd
    Info (12022): Found design unit 1: in_storing-behav File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_storing.vhd Line: 27
    Info (12023): Found entity 1: in_storing File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_storing.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/in_sram.vhd
    Info (12022): Found design unit 1: in_sram-SYN File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd Line: 63
    Info (12023): Found entity 1: in_sram File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/pll_a_b.vhd
    Info (12022): Found design unit 1: pll_a_b-rtl File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b.vhd Line: 20
    Info (12023): Found entity 1: pll_a_b File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/pll_a_b/pll_a_b_0002.v
    Info (12023): Found entity 1: pll_a_b_0002 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b/pll_a_b_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file fifo_out.vhd
    Info (12022): Found design unit 1: fifo_out-SYN File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd Line: 58
    Info (12023): Found entity 1: fifo_out File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd Line: 42
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "pll_a_b" for hierarchy "pll_a_b:clock" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 107
Info (12128): Elaborating entity "pll_a_b_0002" for hierarchy "pll_a_b:clock|pll_a_b_0002:pll_a_b_inst" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b.vhd Line: 33
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b/pll_a_b_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b/pll_a_b_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/pll_a_b/pll_a_b_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "125.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "in_adapt" for hierarchy "in_adapt:in_adapter" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 115
Info (12128): Elaborating entity "in_storing" for hierarchy "in_adapt:in_adapter|in_storing:entry" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd Line: 114
Info (12128): Elaborating entity "in_sram" for hierarchy "in_adapt:in_adapter|in_sram:ram" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd Line: 72
Info (12133): Instantiated megafunction "in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_sram.vhd Line: 72
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du24.tdf
    Info (12023): Found entity 1: altsyncram_du24 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/altsyncram_du24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_du24" for hierarchy "in_adapt:in_adapter|in_sram:ram|altsyncram:altsyncram_component|altsyncram_du24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "in_conv" for hierarchy "in_adapt:in_adapter|in_conv:output" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/in_adapt.vhd Line: 146
Info (12128): Elaborating entity "out_adapt" for hierarchy "out_adapt:out_adapter" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 134
Info (12128): Elaborating entity "out_storing" for hierarchy "out_adapt:out_adapter|out_storing:entry2" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd Line: 102
Info (12128): Elaborating entity "fifo_out" for hierarchy "out_adapt:out_adapter|fifo_out:fifo" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd Line: 121
Info (12128): Elaborating entity "dcfifo" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd Line: 100
Info (12133): Instantiated megafunction "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/fifo_out.vhd Line: 100
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_laq1.tdf
    Info (12023): Found entity 1: dcfifo_laq1 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_laq1" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/a_graycounter_ov6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/a_graycounter_kdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf
    Info (12023): Found entity 1: altsyncram_k8d1 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/altsyncram_k8d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k8d1" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|altsyncram_k8d1:fifo_ram" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/cmpr_a06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_laq1:auto_generated|cmpr_a06:rdempty_eq_comp" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/db/dcfifo_laq1.tdf Line: 60
Info (12128): Elaborating entity "out_stream" for hierarchy "out_adapt:out_adapter|out_stream:output2" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/out_adapt.vhd Line: 134
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_a_b:clock|pll_a_b_0002:pll_a_b_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enb" File: C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/top_level.vhd Line: 8
Info (21057): Implemented 493 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 352 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Fri Dec 30 11:53:07 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:28


