{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453711268085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711268089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:41:07 2016 " "Processing started: Mon Jan 25 00:41:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711268089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453711268089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453711268089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453711268394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaout-behavioral " "Found design unit 1: vgaout-behavioral" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277432 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaout " "Found entity 1: vgaout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277434 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altiobuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf_iobuf_in_m0j-RTL " "Found design unit 1: altiobuf_iobuf_in_m0j-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf-RTL " "Found design unit 2: altiobuf-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277468 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_in_m0j " "Found entity 1: altiobuf_iobuf_in_m0j" {  } { { "altiobuf.vhd" "" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277468 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "altiobuf.vhd" "" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2-SYN " "Found design unit 1: ram2-SYN" {  } { { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277470 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genlock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genlock-behavioral " "Found design unit 1: genlock-behavioral" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277472 ""} { "Info" "ISGN_ENTITY_NAME" "1 genlock " "Found entity 1: genlock" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_detect-behavioral " "Found design unit 1: input_detect-behavioral" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277474 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_detect " "Found entity 1: input_detect" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_counter-SYN " "Found design unit 1: dac_counter-SYN" {  } { { "dac_counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/dac_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277475 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_counter " "Found entity 1: dac_counter" {  } { { "dac_counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/dac_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_speccy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_speccy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_speccy-SYN " "Found design unit 1: pll_speccy-SYN" {  } { { "pll_speccy.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_speccy.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277477 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_speccy " "Found entity 1: pll_speccy" {  } { { "pll_speccy.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_speccy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_coco3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_coco3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_coco3-SYN " "Found design unit 1: pll_coco3-SYN" {  } { { "pll_coco3.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_coco3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277479 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_coco3 " "Found entity 1: pll_coco3" {  } { { "pll_coco3.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_coco3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coco3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coco3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 coco3 " "Found entity 1: coco3" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-behavioral " "Found design unit 1: adc-behavioral" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277482 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277483 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_svga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_svga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_svga-SYN " "Found design unit 1: pll_svga-SYN" {  } { { "pll_svga.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_svga.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277485 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_svga " "Found entity 1: pll_svga" {  } { { "pll_svga.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_svga.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coco3 " "Elaborating entity \"coco3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453711277609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:inst1 " "Elaborating entity \"sdram\" for hierarchy \"sdram:inst1\"" {  } { { "coco3.bdf" "inst1" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 304 888 1120 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_coco3 pll_coco3:pll_inst " "Elaborating entity \"pll_coco3\" for hierarchy \"pll_coco3:pll_inst\"" {  } { { "coco3.bdf" "pll_inst" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -184 344 584 -16 "pll_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_coco3:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_coco3:pll_inst\|altpll:altpll_component\"" {  } { { "pll_coco3.vhd" "altpll_component" { Text "C:/src/rgb2vga/vhdl/pll_coco3.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_coco3:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_coco3:pll_inst\|altpll:altpll_component\"" {  } { { "pll_coco3.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_coco3.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711277648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_coco3:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_coco3:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 55 " "Parameter \"clk0_divide_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 126 " "Parameter \"clk0_multiply_by\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 55 " "Parameter \"clk1_divide_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 126 " "Parameter \"clk1_multiply_by\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1091 " "Parameter \"clk1_phase_shift\" = \"1091\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_coco3 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_coco3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277652 ""}  } { { "pll_coco3.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_coco3.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453711277652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_coco3_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_coco3_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_coco3_altpll " "Found entity 1: pll_coco3_altpll" {  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_coco3_altpll pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated " "Elaborating entity \"pll_coco3_altpll\" for hierarchy \"pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_detect input_detect:input_detect " "Elaborating entity \"input_detect\" for hierarchy \"input_detect:input_detect\"" {  } { { "coco3.bdf" "input_detect" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 120 368 560 264 "input_detect" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaout vgaout:inst " "Elaborating entity \"vgaout\" for hierarchy \"vgaout:inst\"" {  } { { "coco3.bdf" "inst" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 0 1520 1744 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_svga pll_svga:pll_svga " "Elaborating entity \"pll_svga\" for hierarchy \"pll_svga:pll_svga\"" {  } { { "coco3.bdf" "pll_svga" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 336 1544 1784 488 "pll_svga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_svga:pll_svga\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_svga:pll_svga\|altpll:altpll_component\"" {  } { { "pll_svga.vhd" "altpll_component" { Text "C:/src/rgb2vga/vhdl/pll_svga.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_svga:pll_svga\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_svga:pll_svga\|altpll:altpll_component\"" {  } { { "pll_svga.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_svga.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711277719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_svga:pll_svga\|altpll:altpll_component " "Instantiated megafunction \"pll_svga:pll_svga\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_svga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_svga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277722 ""}  } { { "pll_svga.vhd" "" { Text "C:/src/rgb2vga/vhdl/pll_svga.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453711277722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_svga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_svga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_svga_altpll " "Found entity 1: pll_svga_altpll" {  } { { "db/pll_svga_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_svga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_svga_altpll pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated " "Elaborating entity \"pll_svga_altpll\" for hierarchy \"pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2 ram2:ram2 " "Elaborating entity \"ram2\" for hierarchy \"ram2:ram2\"" {  } { { "coco3.bdf" "ram2" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2:ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2:ram2\|altsyncram:altsyncram_component\"" {  } { { "ram2.vhd" "altsyncram_component" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2:ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2:ram2\|altsyncram:altsyncram_component\"" {  } { { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711277798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2:ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2:ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277799 ""}  } { { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453711277799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inj1 " "Found entity 1: altsyncram_inj1" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453711277844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453711277844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inj1 ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated " "Elaborating entity \"altsyncram_inj1\" for hierarchy \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genlock genlock:inst4 " "Elaborating entity \"genlock\" for hierarchy \"genlock:inst4\"" {  } { { "coco3.bdf" "inst4" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -168 976 1208 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711277857 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pixel_out\[15..9\] genlock.vhd(16) " "Using initial value X (don't care) for net \"pixel_out\[15..9\]\" at genlock.vhd(16)" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453711279091 "|coco3|genlock:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "coco3.bdf" "inst3" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 24 392 536 104 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711279125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:inst2 " "Elaborating entity \"adc\" for hierarchy \"adc:inst2\"" {  } { { "coco3.bdf" "inst2" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 184 1544 1760 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711279126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf altiobuf:lvds " "Elaborating entity \"altiobuf\" for hierarchy \"altiobuf:lvds\"" {  } { { "coco3.bdf" "lvds" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 616 392 624 712 "lvds" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711279133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_iobuf_in_m0j altiobuf:lvds\|altiobuf_iobuf_in_m0j:altiobuf_iobuf_in_m0j_component " "Elaborating entity \"altiobuf_iobuf_in_m0j\" for hierarchy \"altiobuf:lvds\|altiobuf_iobuf_in_m0j:altiobuf_iobuf_in_m0j_component\"" {  } { { "altiobuf.vhd" "altiobuf_iobuf_in_m0j_component" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453711279138 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[9\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[10\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[11\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[12\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[13\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[14\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[15\] " "Synthesized away node \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram2.vhd" "" { Text "C:/src/rgb2vga/vhdl/ram2.vhd" 97 0 0 } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 296 392 648 448 "ram2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711279288 "|coco3|ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1453711279288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1453711279288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 642 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1453711280784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1453711280785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 424 1232 1408 440 "DRAM_CKE" "" } { 416 1120 1232 432 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453711281485 "|coco3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 440 1232 1408 456 "DRAM_CS_N" "" } { 432 1120 1232 448 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453711281485 "|coco3|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453711281485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453711281618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453711283339 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1453711283459 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1453711283729 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283734 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283734 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283734 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1453711283734 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1453711283760 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1453711283761 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711283762 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1453711283799 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1453711283884 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1453711283886 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1453711283926 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1453711283928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453711284227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711284227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FP7 " "No output dependent on input pin \"FP7\"" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 240 -56 120 256 "FP7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711284342 "|coco3|FP7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FP6 " "No output dependent on input pin \"FP6\"" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 224 -56 120 240 "FP6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453711284342 "|coco3|FP6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453711284342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1120 " "Implemented 1120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453711284344 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453711284344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1453711284344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1022 " "Implemented 1022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453711284344 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453711284344 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1453711284344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453711284344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711284388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:41:24 2016 " "Processing ended: Mon Jan 25 00:41:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711284388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711284388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711284388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453711284388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453711286581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711286585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:41:26 2016 " "Processing started: Mon Jan 25 00:41:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711286585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1453711286585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1453711286586 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1453711286677 ""}
{ "Info" "0" "" "Project  = rgb2vga" {  } {  } 0 0 "Project  = rgb2vga" 0 0 "Fitter" 0 0 1453711286678 ""}
{ "Info" "0" "" "Revision = rgb2vga" {  } {  } 0 0 "Revision = rgb2vga" 0 0 "Fitter" 0 0 1453711286678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1453711286757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgb2vga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"rgb2vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1453711286768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453711286830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453711286830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[0\] 126 55 0 0 " "Implementing clock multiplication of 126, clock division of 55, and phase shift of 0 degrees (0 ps) for pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1453711286885 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[1\] 126 55 45 1091 " "Implementing clock multiplication of 126, clock division of 55, and phase shift of 45 degrees (1091 ps) for pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1453711286885 ""}  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1453711286885 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_svga_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_svga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1453711286886 ""}  } { { "db/pll_svga_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_svga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1453711286886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1453711287003 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1453711287007 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453711287089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453711287089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1453711287089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1453711287089 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 2614 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453711287094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 2616 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453711287094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 2618 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453711287094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 2620 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453711287094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 2622 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1453711287094 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1453711287094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1453711287096 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1453711287135 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 and the PLL pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 126 " "The value of the parameter \"M\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 126" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 19378 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 19378" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 and PLL pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 37037 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 is 37037" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1453711287560 ""}  } { { "db/pll_svga_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_svga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""} { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } } { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1453711287560 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1453711287575 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1453711287900 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287905 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287905 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287905 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1453711287905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1453711287905 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1453711287933 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1453711287934 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.730 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453711287935 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1453711287935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_coco3:pll_inst\|altpll:altpll_component\|pll_coco3_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "db/pll_coco3_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_coco3_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_svga:pll_svga\|altpll:altpll_component\|pll_svga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "db/pll_svga_altpll.v" "" { Text "C:/src/rgb2vga/vhdl/db/pll_svga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "genlock:inst4\|hraster~0  " "Automatically promoted node genlock:inst4\|hraster~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 1537 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_detect:input_detect\|vblank_out  " "Automatically promoted node input_detect:input_detect\|vblank_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|hraster~0 " "Destination node genlock:inst4\|hraster~0" {  } { { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 1537 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_detect:input_detect\|hblank_out  " "Automatically promoted node input_detect:input_detect\|hblank_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst3\|q\[2\] " "Destination node counter:inst3\|q\[2\]" {  } { { "counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst3\|q\[1\] " "Destination node counter:inst3\|q\[1\]" {  } { { "counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:inst3\|q\[0\] " "Destination node counter:inst3\|q\[0\]" {  } { { "counter.vhd" "" { Text "C:/src/rgb2vga/vhdl/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[9\] " "Destination node genlock:inst4\|vcount\[9\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[4\] " "Destination node genlock:inst4\|vcount\[4\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[5\] " "Destination node genlock:inst4\|vcount\[5\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[6\] " "Destination node genlock:inst4\|vcount\[6\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[7\] " "Destination node genlock:inst4\|vcount\[7\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[8\] " "Destination node genlock:inst4\|vcount\[8\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genlock:inst4\|vcount\[1\] " "Destination node genlock:inst4\|vcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 631 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 179 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1453711288032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1453711288032 ""}  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1453711288032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1453711288505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1453711288507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1453711288507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453711288510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453711288512 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1453711288515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1453711288515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1453711288516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1453711288578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1453711288580 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1453711288580 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1453711288678 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1453711289586 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pll_speccy:pll_inst " "Node \"pll_speccy:pll_inst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_speccy:pll_inst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1453711289611 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1453711289611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453711289612 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1453711289647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1453711291099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453711291526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1453711291550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1453711292177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453711292177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1453711292666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1453711294023 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1453711294023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453711294148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1453711294149 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1453711294149 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1453711294149 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1453711294182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453711294253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453711294580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453711294637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453711295121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453711296033 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1453711296377 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP7 3.3-V LVTTL F9 " "Pin FP7 uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP7 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP7" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 240 -56 120 256 "FP7" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP6 3.3-V LVTTL E8 " "Pin FP6 uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP6 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP6" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 224 -56 120 240 "FP6" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 34 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 35 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 36 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 37 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 38 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 39 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 40 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 41 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 584 1232 1408 600 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -144 -56 120 -128 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP0 3.3-V LVTTL A5 " "Pin FP0 uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP0" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 128 -56 120 144 "FP0" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSYNC 3.3-V LVTTL A8 " "Pin HSYNC uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSYNC } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -80 -56 120 -64 "HSYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP1 3.3-V LVTTL B6 " "Pin FP1 uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP1" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP5 3.3-V LVTTL E7 " "Pin FP5 uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP5 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP5" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC 3.3-V LVTTL B8 " "Pin VSYNC uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -96 -56 120 -80 "VSYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP4 3.3-V LVTTL C8 " "Pin FP4 uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP4 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP4" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 192 -56 120 208 "FP4" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP2 3.3-V LVTTL B7 " "Pin FP2 uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP2" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 160 -56 120 176 "FP2" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIGHT 3.3-V LVTTL B4 " "Pin BRIGHT uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BRIGHT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIGHT" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -120 -56 120 -104 "BRIGHT" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP3 3.3-V LVTTL A7 " "Pin FP3 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FP3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FP3" } } } } { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 176 -56 120 192 "FP3" "" } } } } { "temporary_test_loc" "" { Generic "C:/src/rgb2vga/vhdl/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1453711296393 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1453711296393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/src/rgb2vga/vhdl/output_files/rgb2vga.fit.smsg " "Generated suppressed messages file C:/src/rgb2vga/vhdl/output_files/rgb2vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1453711296507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1048 " "Peak virtual memory: 1048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711296967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:41:36 2016 " "Processing ended: Mon Jan 25 00:41:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711296967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711296967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711296967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1453711296967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1453711298977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711298981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:41:38 2016 " "Processing started: Mon Jan 25 00:41:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711298981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1453711298981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1453711298982 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1453711299909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1453711299943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711300273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:41:40 2016 " "Processing ended: Mon Jan 25 00:41:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711300273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711300273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711300273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1453711300273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1453711300921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1453711302449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711302453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:41:42 2016 " "Processing started: Mon Jan 25 00:41:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711302453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453711302453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453711302454 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1453711302548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453711302679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453711302738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453711302738 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1453711303050 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303054 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303054 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303054 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1453711303055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303164 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1453711303166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1453711303176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.227 " "Worst-case setup slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.227               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.440               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.660               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.660               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711303215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.223               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711303241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.760 " "Worst-case recovery slack is 6.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.760               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.760               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711303246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.536 " "Worst-case removal slack is 1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.536               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.536               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711303251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.103 " "Worst-case minimum pulse width slack is 4.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.103               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.103               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711303255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.227 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.227  " "Path #1: Setup slack is 1.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[4\] " "From Node    : adc:inst2\|pixel_adc\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[1\] " "To Node      : genlock:inst4\|pixel_d\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      0.689  R        clock network delay " "     1.780      0.689  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.979      0.199     uTco  adc:inst2\|pixel_adc\[4\] " "     1.979      0.199     uTco  adc:inst2\|pixel_adc\[4\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 219 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.979      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q " "     1.979      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 219 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      0.504 FF    IC  inst4\|LessThan2~0\|datac " "     2.483      0.504 FF    IC  inst4\|LessThan2~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 818 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      0.242 FF  CELL  inst4\|LessThan2~0\|combout " "     2.725      0.242 FF  CELL  inst4\|LessThan2~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 818 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.743 FF    IC  inst4\|Mux0~40\|datab " "     3.468      0.743 FF    IC  inst4\|Mux0~40\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.369 FF  CELL  inst4\|Mux0~40\|combout " "     3.837      0.369 FF  CELL  inst4\|Mux0~40\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.245 FF    IC  inst4\|Mux0~41\|dataa " "     4.082      0.245 FF    IC  inst4\|Mux0~41\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.449      0.367 FF  CELL  inst4\|Mux0~41\|combout " "     4.449      0.367 FF  CELL  inst4\|Mux0~41\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.007      0.558 FF    IC  inst4\|a_pixel~53\|datab " "     5.007      0.558 FF    IC  inst4\|a_pixel~53\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.369 FF  CELL  inst4\|a_pixel~53\|combout " "     5.376      0.369 FF  CELL  inst4\|a_pixel~53\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.237 FF    IC  inst4\|a_pixel~54\|datab " "     5.613      0.237 FF    IC  inst4\|a_pixel~54\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.982      0.369 FF  CELL  inst4\|a_pixel~54\|combout " "     5.982      0.369 FF  CELL  inst4\|a_pixel~54\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.631      0.649 FF    IC  inst4\|a_pixel~57\|dataa " "     6.631      0.649 FF    IC  inst4\|a_pixel~57\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.998      0.367 FF  CELL  inst4\|a_pixel~57\|combout " "     6.998      0.367 FF  CELL  inst4\|a_pixel~57\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.336      0.338 FF    IC  inst4\|a_pixel~62\|datad " "     7.336      0.338 FF    IC  inst4\|a_pixel~62\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.110 FF  CELL  inst4\|a_pixel~62\|combout " "     7.446      0.110 FF  CELL  inst4\|a_pixel~62\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.829      0.383 FF    IC  inst4\|Mux43~0\|datac " "     7.829      0.383 FF    IC  inst4\|Mux43~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.071      0.242 FF  CELL  inst4\|Mux43~0\|combout " "     8.071      0.242 FF  CELL  inst4\|Mux43~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.278      0.207 FF    IC  inst4\|Mux43~2\|datac " "     8.278      0.207 FF    IC  inst4\|Mux43~2\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.520      0.242 FF  CELL  inst4\|Mux43~2\|combout " "     8.520      0.242 FF  CELL  inst4\|Mux43~2\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.759      0.239 FF    IC  inst4\|Mux43~3\|datab " "     8.759      0.239 FF    IC  inst4\|Mux43~3\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.128      0.369 FF  CELL  inst4\|Mux43~3\|combout " "     9.128      0.369 FF  CELL  inst4\|Mux43~3\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.128      0.000 FF    IC  inst4\|pixel_d\[1\]\|d " "     9.128      0.000 FF    IC  inst4\|pixel_d\[1\]\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.219      0.091 FF  CELL  genlock:inst4\|pixel_d\[1\] " "     9.219      0.091 FF  CELL  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.090      0.269  R        clock network delay " "    10.090      0.269  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.451      0.361           clock pessimism removed " "    10.451      0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.431     -0.020           clock uncertainty " "    10.431     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.446      0.015     uTsu  genlock:inst4\|pixel_d\[1\] " "    10.446      0.015     uTsu  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.219 " "Data Arrival Time  :     9.219" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.446 " "Data Required Time :    10.446" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.227  " "Slack              :     1.227 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.440  " "Path #1: Setup slack is 2.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[14\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.723     -2.723  R        clock network delay " "    -2.723     -2.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.723      2.000  F  iExt  FP1 " "    -0.723      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.723      0.000 FF    IC  FP1~input\|i " "    -0.723      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.009      0.732 FF  CELL  FP1~input\|o " "     0.009      0.732 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.151      3.142 FF    IC  input_detect\|horizontal~2\|datac " "     3.151      3.142 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      0.241 FF  CELL  input_detect\|horizontal~2\|combout " "     3.392      0.241 FF  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.331 FF    IC  input_detect\|count~0\|datad " "     3.723      0.331 FF    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.110 FF  CELL  input_detect\|count~0\|combout " "     3.833      0.110 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.354      0.521 FF    IC  input_detect\|Add1~2\|dataa " "     4.354      0.521 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.790      0.436 FR  CELL  input_detect\|Add1~2\|cout " "     4.790      0.436 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.790      0.000 RR    IC  input_detect\|Add1~4\|cin " "     4.790      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.848      0.058 RF  CELL  input_detect\|Add1~4\|cout " "     4.848      0.058 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.848      0.000 FF    IC  input_detect\|Add1~6\|cin " "     4.848      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.906      0.058 FR  CELL  input_detect\|Add1~6\|cout " "     4.906      0.058 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.906      0.000 RR    IC  input_detect\|Add1~8\|cin " "     4.906      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.964      0.058 RF  CELL  input_detect\|Add1~8\|cout " "     4.964      0.058 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.964      0.000 FF    IC  input_detect\|Add1~10\|cin " "     4.964      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.058 FR  CELL  input_detect\|Add1~10\|cout " "     5.022      0.058 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.000 RR    IC  input_detect\|Add1~12\|cin " "     5.022      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.080      0.058 RF  CELL  input_detect\|Add1~12\|cout " "     5.080      0.058 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.080      0.000 FF    IC  input_detect\|Add1~14\|cin " "     5.080      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.138      0.058 FR  CELL  input_detect\|Add1~14\|cout " "     5.138      0.058 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.138      0.000 RR    IC  input_detect\|Add1~16\|cin " "     5.138      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.196      0.058 RF  CELL  input_detect\|Add1~16\|cout " "     5.196      0.058 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.196      0.000 FF    IC  input_detect\|Add1~18\|cin " "     5.196      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.058 FR  CELL  input_detect\|Add1~18\|cout " "     5.254      0.058 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.000 RR    IC  input_detect\|Add1~20\|cin " "     5.254      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.312      0.058 RF  CELL  input_detect\|Add1~20\|cout " "     5.312      0.058 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.312      0.000 FF    IC  input_detect\|Add1~22\|cin " "     5.312      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.058 FR  CELL  input_detect\|Add1~22\|cout " "     5.370      0.058 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.000 RR    IC  input_detect\|Add1~24\|cin " "     5.370      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.428      0.058 RF  CELL  input_detect\|Add1~24\|cout " "     5.428      0.058 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.428      0.000 FF    IC  input_detect\|Add1~26\|cin " "     5.428      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.486      0.058 FR  CELL  input_detect\|Add1~26\|cout " "     5.486      0.058 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.486      0.000 RR    IC  input_detect\|Add1~28\|cin " "     5.486      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.437 RF  CELL  input_detect\|Add1~28\|combout " "     5.923      0.437 RF  CELL  input_detect\|Add1~28\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.506      0.583 FF    IC  input_detect\|count~3\|datac " "     6.506      0.583 FF    IC  input_detect\|count~3\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.747      0.241 FF  CELL  input_detect\|count~3\|combout " "     6.747      0.241 FF  CELL  input_detect\|count~3\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.747      0.000 FF    IC  input_detect\|\\horizontal:count\[14\]\|d " "     6.747      0.000 FF    IC  input_detect\|\\horizontal:count\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.838      0.091 FF  CELL  input_detect:input_detect\|\\horizontal:count\[14\] " "     6.838      0.091 FF  CELL  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.015      0.285  R        clock network delay " "     9.015      0.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.283      0.268           clock pessimism removed " "     9.283      0.268           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.263     -0.020           clock uncertainty " "     9.263     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.278      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[14\] " "     9.278      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.838 " "Data Arrival Time  :     6.838" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.278 " "Data Required Time :     9.278" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.440  " "Slack              :     2.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.660 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.660" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.660  " "Path #1: Setup slack is 12.660 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.238      0.238  R        clock network delay " "     0.238      0.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.437      0.199     uTco  vgaout:inst\|pixel\[2\] " "     0.437      0.199     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.437      0.000 RR  CELL  inst\|pixel\[2\]\|q " "     0.437      0.000 RR  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.679      0.242 RR    IC  inst\|vga_out\[2\]~4\|dataa " "     0.679      0.242 RR    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.033      0.354 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     1.033      0.354 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.584      1.551 RR    IC  VGAB0~output\|i " "     2.584      1.551 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.141      4.557 RR  CELL  VGAB0~output\|o " "     7.141      4.557 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.141      0.000 RR  CELL  VGAB0 " "     7.141      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.571     -3.429  R        clock network delay " "    21.571     -3.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.821      0.250           clock pessimism removed " "    21.821      0.250           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.801     -0.020           clock uncertainty " "    21.801     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.801     -2.000  R  oExt  VGAB0 " "    19.801     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.141 " "Data Arrival Time  :     7.141" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.801 " "Data Required Time :    19.801" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.660  " "Slack              :    12.660 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303458 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.223  " "Path #1: Hold slack is 0.223 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.266  R        clock network delay " "     1.357      0.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.556      0.199     uTco  sdram:inst1\|pixelOut\[8\] " "     1.556      0.199     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.556      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.556      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      0.533 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     2.089      0.533 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.152      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.152      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      1.012  R        clock network delay " "     2.103      1.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742     -0.361           clock pessimism removed " "     1.742     -0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.000           clock uncertainty " "     1.742      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.929      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.152 " "Data Arrival Time  :     2.152" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.929 " "Data Required Time :     1.929" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.223  " "Slack              :     0.223 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posx\[10\] " "From Node    : vgaout:inst\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posx\[10\] " "To Node      : vgaout:inst\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.165     -0.165  R        clock network delay " "    -0.165     -0.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.034      0.199     uTco  vgaout:inst\|\\bar:posx\[10\] " "     0.034      0.199     uTco  vgaout:inst\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.034      0.000 RR  CELL  inst\|\\bar:posx\[10\]\|q " "     0.034      0.000 RR  CELL  inst\|\\bar:posx\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.034      0.000 RR    IC  inst\|posx~12\|datac " "     0.034      0.000 RR    IC  inst\|posx~12\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.353      0.319 RR  CELL  inst\|posx~12\|combout " "     0.353      0.319 RR  CELL  inst\|posx~12\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.353      0.000 RR    IC  inst\|\\bar:posx\[10\]\|d " "     0.353      0.000 RR    IC  inst\|\\bar:posx\[10\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.412      0.059 RR  CELL  vgaout:inst\|\\bar:posx\[10\] " "     0.412      0.059 RR  CELL  vgaout:inst\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.240      0.240  R        clock network delay " "     0.240      0.240  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.102     -0.342           clock pessimism removed " "    -0.102     -0.342           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.102      0.000           clock uncertainty " "    -0.102      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.055      0.157      uTh  vgaout:inst\|\\bar:posx\[10\] " "     0.055      0.157      uTh  vgaout:inst\|\\bar:posx\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.412 " "Data Arrival Time  :     0.412" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.055 " "Data Required Time :     0.055" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:peak\[3\] " "From Node    : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:peak\[3\] " "To Node      : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.280      0.280  R        clock network delay " "     0.280      0.280  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.479      0.199     uTco  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.479      0.199     uTco  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.479      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q " "     0.479      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.479      0.000 RR    IC  input_detect\|peak~5\|datac " "     0.479      0.000 RR    IC  input_detect\|peak~5\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.798      0.319 RR  CELL  input_detect\|peak~5\|combout " "     0.798      0.319 RR  CELL  input_detect\|peak~5\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.798      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d " "     0.798      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.857      0.059 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.857      0.059 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.703  R        clock network delay " "     0.703      0.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.342     -0.361           clock pessimism removed " "     0.342     -0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.342      0.000           clock uncertainty " "     0.342      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.499      0.157      uTh  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.499      0.157      uTh  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.857 " "Data Arrival Time  :     0.857" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.499 " "Data Required Time :     0.499" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.760 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.760" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303469 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.760  " "Path #1: Recovery slack is 6.760 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.792      0.701  R        clock network delay " "     1.792      0.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.991      0.199     uTco  sdram:inst1\|rowLoadAck " "     1.991      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.991      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.991      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.012      1.021 FF    IC  inst\|load_req\|clrn " "     3.012      1.021 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.684 FR  CELL  vgaout:inst\|load_req " "     3.696      0.684 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.100      0.279  R        clock network delay " "    10.100      0.279  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.461      0.361           clock pessimism removed " "    10.461      0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.441     -0.020           clock uncertainty " "    10.441     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.456      0.015     uTsu  vgaout:inst\|load_req " "    10.456      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.696 " "Data Arrival Time  :     3.696" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.456 " "Data Required Time :    10.456" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.760  " "Slack              :     6.760 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.536 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.536" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.536  " "Path #1: Removal slack is 1.536 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.369      0.278  R        clock network delay " "     1.369      0.278  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.199     uTco  sdram:inst1\|rowLoadAck " "     1.568      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.568      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.916 RR    IC  inst\|load_req\|clrn " "     2.484      0.916 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.124      0.640 RF  CELL  vgaout:inst\|load_req " "     3.124      0.640 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.792      0.701  R        clock network delay " "     1.792      0.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.431     -0.361           clock pessimism removed " "     1.431     -0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.431      0.000           clock uncertainty " "     1.431      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      0.157      uTh  vgaout:inst\|load_req " "     1.588      0.157      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.124 " "Data Arrival Time  :     3.124" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.588 " "Data Required Time :     1.588" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.536  " "Slack              :     1.536 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303474 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.103 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.103" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303476 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303476 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.103  " "Path #1: slack is 4.103 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.935      0.479 RR  CELL  CLOCK_50~input\|o " "     5.935      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.269      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.269      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.733     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.733     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.733      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     2.733      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.607      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.607      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.607      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.607      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.622      1.015 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.622      1.015 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.496      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.496      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.300      0.479 RR  CELL  CLOCK_50~input\|o " "    10.300      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.541      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.541      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.830     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.830     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.830      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     6.830      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.644      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.644      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.644      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.644      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.610      0.966 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.610      0.966 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.408      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.408      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.829      0.421           clock pessimism removed " "    10.829      0.421           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.333 " "Actual Width     :     4.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.103 " "Slack            :     4.103" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303478 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303479 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303479 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.115  " "Path #1: slack is 4.115 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[0\] " "Node             : input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.479      0.479 RR  CELL  CLOCK_50~input\|o " "     0.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.813      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.813      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.723     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.723     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.723      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.723      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.833      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.833      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.833      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.833      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.189      1.022 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     0.189      1.022 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.708      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     0.708      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.844      0.479 RR  CELL  CLOCK_50~input\|o " "     4.844      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.085      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.085      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.374     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.374     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.374      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.374      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.173      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.173      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.173      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.173      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.159      0.986 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     4.159      0.986 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.616      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     4.616      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.039      0.423           clock pessimism removed " "     5.039      0.423           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.331 " "Actual Width     :     4.331" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.115 " "Slack            :     4.115" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303482 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.747 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.747" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303483 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303483 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.747  " "Path #1: slack is 9.747 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.732      0.732 FF  CELL  CLOCK_50~input\|o " "    10.732      0.732 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.479      0.479 RR  CELL  CLOCK_50~input\|o " "    20.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.747 " "Actual Width     :     9.747" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.747 " "Slack            :     9.747" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303485 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303486 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303486 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.246  " "Path #1: slack is 12.246 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posx\[0\] " "Node             : vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.479      0.479 RR  CELL  CLOCK_50~input\|o " "     0.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.357      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.357      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.179     -5.536 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -3.179     -5.536 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.179      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -3.179      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.283      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.283      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.283      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.283      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.279      1.004 RR    IC  inst\|\\bar:posx\[0\]\|clk " "    -0.279      1.004 RR    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.240      0.519 RR  CELL  vgaout:inst\|\\bar:posx\[0\] " "     0.240      0.519 RR  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.979      0.479 RR  CELL  CLOCK_50~input\|o " "    12.979      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.782      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.782      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.071     -5.711 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.071     -5.711 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.071      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.071      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.874      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    10.874      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.874      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    10.874      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.841      0.967 FF    IC  inst\|\\bar:posx\[0\]\|clk " "    11.841      0.967 FF    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.298      0.457 FF  CELL  vgaout:inst\|\\bar:posx\[0\] " "    12.298      0.457 FF  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.702      0.404           clock pessimism removed " "    12.702      0.404           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.462 " "Actual Width     :    12.462" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.246 " "Slack            :    12.246" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711303488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453711303490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1453711303519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1453711304046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.065 " "Worst-case setup slack is 2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.065               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.065               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.960               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.960               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.746               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.746               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.220               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.968 " "Worst-case recovery slack is 6.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.968               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.968               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.397 " "Worst-case removal slack is 1.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.397               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.110 " "Worst-case minimum pulse width slack is 4.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 CLOCK_50  " "    9.708               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.243               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.243               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.065 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.065  " "Path #1: Setup slack is 2.065 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[4\] " "From Node    : adc:inst2\|pixel_adc\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[1\] " "To Node      : genlock:inst4\|pixel_d\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.749      0.658  R        clock network delay " "     1.749      0.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.180     uTco  adc:inst2\|pixel_adc\[4\] " "     1.929      0.180     uTco  adc:inst2\|pixel_adc\[4\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 219 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q " "     1.929      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 219 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.379      0.450 FF    IC  inst4\|LessThan2~0\|datac " "     2.379      0.450 FF    IC  inst4\|LessThan2~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 818 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.595      0.216 FF  CELL  inst4\|LessThan2~0\|combout " "     2.595      0.216 FF  CELL  inst4\|LessThan2~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 818 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.660 FF    IC  inst4\|Mux0~40\|datab " "     3.255      0.660 FF    IC  inst4\|Mux0~40\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.579      0.324 FF  CELL  inst4\|Mux0~40\|combout " "     3.579      0.324 FF  CELL  inst4\|Mux0~40\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.800      0.221 FF    IC  inst4\|Mux0~41\|dataa " "     3.800      0.221 FF    IC  inst4\|Mux0~41\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.123      0.323 FF  CELL  inst4\|Mux0~41\|combout " "     4.123      0.323 FF  CELL  inst4\|Mux0~41\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 712 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.623      0.500 FF    IC  inst4\|a_pixel~53\|datab " "     4.623      0.500 FF    IC  inst4\|a_pixel~53\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.947      0.324 FF  CELL  inst4\|a_pixel~53\|combout " "     4.947      0.324 FF  CELL  inst4\|a_pixel~53\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.161      0.214 FF    IC  inst4\|a_pixel~54\|datab " "     5.161      0.214 FF    IC  inst4\|a_pixel~54\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.485      0.324 FF  CELL  inst4\|a_pixel~54\|combout " "     5.485      0.324 FF  CELL  inst4\|a_pixel~54\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.066      0.581 FF    IC  inst4\|a_pixel~57\|dataa " "     6.066      0.581 FF    IC  inst4\|a_pixel~57\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.389      0.323 FF  CELL  inst4\|a_pixel~57\|combout " "     6.389      0.323 FF  CELL  inst4\|a_pixel~57\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.688      0.299 FF    IC  inst4\|a_pixel~62\|datad " "     6.688      0.299 FF    IC  inst4\|a_pixel~62\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.783      0.095 FF  CELL  inst4\|a_pixel~62\|combout " "     6.783      0.095 FF  CELL  inst4\|a_pixel~62\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 659 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.119      0.336 FF    IC  inst4\|Mux43~0\|datac " "     7.119      0.336 FF    IC  inst4\|Mux43~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.335      0.216 FF  CELL  inst4\|Mux43~0\|combout " "     7.335      0.216 FF  CELL  inst4\|Mux43~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.523      0.188 FF    IC  inst4\|Mux43~2\|datac " "     7.523      0.188 FF    IC  inst4\|Mux43~2\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.739      0.216 FF  CELL  inst4\|Mux43~2\|combout " "     7.739      0.216 FF  CELL  inst4\|Mux43~2\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.955      0.216 FF    IC  inst4\|Mux43~3\|datab " "     7.955      0.216 FF    IC  inst4\|Mux43~3\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.279      0.324 FF  CELL  inst4\|Mux43~3\|combout " "     8.279      0.324 FF  CELL  inst4\|Mux43~3\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.279      0.000 FF    IC  inst4\|pixel_d\[1\]\|d " "     8.279      0.000 FF    IC  inst4\|pixel_d\[1\]\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.357      0.078 FF  CELL  genlock:inst4\|pixel_d\[1\] " "     8.357      0.078 FF  CELL  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.108      0.287  R        clock network delay " "    10.108      0.287  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.427      0.319           clock pessimism removed " "    10.427      0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.407     -0.020           clock uncertainty " "    10.407     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.422      0.015     uTsu  genlock:inst4\|pixel_d\[1\] " "    10.422      0.015     uTsu  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 658 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.357 " "Data Arrival Time  :     8.357" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.422 " "Data Required Time :    10.422" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.065  " "Slack              :     2.065 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.960 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.960" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.960  " "Path #1: Setup slack is 2.960 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[14\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.375     -2.375  R        clock network delay " "    -2.375     -2.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.375      2.000  F  iExt  FP1 " "    -0.375      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.375      0.000 FF    IC  FP1~input\|i " "    -0.375      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.333      0.708 FF  CELL  FP1~input\|o " "     0.333      0.708 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      2.696 FF    IC  input_detect\|horizontal~2\|datac " "     3.029      2.696 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.215 FF  CELL  input_detect\|horizontal~2\|combout " "     3.244      0.215 FF  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.295 FF    IC  input_detect\|count~0\|datad " "     3.539      0.295 FF    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.095 FF  CELL  input_detect\|count~0\|combout " "     3.634      0.095 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.108      0.474 FF    IC  input_detect\|Add1~2\|dataa " "     4.108      0.474 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.484      0.376 FR  CELL  input_detect\|Add1~2\|cout " "     4.484      0.376 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.484      0.000 RR    IC  input_detect\|Add1~4\|cin " "     4.484      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      0.050 RF  CELL  input_detect\|Add1~4\|cout " "     4.534      0.050 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      0.000 FF    IC  input_detect\|Add1~6\|cin " "     4.534      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      0.050 FR  CELL  input_detect\|Add1~6\|cout " "     4.584      0.050 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      0.000 RR    IC  input_detect\|Add1~8\|cin " "     4.584      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.634      0.050 RF  CELL  input_detect\|Add1~8\|cout " "     4.634      0.050 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.634      0.000 FF    IC  input_detect\|Add1~10\|cin " "     4.634      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.050 FR  CELL  input_detect\|Add1~10\|cout " "     4.684      0.050 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.000 RR    IC  input_detect\|Add1~12\|cin " "     4.684      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.734      0.050 RF  CELL  input_detect\|Add1~12\|cout " "     4.734      0.050 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.734      0.000 FF    IC  input_detect\|Add1~14\|cin " "     4.734      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.784      0.050 FR  CELL  input_detect\|Add1~14\|cout " "     4.784      0.050 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.784      0.000 RR    IC  input_detect\|Add1~16\|cin " "     4.784      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.050 RF  CELL  input_detect\|Add1~16\|cout " "     4.834      0.050 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.000 FF    IC  input_detect\|Add1~18\|cin " "     4.834      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.050 FR  CELL  input_detect\|Add1~18\|cout " "     4.884      0.050 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.000 RR    IC  input_detect\|Add1~20\|cin " "     4.884      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.934      0.050 RF  CELL  input_detect\|Add1~20\|cout " "     4.934      0.050 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.934      0.000 FF    IC  input_detect\|Add1~22\|cin " "     4.934      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.984      0.050 FR  CELL  input_detect\|Add1~22\|cout " "     4.984      0.050 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.984      0.000 RR    IC  input_detect\|Add1~24\|cin " "     4.984      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.034      0.050 RF  CELL  input_detect\|Add1~24\|cout " "     5.034      0.050 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.034      0.000 FF    IC  input_detect\|Add1~26\|cin " "     5.034      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.084      0.050 FR  CELL  input_detect\|Add1~26\|cout " "     5.084      0.050 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.084      0.000 RR    IC  input_detect\|Add1~28\|cin " "     5.084      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.408 RR  CELL  input_detect\|Add1~28\|combout " "     5.492      0.408 RR  CELL  input_detect\|Add1~28\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.015      0.523 RR    IC  input_detect\|count~3\|datac " "     6.015      0.523 RR    IC  input_detect\|count~3\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.235      0.220 RR  CELL  input_detect\|count~3\|combout " "     6.235      0.220 RR  CELL  input_detect\|count~3\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.235      0.000 RR    IC  input_detect\|\\horizontal:count\[14\]\|d " "     6.235      0.000 RR    IC  input_detect\|\\horizontal:count\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.302      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[14\] " "     6.302      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.030      0.300  R        clock network delay " "     9.030      0.300  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.267      0.237           clock pessimism removed " "     9.267      0.237           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.247     -0.020           clock uncertainty " "     9.247     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.262      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[14\] " "     9.262      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.302 " "Data Arrival Time  :     6.302" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.262 " "Data Required Time :     9.262" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.960  " "Slack              :     2.960 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.746 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.746" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.746  " "Path #1: Setup slack is 13.746 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.269  R        clock network delay " "     0.269      0.269  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.449      0.180     uTco  vgaout:inst\|pixel\[2\] " "     0.449      0.180     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.449      0.000 RR  CELL  inst\|pixel\[2\]\|q " "     0.449      0.000 RR  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.669      0.220 RR    IC  inst\|vga_out\[2\]~4\|dataa " "     0.669      0.220 RR    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.318 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     0.987      0.318 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.431      1.444 RR    IC  VGAB0~output\|i " "     2.431      1.444 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.464      4.033 RR  CELL  VGAB0~output\|o " "     6.464      4.033 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.464      0.000 RR  CELL  VGAB0 " "     6.464      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.009     -2.991  R        clock network delay " "    22.009     -2.991  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.230      0.221           clock pessimism removed " "    22.230      0.221           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.210     -0.020           clock uncertainty " "    22.210     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210     -2.000  R  oExt  VGAB0 " "    20.210     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.464 " "Data Arrival Time  :     6.464" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.210 " "Data Required Time :    20.210" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.746  " "Slack              :    13.746 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304560 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.220  " "Path #1: Hold slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.374      0.283  R        clock network delay " "     1.374      0.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.554      0.180     uTco  sdram:inst1\|pixelOut\[8\] " "     1.554      0.180     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.554      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.554      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.491 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     2.045      0.491 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.109      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.109      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      0.948  R        clock network delay " "     2.039      0.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720     -0.319           clock pessimism removed " "     1.720     -0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000           clock uncertainty " "     1.720      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.889      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.889      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.109 " "Data Arrival Time  :     2.109" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.889 " "Data Required Time :     1.889" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Slack              :     0.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304565 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304565 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.311  " "Path #1: Hold slack is 0.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.090     -0.090  R        clock network delay " "    -0.090     -0.090  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.090      0.180     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.090      0.180     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.090      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q " "     0.090      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.090      0.000 FF    IC  inst\|posy~5\|datac " "     0.090      0.000 FF    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.364      0.274 FF  CELL  inst\|posy~5\|combout " "     0.364      0.274 FF  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.364      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d " "     0.364      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.421      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.421      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.269  R        clock network delay " "     0.269      0.269  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.034     -0.303           clock pessimism removed " "    -0.034     -0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.034      0.000           clock uncertainty " "    -0.034      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.144      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.110      0.144      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.421 " "Data Arrival Time  :     0.421" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.110 " "Data Required Time :     0.110" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.311  " "Slack              :     0.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:peak\[3\] " "From Node    : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:peak\[3\] " "To Node      : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.296      0.296  R        clock network delay " "     0.296      0.296  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.476      0.180     uTco  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.476      0.180     uTco  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.476      0.000 FF  CELL  input_detect\|\\vertical:peak\[3\]\|q " "     0.476      0.000 FF  CELL  input_detect\|\\vertical:peak\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.476      0.000 FF    IC  input_detect\|peak~5\|datac " "     0.476      0.000 FF    IC  input_detect\|peak~5\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.750      0.274 FF  CELL  input_detect\|peak~5\|combout " "     0.750      0.274 FF  CELL  input_detect\|peak~5\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.750      0.000 FF    IC  input_detect\|\\vertical:peak\[3\]\|d " "     0.750      0.000 FF    IC  input_detect\|\\vertical:peak\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.807      0.057 FF  CELL  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.807      0.057 FF  CELL  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.670      0.670  R        clock network delay " "     0.670      0.670  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.351     -0.319           clock pessimism removed " "     0.351     -0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.351      0.000           clock uncertainty " "     0.351      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.495      0.144      uTh  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.495      0.144      uTh  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.807 " "Data Arrival Time  :     0.807" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.495 " "Data Required Time :     0.495" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.968 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.968" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.968  " "Path #1: Recovery slack is 6.968 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.669  R        clock network delay " "     1.760      0.669  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.180     uTco  sdram:inst1\|rowLoadAck " "     1.940      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.940      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.848      0.908 FF    IC  inst\|load_req\|clrn " "     2.848      0.908 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      0.614 FR  CELL  vgaout:inst\|load_req " "     3.462      0.614 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.116      0.295  R        clock network delay " "    10.116      0.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.435      0.319           clock pessimism removed " "    10.435      0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.415     -0.020           clock uncertainty " "    10.415     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.430      0.015     uTsu  vgaout:inst\|load_req " "    10.430      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.462 " "Data Arrival Time  :     3.462" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.430 " "Data Required Time :    10.430" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.968  " "Slack              :     6.968 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.397 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.397  " "Path #1: Removal slack is 1.397 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.386      0.295  R        clock network delay " "     1.386      0.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.180     uTco  sdram:inst1\|rowLoadAck " "     1.566      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.566      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.413      0.847 RR    IC  inst\|load_req\|clrn " "     2.413      0.847 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      0.569 RF  CELL  vgaout:inst\|load_req " "     2.982      0.569 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.669  R        clock network delay " "     1.760      0.669  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.441     -0.319           clock pessimism removed " "     1.441     -0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.441      0.000           clock uncertainty " "     1.441      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.144      uTh  vgaout:inst\|load_req " "     1.585      0.144      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.982 " "Data Arrival Time  :     2.982" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.585 " "Data Required Time :     1.585" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.397  " "Slack              :     1.397 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304577 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304578 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304578 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304578 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304578 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.110  " "Path #1: slack is 4.110 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.915      0.459 RR  CELL  CLOCK_50~input\|o " "     5.915      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.993      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.993      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.081     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.081     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.081      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.081      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.749      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.749      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.749      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.749      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.637      0.888 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.637      0.888 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.424      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.424      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.280      0.459 RR  CELL  CLOCK_50~input\|o " "    10.280      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.275      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.275      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.209     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.209     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.674      0.847 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.674      0.847 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.387      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.387      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.764      0.377           clock pessimism removed " "    10.764      0.377           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.340 " "Actual Width     :     4.340" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.110 " "Slack            :     4.110" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304581 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304582 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304582 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304582 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304582 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\vertical:peak\[0\] " "Node             : input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.459      0.459 RR  CELL  CLOCK_50~input\|o " "     0.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.537      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.537      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.375     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.375     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.375      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.375      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.690      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.690      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.690      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.690      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.200      0.890 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     0.200      0.890 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.670      0.470 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     0.670      0.470 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.824      0.459 RR  CELL  CLOCK_50~input\|o " "     4.824      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.819      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.819      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.753     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.753     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.753      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.753      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.354      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.354      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.213      0.859 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     4.213      0.859 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.625      0.412 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     4.625      0.412 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.998      0.373           clock pessimism removed " "     4.998      0.373           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.328 " "Actual Width     :     4.328" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304584 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.708 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.708" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304585 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304585 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304585 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304585 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.708  " "Path #1: slack is 9.708 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.708      0.708 FF  CELL  CLOCK_50~input\|o " "    10.708      0.708 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.763      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.763      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.914     -4.849 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.914     -4.849 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.914      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.914      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.459      0.459 RR  CELL  CLOCK_50~input\|o " "    20.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.454      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.454      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.388     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.388     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.622      0.234           clock pessimism removed " "    17.622      0.234           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.708 " "Actual Width     :     9.708" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.708 " "Slack            :     9.708" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304587 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.243 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.243" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304589 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304589 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.243  " "Path #1: slack is 12.243 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posx\[0\] " "Node             : vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.459      0.459 RR  CELL  CLOCK_50~input\|o " "     0.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.142      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.142      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.770     -4.912 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.770     -4.912 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.770      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.770      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.080      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.080      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.080      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.080      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.200      0.880 RR    IC  inst\|\\bar:posx\[0\]\|clk " "    -0.200      0.880 RR    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.270      0.470 RR  CELL  vgaout:inst\|\\bar:posx\[0\] " "     0.270      0.470 RR  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.959      0.459 RR  CELL  CLOCK_50~input\|o " "    12.959      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.575      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.575      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.509     -5.066 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.509     -5.066 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.509      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.509      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.113      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.113      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.113      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.113      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.960      0.847 FF    IC  inst\|\\bar:posx\[0\]\|clk " "    11.960      0.847 FF    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.372      0.412 FF  CELL  vgaout:inst\|\\bar:posx\[0\] " "    12.372      0.412 FF  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.729      0.357           clock pessimism removed " "    12.729      0.357           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.459 " "Actual Width     :    12.459" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.243 " "Slack            :    12.243" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304591 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453711304593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.011 " "Worst-case setup slack is 4.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.011               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.011               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.223               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.223               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.470               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.470               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.095               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.568 " "Worst-case recovery slack is 7.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.568               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.568               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.857 " "Worst-case removal slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.857               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.115 " "Worst-case minimum pulse width slack is 4.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.256               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.256               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711304865 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.011 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.011  " "Path #1: Setup slack is 4.011 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[14\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.747     -1.747  R        clock network delay " "    -1.747     -1.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      2.000  F  iExt  FP1 " "     0.253      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      0.000 FF    IC  FP1~input\|i " "     0.253      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.957      0.704 FF  CELL  FP1~input\|o " "     0.957      0.704 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.832      1.875 FF    IC  input_detect\|horizontal~2\|datac " "     2.832      1.875 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.133 FF  CELL  input_detect\|horizontal~2\|combout " "     2.965      0.133 FF  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.151      0.186 FF    IC  input_detect\|count~0\|datad " "     3.151      0.186 FF    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.063 FF  CELL  input_detect\|count~0\|combout " "     3.214      0.063 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.305 FF    IC  input_detect\|Add1~2\|dataa " "     3.519      0.305 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.250 FR  CELL  input_detect\|Add1~2\|cout " "     3.769      0.250 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.000 RR    IC  input_detect\|Add1~4\|cin " "     3.769      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.034 RF  CELL  input_detect\|Add1~4\|cout " "     3.803      0.034 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.000 FF    IC  input_detect\|Add1~6\|cin " "     3.803      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.034 FR  CELL  input_detect\|Add1~6\|cout " "     3.837      0.034 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000 RR    IC  input_detect\|Add1~8\|cin " "     3.837      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.034 RF  CELL  input_detect\|Add1~8\|cout " "     3.871      0.034 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.000 FF    IC  input_detect\|Add1~10\|cin " "     3.871      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      0.034 FR  CELL  input_detect\|Add1~10\|cout " "     3.905      0.034 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      0.000 RR    IC  input_detect\|Add1~12\|cin " "     3.905      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.939      0.034 RF  CELL  input_detect\|Add1~12\|cout " "     3.939      0.034 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.939      0.000 FF    IC  input_detect\|Add1~14\|cin " "     3.939      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.034 FR  CELL  input_detect\|Add1~14\|cout " "     3.973      0.034 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.000 RR    IC  input_detect\|Add1~16\|cin " "     3.973      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.007      0.034 RF  CELL  input_detect\|Add1~16\|cout " "     4.007      0.034 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.007      0.000 FF    IC  input_detect\|Add1~18\|cin " "     4.007      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.041      0.034 FR  CELL  input_detect\|Add1~18\|cout " "     4.041      0.034 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.041      0.000 RR    IC  input_detect\|Add1~20\|cin " "     4.041      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.034 RF  CELL  input_detect\|Add1~20\|cout " "     4.075      0.034 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.000 FF    IC  input_detect\|Add1~22\|cin " "     4.075      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.109      0.034 FR  CELL  input_detect\|Add1~22\|cout " "     4.109      0.034 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.109      0.000 RR    IC  input_detect\|Add1~24\|cin " "     4.109      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.143      0.034 RF  CELL  input_detect\|Add1~24\|cout " "     4.143      0.034 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.143      0.000 FF    IC  input_detect\|Add1~26\|cin " "     4.143      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.177      0.034 FR  CELL  input_detect\|Add1~26\|cout " "     4.177      0.034 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.177      0.000 RR    IC  input_detect\|Add1~28\|cin " "     4.177      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.411      0.234 RF  CELL  input_detect\|Add1~28\|combout " "     4.411      0.234 RF  CELL  input_detect\|Add1~28\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.335 FF    IC  input_detect\|count~3\|datac " "     4.746      0.335 FF    IC  input_detect\|count~3\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.879      0.133 FF  CELL  input_detect\|count~3\|combout " "     4.879      0.133 FF  CELL  input_detect\|count~3\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.879      0.000 FF    IC  input_detect\|\\horizontal:count\[14\]\|d " "     4.879      0.000 FF    IC  input_detect\|\\horizontal:count\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.929      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[14\] " "     4.929      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.790      0.060  R        clock network delay " "     8.790      0.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.953      0.163           clock pessimism removed " "     8.953      0.163           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.933     -0.020           clock uncertainty " "     8.933     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.940      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[14\] " "     8.940      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.929 " "Data Arrival Time  :     4.929" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.940 " "Data Required Time :     8.940" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.011  " "Slack              :     4.011 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.223 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.223" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.223  " "Path #1: Setup slack is 4.223 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP5 " "From Node    : FP5" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.656     -1.747  R        clock network delay " "    -0.656     -1.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      2.000  F  iExt  FP5 " "     1.344      2.000  F  iExt  FP5" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      0.000 FF    IC  FP5~input\|i " "     1.344      0.000 FF    IC  FP5~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      0.704 FF  CELL  FP5~input\|o " "     2.048      0.704 FF  CELL  FP5~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.508      2.460 FF    IC  inst4\|Mux46~0\|dataa " "     4.508      2.460 FF    IC  inst4\|Mux46~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 939 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.712      0.204 FF  CELL  inst4\|Mux46~0\|combout " "     4.712      0.204 FF  CELL  inst4\|Mux46~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 939 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.848      0.136 FF    IC  inst4\|Mux46~1\|dataa " "     4.848      0.136 FF    IC  inst4\|Mux46~1\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 939 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.052      0.204 FF  CELL  inst4\|Mux46~1\|combout " "     5.052      0.204 FF  CELL  inst4\|Mux46~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 939 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.949      0.897 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portadatain\[0\] " "     5.949      0.897 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portadatain\[0\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.999      0.050 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "     5.999      0.050 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.050      0.229  R        clock network delay " "    10.050      0.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.213      0.163           clock pessimism removed " "    10.213      0.163           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.193     -0.020           clock uncertainty " "    10.193     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.222      0.029     uTsu  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "    10.222      0.029     uTsu  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.999 " "Data Arrival Time  :     5.999" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.222 " "Data Required Time :    10.222" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.223  " "Slack              :     4.223 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.470 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.470  " "Path #1: Setup slack is 16.470 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.017      0.017  R        clock network delay " "     0.017      0.017  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.122      0.105     uTco  vgaout:inst\|pixel\[2\] " "     0.122      0.105     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.122      0.000 RR  CELL  inst\|pixel\[2\]\|q " "     0.122      0.000 RR  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.251      0.129 RR    IC  inst\|vga_out\[2\]~4\|dataa " "     0.251      0.129 RR    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446      0.195 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     0.446      0.195 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.299      0.853 RR    IC  VGAB0~output\|i " "     1.299      0.853 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      3.177 RR  CELL  VGAB0~output\|o " "     4.476      3.177 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.000 RR  CELL  VGAB0 " "     4.476      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.814     -2.186  R        clock network delay " "    22.814     -2.186  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      0.152           clock pessimism removed " "    22.966      0.152           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.946     -0.020           clock uncertainty " "    22.946     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946     -2.000  R  oExt  VGAB0 " "    20.946     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.476 " "Data Arrival Time  :     4.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.946 " "Data Required Time :    20.946" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.470  " "Slack              :    16.470 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.095 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.095  " "Path #1: Hold slack is 0.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      0.046  R        clock network delay " "     1.137      0.046  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.105     uTco  sdram:inst1\|pixelOut\[8\] " "     1.242      0.105     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.242      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.525      0.283 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     1.525      0.283 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.561      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.561      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      0.490  R        clock network delay " "     1.581      0.490  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.362     -0.219           clock pessimism removed " "     1.362     -0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.362      0.000           clock uncertainty " "     1.362      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.466      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.466      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.561 " "Data Arrival Time  :     1.561" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.466 " "Data Required Time :     1.466" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.095  " "Slack              :     0.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305231 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:peak\[3\] " "From Node    : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:peak\[3\] " "To Node      : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.056      0.056  R        clock network delay " "     0.056      0.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.161      0.105     uTco  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.161      0.105     uTco  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.161      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q " "     0.161      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.161      0.000 RR    IC  input_detect\|peak~5\|datac " "     0.161      0.000 RR    IC  input_detect\|peak~5\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.332      0.171 RR  CELL  input_detect\|peak~5\|combout " "     0.332      0.171 RR  CELL  input_detect\|peak~5\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.332      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d " "     0.332      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.363      0.031 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.363      0.031 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.311      0.311  R        clock network delay " "     0.311      0.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.093     -0.218           clock pessimism removed " "     0.093     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.093      0.000           clock uncertainty " "     0.093      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.177      0.084      uTh  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.177      0.084      uTh  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.363 " "Data Arrival Time  :     0.363" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.177 " "Data Required Time :     0.177" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.228     -0.228  R        clock network delay " "    -0.228     -0.228  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.123      0.105     uTco  vgaout:inst\|\\bar:posy\[2\] " "    -0.123      0.105     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.123      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q " "    -0.123      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.123      0.000 RR    IC  inst\|posy~5\|datac " "    -0.123      0.000 RR    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.048      0.171 RR  CELL  inst\|posy~5\|combout " "     0.048      0.171 RR  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.048      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d " "     0.048      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.079      0.031 RR  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.079      0.031 RR  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.017      0.017  R        clock network delay " "     0.017      0.017  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.191     -0.208           clock pessimism removed " "    -0.191     -0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.191      0.000           clock uncertainty " "    -0.191      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.107      0.084      uTh  vgaout:inst\|\\bar:posy\[2\] " "    -0.107      0.084      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.079 " "Data Arrival Time  :     0.079" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.107 " "Data Required Time :    -0.107" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305239 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.568 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.568" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.568  " "Path #1: Recovery slack is 7.568 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.399      0.308  R        clock network delay " "     1.399      0.308  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.504      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.504      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      0.618 FF    IC  inst\|load_req\|clrn " "     2.122      0.618 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.391 FR  CELL  vgaout:inst\|load_req " "     2.513      0.391 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.875      0.054  R        clock network delay " "     9.875      0.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.094      0.219           clock pessimism removed " "    10.094      0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.074     -0.020           clock uncertainty " "    10.074     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.081      0.007     uTsu  vgaout:inst\|load_req " "    10.081      0.007     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.513 " "Data Arrival Time  :     2.513" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.081 " "Data Required Time :    10.081" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.568  " "Slack              :     7.568 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.857 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.857  " "Path #1: Removal slack is 0.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.053  R        clock network delay " "     1.144      0.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.249      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.249      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.249      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.249      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.756      0.507 RR    IC  inst\|load_req\|clrn " "     1.756      0.507 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      0.366 RF  CELL  vgaout:inst\|load_req " "     2.122      0.366 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.400      0.309  R        clock network delay " "     1.400      0.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181     -0.219           clock pessimism removed " "     1.181     -0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000           clock uncertainty " "     1.181      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.084      uTh  vgaout:inst\|load_req " "     1.265      0.084      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.122 " "Data Arrival Time  :     2.122" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.265 " "Data Required Time :     1.265" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.857  " "Slack              :     0.857 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305245 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305247 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305247 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305247 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305247 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.115  " "Path #1: slack is 4.115 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.609      0.153 RR  CELL  CLOCK_50~input\|o " "     5.609      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.020      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.020      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.709     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.709     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.709      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.709      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.842      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.842      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.842      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.842      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.473      0.631 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.473      0.631 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.961      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     5.961      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.974      0.153 RR  CELL  CLOCK_50~input\|o " "     9.974      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.329      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.329      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.911     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.911     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.911      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.911      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.003      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     9.003      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     9.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.599      0.596 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.599      0.596 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.047      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.047      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.306      0.259           clock pessimism removed " "    10.306      0.259           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.345 " "Actual Width     :     4.345" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.115 " "Slack            :     4.115" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305249 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305250 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305250 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.149  " "Path #1: slack is 4.149 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[0\] " "Node             : input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.153      0.153 RR  CELL  CLOCK_50~input\|o " "     0.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.564      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.564      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.747     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.747     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.747      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.747      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.610      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.610      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.610      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.610      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.020      0.630 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     0.020      0.630 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.315      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     0.315      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.518      0.153 RR  CELL  CLOCK_50~input\|o " "     4.518      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.873      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     5.873      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.455     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.455     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.455      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.455      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.543      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.543      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.543      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.543      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.158      0.615 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     4.158      0.615 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.425      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     4.425      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.680      0.255           clock pessimism removed " "     4.680      0.255           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.365 " "Actual Width     :     4.365" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.149 " "Slack            :     4.149" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305253 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.416 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.416" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305254 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305254 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305254 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305254 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.416  " "Path #1: slack is 9.416 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.704      0.704 FF  CELL  CLOCK_50~input\|o " "    10.704      0.704 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.818      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.818      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.548     -3.270 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.548     -3.270 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.548      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.548      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.153      0.153 RR  CELL  CLOCK_50~input\|o " "    20.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.964      0.150           clock pessimism removed " "    17.964      0.150           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.416 " "Actual Width     :     9.416" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.416 " "Slack            :     9.416" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305256 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.256 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.256" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305258 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305258 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305258 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305258 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.256  " "Path #1: slack is 12.256 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.653      0.153 RR  CELL  CLOCK_50~input\|o " "    12.653      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.777      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    13.777      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.466     -3.311 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.466     -3.311 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.466      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    10.466      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.602      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.602      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.602      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.602      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.220      0.618 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.220      0.618 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.667      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    12.667      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLOCK_50 " "    25.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  CLOCK_50~input\|i " "    25.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.153      0.153 RR  CELL  CLOCK_50~input\|o " "    25.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    26.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    22.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    22.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.909      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    23.909      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.909      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    23.909      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.495      0.586 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.495      0.586 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.911      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    24.911      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.153      0.242           clock pessimism removed " "    25.153      0.242           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.486 " "Actual Width     :    12.486" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.256 " "Slack            :    12.256" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711305260 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453711305694 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453711305694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711305966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:41:45 2016 " "Processing ended: Mon Jan 25 00:41:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711305966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711305966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711305966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453711305966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453711308215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711308219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:41:48 2016 " "Processing started: Mon Jan 25 00:41:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711308219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453711308219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453711308219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_6_1200mv_85c_slow.vho C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_6_1200mv_85c_slow.vho in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711308895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_6_1200mv_0c_slow.vho C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_6_1200mv_0c_slow.vho in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_min_1200mv_0c_fast.vho C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_min_1200mv_0c_fast.vho in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga.vho C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga.vho in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_6_1200mv_85c_vhd_slow.sdo C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_6_1200mv_85c_vhd_slow.sdo in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_6_1200mv_0c_vhd_slow.sdo C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_6_1200mv_0c_vhd_slow.sdo in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_min_1200mv_0c_vhd_fast.sdo C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_min_1200mv_0c_vhd_fast.sdo in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgb2vga_vhd.sdo C:/src/rgb2vga/vhdl/simulation/modelsim/ simulation " "Generated file rgb2vga_vhd.sdo in folder \"C:/src/rgb2vga/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453711309953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711310033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:41:50 2016 " "Processing ended: Mon Jan 25 00:41:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711310033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711310033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711310033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453711310033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453711310714 ""}
