// Seed: 3262796639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  reg  id_6;
  initial
    forever begin
      assign id_5[1] = id_6;
    end
  wire id_7;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_8 = 1;
  assign id_6 = ~id_8;
  wire id_9;
  assign id_6[1] = (id_5);
  assign id_8 = id_3;
  module_0(
      id_4, id_9, id_5, id_9
  );
  integer id_10;
endmodule
