-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer2_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    layer2_out_ce0 : OUT STD_LOGIC;
    layer2_out_we0 : OUT STD_LOGIC;
    layer2_out_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    layer1_out_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    layer1_out_ce0 : OUT STD_LOGIC;
    layer1_out_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    grp_fu_179_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_ce : OUT STD_LOGIC;
    grp_fu_187_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_187_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_187_p_ce : OUT STD_LOGIC;
    grp_fu_183_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_183_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_183_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_183_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_183_p_ce : OUT STD_LOGIC );
end;


architecture behav of dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_3B8254DD : STD_LOGIC_VECTOR (31 downto 0) := "00111011100000100101010011011101";
    constant ap_const_lv32_42FE0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010111111100000000000000000";
    constant ap_const_lv20_DC800 : STD_LOGIC_VECTOR (19 downto 0) := "11011100100000000000";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv16_DC80 : STD_LOGIC_VECTOR (15 downto 0) := "1101110010000000";
    constant ap_const_lv8_48 : STD_LOGIC_VECTOR (7 downto 0) := "01001000";
    constant ap_const_lv12_7E0 : STD_LOGIC_VECTOR (11 downto 0) := "011111100000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln71_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv2_w_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_w_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv2_b_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln71_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_1606_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_reg_1610_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln71_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln71_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln71_reg_1622_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_3_reg_1628_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1638 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1638_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1638_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten90_mid2178249_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten90_mid2178249_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten90_mid2178249_reg_1644_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_19_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_19_reg_1662 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_19_reg_1662_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln77_1_fu_418_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln77_1_reg_1668 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_flatten44_mid2123_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid2123_reg_1673 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_20_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_20_reg_1678 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten61_mid2127_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten61_mid2127_reg_1683 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten44_mid287_reg_1688_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_22_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_22_reg_1696 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_reg_1701 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_reg_1701_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_reg_1701_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_reg_1701_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6281_reg_1701_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_reg_1706 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_reg_1706_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_reg_1706_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_reg_1706_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4286_reg_1706_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_reg_1711 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_reg_1711_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_reg_1711_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_reg_1711_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3288_reg_1711_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln71_1_fu_594_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_1_reg_1716 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_1_reg_1716_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_1_reg_1716_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_1_reg_1716_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_fu_601_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_reg_1725 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_reg_1725_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_reg_1725_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_reg_1725_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln72_reg_1725_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_fu_612_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_reg_1730 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_reg_1730_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_reg_1730_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_reg_1730_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_reg_1730_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln77_fu_626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln77_reg_1736 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln77_reg_1736_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln77_reg_1736_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln77_reg_1736_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln79_mid258_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid258_reg_1741 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid258_reg_1741_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid258_reg_1741_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid258_reg_1741_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid258_reg_1741_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_fu_660_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln77_reg_1746 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln78_fu_667_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln78_reg_1754 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln78_reg_1754_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln78_reg_1754_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln78_reg_1754_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_mid2_fu_688_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_mid2_reg_1759 : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_mid2_reg_1759_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_mid2_reg_1759_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_mid2_reg_1759_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln78_fu_696_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln78_reg_1766 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln79_2_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_2_reg_1773_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_reg_1777_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_1_reg_1781_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5284_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5284_reg_1785 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5284_reg_1785_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5284_reg_1785_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5284_reg_1785_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_fu_769_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln73_reg_1790 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln73_reg_1790_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln73_reg_1790_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln73_reg_1790_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln73_fu_775_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln73_reg_1795 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln73_reg_1795_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln73_reg_1795_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln73_reg_1795_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln85_fu_887_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln85_reg_1800 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln85_fu_893_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln85_reg_1805 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln84_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln84_reg_1810 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_1_fu_928_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln81_1_reg_1815 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln89_2_fu_950_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln89_2_reg_1821 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln84_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln84_reg_1831 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4_mid1_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4_mid1_reg_1851 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid1_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid1_reg_1856 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln94_fu_1060_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln94_reg_1861 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln79_1_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_1_reg_1871 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln94_1_fu_1287_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln94_1_reg_1884_pp0_iter21_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1505_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_3_reg_1889 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i1_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_fu_1297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1906 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1906_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln17_fu_1310_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln17_reg_1911 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln17_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_1917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1922 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1356_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_reg_1927 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln17_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln17_reg_1932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1938 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1943 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_1_fu_1426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_1_reg_1948 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal zext_ln85_1_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln90_fu_1009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln94_4_fu_1433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_fu_146 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln72_2_fu_1220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_mid275_fu_1127_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_sum_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_sum_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln79_2_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal kx_fu_150 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln79_fu_704_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ky_fu_154 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal indvar_flatten42_fu_158 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln78_1_fu_512_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ic_fu_162 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten59_fu_166 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln77_1_fu_520_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten59_load : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fu_170 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten88_fu_174 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal select_ln73_1_fu_430_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_fu_178 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten128_fu_182 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln72_3_fu_444_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal oc_fu_186 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten179_fu_190 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal add_ln71_1_fu_332_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_sig_allocacmp_indvar_flatten179_load : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln8910_fu_194 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln72_1_fu_1212_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_out_ce0_local : STD_LOGIC;
    signal conv2_w_ce0_local : STD_LOGIC;
    signal conv2_b_ce0_local : STD_LOGIC;
    signal layer2_out_we0_local : STD_LOGIC;
    signal retval_0_i1_fu_1484_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer2_out_ce0_local : STD_LOGIC;
    signal icmp_ln73_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten90_not250_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_2_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_1_fu_424_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln72_1_fu_438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln78_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_1_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_21_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_1_fu_506_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln79_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln71_fu_552_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln71_fu_558_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln71_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ic_mid267_fu_619_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten44_mid2123_not_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid2119_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_mid283_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten44_mid287_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ky_mid250_fu_632_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_23_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_24_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_25_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_mid296_fu_762_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_782_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln72_fu_796_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_820_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl2_fu_813_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln85_fu_827_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln85_fu_831_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_844_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln89_1_fu_851_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln77_1_fu_841_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln89_3_fu_855_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_fu_868_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln80_fu_873_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln72_1_fu_806_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln80_1_fu_877_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln77_fu_837_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln85_fu_883_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl4_fu_897_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln78_1_fu_865_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln81_fu_919_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln81_fu_924_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_fu_809_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln78_fu_861_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln72_2_fu_800_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln89_1_fu_904_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln79_fu_916_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln89_1_fu_940_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln89_fu_946_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln89_fu_934_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_968_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl3_fu_961_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln89_1_fu_975_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln89_fu_979_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln85_1_fu_985_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln85_1_fu_988_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln84_1_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_in_1_fu_1013_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1049_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_1042_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln94_fu_1056_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal first_iter_6_mid1_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_1_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_2_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_3_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_11_mid2107_fu_1093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_iter_5_mid1_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5_mid2109_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4_mid2113_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid2117_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4_mid277_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid281_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid256_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_3_mid2_fu_1167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln79_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_4_mid2_fu_1156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln79_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln79_1_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_5_mid2_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln79_1_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln79_2_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_6_mid2_fu_1105_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln89_fu_1208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln94_1_fu_1246_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln94_fu_1249_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln94_fu_1254_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_1258_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_1266_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln94_2_fu_1274_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln72_fu_1278_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln94_3_fu_1284_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_fu_1300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_exp_fu_1320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_fu_1328_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_fu_1332_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_fu_1346_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_fu_1352_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln17_1_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_fu_1374_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_1_fu_1387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_1383_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_fu_1390_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_fu_1394_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_fu_1400_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_9_fu_1406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1416_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_fu_1445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_fu_1452_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln17_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_1_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_0_i1_fu_1484_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_0_i1_fu_1484_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_0_i1_fu_1484_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal retval_0_i1_fu_1484_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal retval_0_i1_fu_1484_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal retval_0_i1_fu_1484_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component dense_int8_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_int8_sitofp_32s_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dense_int8_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dense_int8_mac_muladd_8s_8s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dense_int8_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    conv2_w_U : component dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe
    generic map (
        DataWidth => 8,
        AddressRange => 1152,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_w_address0,
        ce0 => conv2_w_ce0_local,
        q0 => conv2_w_q0);

    conv2_b_U : component dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_b_address0,
        ce0 => conv2_b_ce0_local,
        q0 => conv2_b_q0);

    fcmp_32ns_32ns_1_2_no_dsp_1_U28 : component dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_reg_1899,
        din1 => ap_const_lv32_42FE0000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_263_p2);

    sparsemux_7_2_8_1_1_U29 : component dense_int8_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_7F,
        din2 => retval_0_i1_fu_1484_p6,
        def => retval_0_i1_fu_1484_p7,
        sel => retval_0_i1_fu_1484_p8,
        dout => retval_0_i1_fu_1484_p9);

    mac_muladd_8s_8s_32s_32_4_1_U30 : component dense_int8_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv2_w_q0,
        din1 => val_in_1_fu_1013_p3,
        din2 => ap_sig_allocacmp_sum_load_1,
        ce => ap_const_logic_1,
        dout => grp_fu_1505_p3);

    flow_control_loop_pipe_sequential_init_U : component dense_int8_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ic_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ic_fu_162 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    ic_fu_162 <= select_ln77_fu_660_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten128_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten128_fu_182 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln71_reg_1606 = ap_const_lv1_0))) then 
                    indvar_flatten128_fu_182 <= select_ln72_3_fu_444_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten179_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln71_fu_326_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten179_fu_190 <= add_ln71_1_fu_332_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten179_fu_190 <= ap_const_lv20_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten42_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten42_fu_158 <= ap_const_lv4_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln71_reg_1606_pp0_iter1_reg = ap_const_lv1_0))) then 
                    indvar_flatten42_fu_158 <= select_ln78_1_fu_512_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten59_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten59_fu_166 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln71_reg_1606_pp0_iter1_reg = ap_const_lv1_0))) then 
                    indvar_flatten59_fu_166 <= select_ln77_1_fu_520_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten88_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten88_fu_174 <= ap_const_lv12_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln71_reg_1606 = ap_const_lv1_0))) then 
                    indvar_flatten88_fu_174 <= select_ln73_1_fu_430_p3;
                end if;
            end if; 
        end if;
    end process;

    kx_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    kx_fu_150 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    kx_fu_150 <= add_ln79_fu_704_p2;
                end if;
            end if; 
        end if;
    end process;

    ky_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ky_fu_154 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    ky_fu_154 <= select_ln78_fu_696_p3;
                end if;
            end if; 
        end if;
    end process;

    oc_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    oc_fu_186 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    oc_fu_186 <= select_ln71_1_fu_594_p3;
                end if;
            end if; 
        end if;
    end process;

    sum_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((or_ln79_2_fu_1202_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    sum_fu_146 <= sum_11_mid275_fu_1127_p3;
                elsif (((or_ln79_2_fu_1202_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    sum_fu_146 <= select_ln72_2_fu_1220_p3;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    sum_fu_146 <= grp_fu_1505_p3;
                end if;
            end if; 
        end if;
    end process;

    x_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_fu_170 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    x_fu_170 <= select_ln73_fu_775_p3;
                end if;
            end if; 
        end if;
    end process;

    y_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    y_fu_178 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    y_fu_178 <= select_ln72_fu_612_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln72_reg_1725 <= add_ln72_fu_601_p2;
                add_ln72_reg_1725_pp0_iter4_reg <= add_ln72_reg_1725;
                add_ln72_reg_1725_pp0_iter5_reg <= add_ln72_reg_1725_pp0_iter4_reg;
                add_ln72_reg_1725_pp0_iter6_reg <= add_ln72_reg_1725_pp0_iter5_reg;
                add_ln72_reg_1725_pp0_iter7_reg <= add_ln72_reg_1725_pp0_iter6_reg;
                add_ln73_reg_1790 <= add_ln73_fu_769_p2;
                add_ln73_reg_1790_pp0_iter5_reg <= add_ln73_reg_1790;
                add_ln73_reg_1790_pp0_iter6_reg <= add_ln73_reg_1790_pp0_iter5_reg;
                add_ln73_reg_1790_pp0_iter7_reg <= add_ln73_reg_1790_pp0_iter6_reg;
                add_ln77_reg_1736 <= add_ln77_fu_626_p2;
                add_ln77_reg_1736_pp0_iter4_reg <= add_ln77_reg_1736;
                add_ln77_reg_1736_pp0_iter5_reg <= add_ln77_reg_1736_pp0_iter4_reg;
                add_ln77_reg_1736_pp0_iter6_reg <= add_ln77_reg_1736_pp0_iter5_reg;
                add_ln78_reg_1754 <= add_ln78_fu_667_p2;
                add_ln78_reg_1754_pp0_iter4_reg <= add_ln78_reg_1754;
                add_ln78_reg_1754_pp0_iter5_reg <= add_ln78_reg_1754_pp0_iter4_reg;
                add_ln78_reg_1754_pp0_iter6_reg <= add_ln78_reg_1754_pp0_iter5_reg;
                add_ln81_1_reg_1815 <= add_ln81_1_fu_928_p2;
                add_ln85_reg_1800 <= add_ln85_fu_887_p2;
                add_ln89_2_reg_1821 <= add_ln89_2_fu_950_p2;
                add_ln94_1_reg_1884 <= add_ln94_1_fu_1287_p2;
                add_ln94_1_reg_1884_pp0_iter10_reg <= add_ln94_1_reg_1884_pp0_iter9_reg;
                add_ln94_1_reg_1884_pp0_iter11_reg <= add_ln94_1_reg_1884_pp0_iter10_reg;
                add_ln94_1_reg_1884_pp0_iter12_reg <= add_ln94_1_reg_1884_pp0_iter11_reg;
                add_ln94_1_reg_1884_pp0_iter13_reg <= add_ln94_1_reg_1884_pp0_iter12_reg;
                add_ln94_1_reg_1884_pp0_iter14_reg <= add_ln94_1_reg_1884_pp0_iter13_reg;
                add_ln94_1_reg_1884_pp0_iter15_reg <= add_ln94_1_reg_1884_pp0_iter14_reg;
                add_ln94_1_reg_1884_pp0_iter16_reg <= add_ln94_1_reg_1884_pp0_iter15_reg;
                add_ln94_1_reg_1884_pp0_iter17_reg <= add_ln94_1_reg_1884_pp0_iter16_reg;
                add_ln94_1_reg_1884_pp0_iter18_reg <= add_ln94_1_reg_1884_pp0_iter17_reg;
                add_ln94_1_reg_1884_pp0_iter19_reg <= add_ln94_1_reg_1884_pp0_iter18_reg;
                add_ln94_1_reg_1884_pp0_iter20_reg <= add_ln94_1_reg_1884_pp0_iter19_reg;
                add_ln94_1_reg_1884_pp0_iter21_reg <= add_ln94_1_reg_1884_pp0_iter20_reg;
                add_ln94_1_reg_1884_pp0_iter9_reg <= add_ln94_1_reg_1884;
                and_ln71_3_reg_1628_pp0_iter2_reg <= and_ln71_3_reg_1628;
                and_ln71_3_reg_1628_pp0_iter3_reg <= and_ln71_3_reg_1628_pp0_iter2_reg;
                and_ln71_3_reg_1628_pp0_iter4_reg <= and_ln71_3_reg_1628_pp0_iter3_reg;
                and_ln71_3_reg_1628_pp0_iter5_reg <= and_ln71_3_reg_1628_pp0_iter4_reg;
                and_ln71_3_reg_1628_pp0_iter6_reg <= and_ln71_3_reg_1628_pp0_iter5_reg;
                and_ln71_3_reg_1628_pp0_iter7_reg <= and_ln71_3_reg_1628_pp0_iter6_reg;
                and_ln84_reg_1831 <= and_ln84_fu_1004_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                conv_i1_reg_1894 <= grp_fu_187_p_dout0;
                data_reg_1906 <= data_fu_1297_p1;
                data_reg_1906_pp0_iter21_reg <= data_reg_1906;
                empty_19_reg_1662_pp0_iter2_reg <= empty_19_reg_1662;
                empty_20_reg_1678 <= empty_20_fu_481_p2;
                empty_22_reg_1696 <= empty_22_fu_501_p2;
                empty_reg_1638_pp0_iter2_reg <= empty_reg_1638;
                empty_reg_1638_pp0_iter3_reg <= empty_reg_1638_pp0_iter2_reg;
                exitcond_flatten44_mid2123_reg_1673 <= exitcond_flatten44_mid2123_fu_476_p2;
                exitcond_flatten44_mid287_reg_1688 <= exitcond_flatten44_mid287_fu_490_p2;
                exitcond_flatten44_mid287_reg_1688_pp0_iter3_reg <= exitcond_flatten44_mid287_reg_1688;
                exitcond_flatten44_mid287_reg_1688_pp0_iter4_reg <= exitcond_flatten44_mid287_reg_1688_pp0_iter3_reg;
                exitcond_flatten44_mid287_reg_1688_pp0_iter5_reg <= exitcond_flatten44_mid287_reg_1688_pp0_iter4_reg;
                exitcond_flatten44_mid287_reg_1688_pp0_iter6_reg <= exitcond_flatten44_mid287_reg_1688_pp0_iter5_reg;
                exitcond_flatten44_mid287_reg_1688_pp0_iter7_reg <= exitcond_flatten44_mid287_reg_1688_pp0_iter6_reg;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter2_reg <= exitcond_flatten61_mid2127_reg_1650;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter3_reg <= exitcond_flatten61_mid2127_reg_1650_pp0_iter2_reg;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter4_reg <= exitcond_flatten61_mid2127_reg_1650_pp0_iter3_reg;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter5_reg <= exitcond_flatten61_mid2127_reg_1650_pp0_iter4_reg;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter6_reg <= exitcond_flatten61_mid2127_reg_1650_pp0_iter5_reg;
                exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg <= exitcond_flatten61_mid2127_reg_1650_pp0_iter6_reg;
                first_iter_3288_reg_1711 <= first_iter_3288_fu_577_p2;
                first_iter_3288_reg_1711_pp0_iter4_reg <= first_iter_3288_reg_1711;
                first_iter_3288_reg_1711_pp0_iter5_reg <= first_iter_3288_reg_1711_pp0_iter4_reg;
                first_iter_3288_reg_1711_pp0_iter6_reg <= first_iter_3288_reg_1711_pp0_iter5_reg;
                first_iter_3288_reg_1711_pp0_iter7_reg <= first_iter_3288_reg_1711_pp0_iter6_reg;
                first_iter_3_mid1_reg_1856 <= first_iter_3_mid1_fu_1033_p2;
                first_iter_4286_reg_1706 <= first_iter_4286_fu_571_p2;
                first_iter_4286_reg_1706_pp0_iter4_reg <= first_iter_4286_reg_1706;
                first_iter_4286_reg_1706_pp0_iter5_reg <= first_iter_4286_reg_1706_pp0_iter4_reg;
                first_iter_4286_reg_1706_pp0_iter6_reg <= first_iter_4286_reg_1706_pp0_iter5_reg;
                first_iter_4286_reg_1706_pp0_iter7_reg <= first_iter_4286_reg_1706_pp0_iter6_reg;
                first_iter_4_mid1_reg_1851 <= first_iter_4_mid1_fu_1028_p2;
                first_iter_5284_reg_1785 <= first_iter_5284_fu_756_p2;
                first_iter_5284_reg_1785_pp0_iter5_reg <= first_iter_5284_reg_1785;
                first_iter_5284_reg_1785_pp0_iter6_reg <= first_iter_5284_reg_1785_pp0_iter5_reg;
                first_iter_5284_reg_1785_pp0_iter7_reg <= first_iter_5284_reg_1785_pp0_iter6_reg;
                first_iter_6281_reg_1701 <= first_iter_6281_fu_565_p2;
                first_iter_6281_reg_1701_pp0_iter4_reg <= first_iter_6281_reg_1701;
                first_iter_6281_reg_1701_pp0_iter5_reg <= first_iter_6281_reg_1701_pp0_iter4_reg;
                first_iter_6281_reg_1701_pp0_iter6_reg <= first_iter_6281_reg_1701_pp0_iter5_reg;
                first_iter_6281_reg_1701_pp0_iter7_reg <= first_iter_6281_reg_1701_pp0_iter6_reg;
                icmp_ln17_reg_1917 <= icmp_ln17_fu_1314_p2;
                icmp_ln72_reg_1610_pp0_iter2_reg <= icmp_ln72_reg_1610;
                icmp_ln72_reg_1610_pp0_iter3_reg <= icmp_ln72_reg_1610_pp0_iter2_reg;
                icmp_ln72_reg_1610_pp0_iter4_reg <= icmp_ln72_reg_1610_pp0_iter3_reg;
                icmp_ln72_reg_1610_pp0_iter5_reg <= icmp_ln72_reg_1610_pp0_iter4_reg;
                icmp_ln72_reg_1610_pp0_iter6_reg <= icmp_ln72_reg_1610_pp0_iter5_reg;
                icmp_ln72_reg_1610_pp0_iter7_reg <= icmp_ln72_reg_1610_pp0_iter6_reg;
                icmp_ln77_1_reg_1781 <= icmp_ln77_1_fu_722_p2;
                icmp_ln77_1_reg_1781_pp0_iter10_reg <= icmp_ln77_1_reg_1781_pp0_iter9_reg;
                icmp_ln77_1_reg_1781_pp0_iter11_reg <= icmp_ln77_1_reg_1781_pp0_iter10_reg;
                icmp_ln77_1_reg_1781_pp0_iter12_reg <= icmp_ln77_1_reg_1781_pp0_iter11_reg;
                icmp_ln77_1_reg_1781_pp0_iter13_reg <= icmp_ln77_1_reg_1781_pp0_iter12_reg;
                icmp_ln77_1_reg_1781_pp0_iter14_reg <= icmp_ln77_1_reg_1781_pp0_iter13_reg;
                icmp_ln77_1_reg_1781_pp0_iter15_reg <= icmp_ln77_1_reg_1781_pp0_iter14_reg;
                icmp_ln77_1_reg_1781_pp0_iter16_reg <= icmp_ln77_1_reg_1781_pp0_iter15_reg;
                icmp_ln77_1_reg_1781_pp0_iter17_reg <= icmp_ln77_1_reg_1781_pp0_iter16_reg;
                icmp_ln77_1_reg_1781_pp0_iter18_reg <= icmp_ln77_1_reg_1781_pp0_iter17_reg;
                icmp_ln77_1_reg_1781_pp0_iter19_reg <= icmp_ln77_1_reg_1781_pp0_iter18_reg;
                icmp_ln77_1_reg_1781_pp0_iter20_reg <= icmp_ln77_1_reg_1781_pp0_iter19_reg;
                icmp_ln77_1_reg_1781_pp0_iter21_reg <= icmp_ln77_1_reg_1781_pp0_iter20_reg;
                icmp_ln77_1_reg_1781_pp0_iter4_reg <= icmp_ln77_1_reg_1781;
                icmp_ln77_1_reg_1781_pp0_iter5_reg <= icmp_ln77_1_reg_1781_pp0_iter4_reg;
                icmp_ln77_1_reg_1781_pp0_iter6_reg <= icmp_ln77_1_reg_1781_pp0_iter5_reg;
                icmp_ln77_1_reg_1781_pp0_iter7_reg <= icmp_ln77_1_reg_1781_pp0_iter6_reg;
                icmp_ln77_1_reg_1781_pp0_iter8_reg <= icmp_ln77_1_reg_1781_pp0_iter7_reg;
                icmp_ln77_1_reg_1781_pp0_iter9_reg <= icmp_ln77_1_reg_1781_pp0_iter8_reg;
                icmp_ln78_1_reg_1777 <= icmp_ln78_1_fu_716_p2;
                icmp_ln78_1_reg_1777_pp0_iter10_reg <= icmp_ln78_1_reg_1777_pp0_iter9_reg;
                icmp_ln78_1_reg_1777_pp0_iter11_reg <= icmp_ln78_1_reg_1777_pp0_iter10_reg;
                icmp_ln78_1_reg_1777_pp0_iter12_reg <= icmp_ln78_1_reg_1777_pp0_iter11_reg;
                icmp_ln78_1_reg_1777_pp0_iter13_reg <= icmp_ln78_1_reg_1777_pp0_iter12_reg;
                icmp_ln78_1_reg_1777_pp0_iter14_reg <= icmp_ln78_1_reg_1777_pp0_iter13_reg;
                icmp_ln78_1_reg_1777_pp0_iter15_reg <= icmp_ln78_1_reg_1777_pp0_iter14_reg;
                icmp_ln78_1_reg_1777_pp0_iter16_reg <= icmp_ln78_1_reg_1777_pp0_iter15_reg;
                icmp_ln78_1_reg_1777_pp0_iter17_reg <= icmp_ln78_1_reg_1777_pp0_iter16_reg;
                icmp_ln78_1_reg_1777_pp0_iter18_reg <= icmp_ln78_1_reg_1777_pp0_iter17_reg;
                icmp_ln78_1_reg_1777_pp0_iter19_reg <= icmp_ln78_1_reg_1777_pp0_iter18_reg;
                icmp_ln78_1_reg_1777_pp0_iter20_reg <= icmp_ln78_1_reg_1777_pp0_iter19_reg;
                icmp_ln78_1_reg_1777_pp0_iter21_reg <= icmp_ln78_1_reg_1777_pp0_iter20_reg;
                icmp_ln78_1_reg_1777_pp0_iter4_reg <= icmp_ln78_1_reg_1777;
                icmp_ln78_1_reg_1777_pp0_iter5_reg <= icmp_ln78_1_reg_1777_pp0_iter4_reg;
                icmp_ln78_1_reg_1777_pp0_iter6_reg <= icmp_ln78_1_reg_1777_pp0_iter5_reg;
                icmp_ln78_1_reg_1777_pp0_iter7_reg <= icmp_ln78_1_reg_1777_pp0_iter6_reg;
                icmp_ln78_1_reg_1777_pp0_iter8_reg <= icmp_ln78_1_reg_1777_pp0_iter7_reg;
                icmp_ln78_1_reg_1777_pp0_iter9_reg <= icmp_ln78_1_reg_1777_pp0_iter8_reg;
                icmp_ln79_1_reg_1871 <= icmp_ln79_1_fu_1066_p2;
                icmp_ln79_2_reg_1773 <= icmp_ln79_2_fu_710_p2;
                icmp_ln79_2_reg_1773_pp0_iter10_reg <= icmp_ln79_2_reg_1773_pp0_iter9_reg;
                icmp_ln79_2_reg_1773_pp0_iter11_reg <= icmp_ln79_2_reg_1773_pp0_iter10_reg;
                icmp_ln79_2_reg_1773_pp0_iter12_reg <= icmp_ln79_2_reg_1773_pp0_iter11_reg;
                icmp_ln79_2_reg_1773_pp0_iter13_reg <= icmp_ln79_2_reg_1773_pp0_iter12_reg;
                icmp_ln79_2_reg_1773_pp0_iter14_reg <= icmp_ln79_2_reg_1773_pp0_iter13_reg;
                icmp_ln79_2_reg_1773_pp0_iter15_reg <= icmp_ln79_2_reg_1773_pp0_iter14_reg;
                icmp_ln79_2_reg_1773_pp0_iter16_reg <= icmp_ln79_2_reg_1773_pp0_iter15_reg;
                icmp_ln79_2_reg_1773_pp0_iter17_reg <= icmp_ln79_2_reg_1773_pp0_iter16_reg;
                icmp_ln79_2_reg_1773_pp0_iter18_reg <= icmp_ln79_2_reg_1773_pp0_iter17_reg;
                icmp_ln79_2_reg_1773_pp0_iter19_reg <= icmp_ln79_2_reg_1773_pp0_iter18_reg;
                icmp_ln79_2_reg_1773_pp0_iter20_reg <= icmp_ln79_2_reg_1773_pp0_iter19_reg;
                icmp_ln79_2_reg_1773_pp0_iter21_reg <= icmp_ln79_2_reg_1773_pp0_iter20_reg;
                icmp_ln79_2_reg_1773_pp0_iter4_reg <= icmp_ln79_2_reg_1773;
                icmp_ln79_2_reg_1773_pp0_iter5_reg <= icmp_ln79_2_reg_1773_pp0_iter4_reg;
                icmp_ln79_2_reg_1773_pp0_iter6_reg <= icmp_ln79_2_reg_1773_pp0_iter5_reg;
                icmp_ln79_2_reg_1773_pp0_iter7_reg <= icmp_ln79_2_reg_1773_pp0_iter6_reg;
                icmp_ln79_2_reg_1773_pp0_iter8_reg <= icmp_ln79_2_reg_1773_pp0_iter7_reg;
                icmp_ln79_2_reg_1773_pp0_iter9_reg <= icmp_ln79_2_reg_1773_pp0_iter8_reg;
                icmp_ln79_mid258_reg_1741 <= icmp_ln79_mid258_fu_654_p2;
                icmp_ln79_mid258_reg_1741_pp0_iter4_reg <= icmp_ln79_mid258_reg_1741;
                icmp_ln79_mid258_reg_1741_pp0_iter5_reg <= icmp_ln79_mid258_reg_1741_pp0_iter4_reg;
                icmp_ln79_mid258_reg_1741_pp0_iter6_reg <= icmp_ln79_mid258_reg_1741_pp0_iter5_reg;
                icmp_ln79_mid258_reg_1741_pp0_iter7_reg <= icmp_ln79_mid258_reg_1741_pp0_iter6_reg;
                icmp_ln84_reg_1810 <= icmp_ln84_fu_910_p2;
                kx_mid2_reg_1759 <= kx_mid2_fu_688_p3;
                kx_mid2_reg_1759_pp0_iter4_reg <= kx_mid2_reg_1759;
                kx_mid2_reg_1759_pp0_iter5_reg <= kx_mid2_reg_1759_pp0_iter4_reg;
                kx_mid2_reg_1759_pp0_iter6_reg <= kx_mid2_reg_1759_pp0_iter5_reg;
                not_exitcond_flatten61_mid2127_reg_1683 <= not_exitcond_flatten61_mid2127_fu_485_p2;
                not_exitcond_flatten90_mid2178249_reg_1644_pp0_iter2_reg <= not_exitcond_flatten90_mid2178249_reg_1644;
                or_ln17_reg_1932 <= or_ln17_fu_1369_p2;
                select_ln18_reg_1927 <= select_ln18_fu_1356_p3;
                select_ln71_1_reg_1716 <= select_ln71_1_fu_594_p3;
                select_ln71_1_reg_1716_pp0_iter4_reg <= select_ln71_1_reg_1716;
                select_ln71_1_reg_1716_pp0_iter5_reg <= select_ln71_1_reg_1716_pp0_iter4_reg;
                select_ln71_1_reg_1716_pp0_iter6_reg <= select_ln71_1_reg_1716_pp0_iter5_reg;
                select_ln72_reg_1730 <= select_ln72_fu_612_p3;
                select_ln72_reg_1730_pp0_iter4_reg <= select_ln72_reg_1730;
                select_ln72_reg_1730_pp0_iter5_reg <= select_ln72_reg_1730_pp0_iter4_reg;
                select_ln72_reg_1730_pp0_iter6_reg <= select_ln72_reg_1730_pp0_iter5_reg;
                select_ln72_reg_1730_pp0_iter7_reg <= select_ln72_reg_1730_pp0_iter6_reg;
                select_ln73_reg_1795 <= select_ln73_fu_775_p3;
                select_ln73_reg_1795_pp0_iter5_reg <= select_ln73_reg_1795;
                select_ln73_reg_1795_pp0_iter6_reg <= select_ln73_reg_1795_pp0_iter5_reg;
                select_ln73_reg_1795_pp0_iter7_reg <= select_ln73_reg_1795_pp0_iter6_reg;
                select_ln77_reg_1746 <= select_ln77_fu_660_p3;
                select_ln78_reg_1766 <= select_ln78_fu_696_p3;
                    sub_ln94_reg_1861(9 downto 2) <= sub_ln94_fu_1060_p2(9 downto 2);
                tmp_10_reg_1922 <= add_ln317_fu_1332_p2(8 downto 8);
                tmp_7_reg_1938 <= grp_fu_183_p_dout0;
                tmp_8_reg_1943 <= grp_fu_263_p2;
                trunc_ln17_reg_1911 <= trunc_ln17_fu_1310_p1;
                trunc_ln85_reg_1805 <= trunc_ln85_fu_893_p1;
                val_1_reg_1948 <= val_1_fu_1426_p3;
                val_reg_1899 <= grp_fu_179_p_dout0;
                xor_ln71_reg_1622_pp0_iter2_reg <= xor_ln71_reg_1622;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln77_1_reg_1668 <= add_ln77_1_fu_418_p2;
                and_ln71_3_reg_1628 <= and_ln71_3_fu_376_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_19_reg_1662 <= empty_19_fu_412_p2;
                empty_reg_1638 <= empty_fu_382_p2;
                exitcond_flatten61_mid2127_reg_1650 <= exitcond_flatten61_mid2127_fu_406_p2;
                icmp_ln71_reg_1606 <= icmp_ln71_fu_326_p2;
                icmp_ln71_reg_1606_pp0_iter1_reg <= icmp_ln71_reg_1606;
                icmp_ln72_reg_1610 <= icmp_ln72_fu_352_p2;
                not_exitcond_flatten90_mid2178249_reg_1644 <= not_exitcond_flatten90_mid2178249_fu_394_p2;
                xor_ln71_reg_1622 <= xor_ln71_fu_358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln79_2_fu_1202_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                sext_ln8910_fu_194 <= select_ln72_1_fu_1212_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                sum_3_reg_1889 <= grp_fu_1505_p3;
            end if;
        end if;
    end process;
    sub_ln94_reg_1861(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln317_fu_1332_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1328_p1) + unsigned(ap_const_lv9_181));
    add_ln71_1_fu_332_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten179_load) + unsigned(ap_const_lv20_1));
    add_ln71_fu_552_p2 <= std_logic_vector(unsigned(oc_fu_186) + unsigned(ap_const_lv5_1));
    add_ln72_1_fu_438_p2 <= std_logic_vector(unsigned(indvar_flatten128_fu_182) + unsigned(ap_const_lv16_1));
    add_ln72_2_fu_800_p2 <= std_logic_vector(unsigned(p_shl1_fu_782_p3) + unsigned(zext_ln72_fu_796_p1));
    add_ln72_fu_601_p2 <= std_logic_vector(unsigned(select_ln71_fu_558_p3) + unsigned(ap_const_lv5_1));
    add_ln73_1_fu_424_p2 <= std_logic_vector(unsigned(indvar_flatten88_fu_174) + unsigned(ap_const_lv12_1));
    add_ln73_fu_769_p2 <= std_logic_vector(unsigned(x_1_mid296_fu_762_p3) + unsigned(ap_const_lv5_1));
    add_ln77_1_fu_418_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten59_load) + unsigned(ap_const_lv8_1));
    add_ln77_fu_626_p2 <= std_logic_vector(unsigned(ic_mid267_fu_619_p3) + unsigned(ap_const_lv4_1));
    add_ln78_1_fu_506_p2 <= std_logic_vector(unsigned(indvar_flatten42_fu_158) + unsigned(ap_const_lv4_1));
    add_ln78_fu_667_p2 <= std_logic_vector(unsigned(ky_mid250_fu_632_p3) + unsigned(ap_const_lv2_1));
    add_ln79_fu_704_p2 <= std_logic_vector(unsigned(kx_mid2_fu_688_p3) + unsigned(ap_const_lv2_1));
    add_ln80_1_fu_877_p2 <= std_logic_vector(signed(sext_ln80_fu_873_p1) + signed(zext_ln72_1_fu_806_p1));
    add_ln80_fu_868_p2 <= std_logic_vector(unsigned(select_ln78_reg_1766) + unsigned(ap_const_lv2_3));
    add_ln81_1_fu_928_p2 <= std_logic_vector(signed(sext_ln81_fu_924_p1) + signed(zext_ln73_fu_809_p1));
    add_ln81_fu_919_p2 <= std_logic_vector(unsigned(kx_mid2_reg_1759) + unsigned(ap_const_lv2_3));
    add_ln85_1_fu_988_p2 <= std_logic_vector(unsigned(sub_ln89_fu_979_p2) + unsigned(sext_ln85_1_fu_985_p1));
    add_ln85_fu_887_p2 <= std_logic_vector(unsigned(zext_ln77_fu_837_p1) + unsigned(sext_ln85_fu_883_p1));
    add_ln89_1_fu_940_p2 <= std_logic_vector(unsigned(sub_ln89_1_fu_904_p2) + unsigned(zext_ln79_fu_916_p1));
    add_ln89_2_fu_950_p2 <= std_logic_vector(unsigned(zext_ln89_fu_946_p1) + unsigned(add_ln89_fu_934_p2));
    add_ln89_3_fu_855_p2 <= std_logic_vector(unsigned(zext_ln89_1_fu_851_p1) + unsigned(zext_ln77_1_fu_841_p1));
    add_ln89_fu_934_p2 <= std_logic_vector(unsigned(zext_ln78_fu_861_p1) + unsigned(add_ln72_2_fu_800_p2));
    add_ln94_1_fu_1287_p2 <= std_logic_vector(unsigned(sub_ln72_fu_1278_p2) + unsigned(zext_ln94_3_fu_1284_p1));
    add_ln94_fu_1249_p2 <= std_logic_vector(unsigned(sub_ln94_reg_1861) + unsigned(zext_ln94_1_fu_1246_p1));
    and_ln17_fu_1437_p2 <= (tmp_7_reg_1938 and or_ln17_reg_1932);
    and_ln18_1_fu_1470_p2 <= (xor_ln17_fu_1464_p2 and and_ln18_fu_1441_p2);
    and_ln18_fu_1441_p2 <= (tmp_8_reg_1943 and or_ln17_reg_1932);
    and_ln71_1_fu_471_p2 <= (xor_ln71_reg_1622 and icmp_ln78_fu_465_p2);
    and_ln71_2_fu_400_p2 <= (xor_ln71_fu_358_p2 and icmp_ln77_fu_364_p2);
    and_ln71_3_fu_376_p2 <= (xor_ln71_fu_358_p2 and icmp_ln73_fu_370_p2);
    and_ln71_fu_589_p2 <= (xor_ln71_reg_1622_pp0_iter2_reg and icmp_ln79_fu_583_p2);
    and_ln84_fu_1004_p2 <= (icmp_ln84_reg_1810 and icmp_ln84_1_fu_999_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln71_fu_326_p2)
    begin
        if (((icmp_ln71_fu_326_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln71_reg_1606_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln71_reg_1606_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten179_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten179_fu_190)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten179_load <= ap_const_lv20_0;
        else 
            ap_sig_allocacmp_indvar_flatten179_load <= indvar_flatten179_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten59_load_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln71_reg_1606_pp0_iter1_reg, ap_block_pp0_stage0, indvar_flatten59_fu_166, select_ln77_1_fu_520_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln71_reg_1606_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_indvar_flatten59_load <= select_ln77_1_fu_520_p3;
        else 
            ap_sig_allocacmp_indvar_flatten59_load <= indvar_flatten59_fu_166;
        end if; 
    end process;


    ap_sig_allocacmp_sum_load_assign_proc : process(ap_enable_reg_pp0_iter9, grp_fu_1505_p3, ap_block_pp0_stage0, sum_fu_146)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_sig_allocacmp_sum_load <= grp_fu_1505_p3;
        else 
            ap_sig_allocacmp_sum_load <= sum_fu_146;
        end if; 
    end process;


    ap_sig_allocacmp_sum_load_1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, grp_fu_1505_p3, ap_block_pp0_stage0, sum_fu_146, select_ln72_2_fu_1220_p3, sum_11_mid275_fu_1127_p3, or_ln79_2_fu_1202_p2)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((or_ln79_2_fu_1202_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                ap_sig_allocacmp_sum_load_1 <= sum_11_mid275_fu_1127_p3;
            elsif (((or_ln79_2_fu_1202_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                ap_sig_allocacmp_sum_load_1 <= select_ln72_2_fu_1220_p3;
            elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                ap_sig_allocacmp_sum_load_1 <= grp_fu_1505_p3;
            else 
                ap_sig_allocacmp_sum_load_1 <= sum_fu_146;
            end if;
        else 
            ap_sig_allocacmp_sum_load_1 <= sum_fu_146;
        end if; 
    end process;

    conv2_b_address0 <= zext_ln71_fu_1038_p1(4 - 1 downto 0);

    conv2_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            conv2_b_ce0_local <= ap_const_logic_1;
        else 
            conv2_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    conv2_w_address0 <= zext_ln90_fu_1009_p1(11 - 1 downto 0);

    conv2_w_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            conv2_w_ce0_local <= ap_const_logic_1;
        else 
            conv2_w_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    data_fu_1297_p1 <= val_reg_1899;
    empty_19_fu_412_p2 <= (exitcond_flatten61_mid2127_fu_406_p2 or and_ln71_3_fu_376_p2);
    empty_20_fu_481_p2 <= (icmp_ln72_reg_1610 or empty_19_reg_1662);
    empty_21_fu_496_p2 <= (exitcond_flatten61_mid2127_reg_1650 or exitcond_flatten44_mid287_fu_490_p2);
    empty_22_fu_501_p2 <= (empty_reg_1638 or empty_21_fu_496_p2);
    empty_23_fu_673_p2 <= (exitcond_flatten44_mid287_reg_1688 or empty_19_reg_1662_pp0_iter2_reg);
    empty_24_fu_677_p2 <= (icmp_ln79_mid258_fu_654_p2 or empty_23_fu_673_p2);
    empty_25_fu_683_p2 <= (icmp_ln72_reg_1610_pp0_iter2_reg or empty_24_fu_677_p2);
    empty_fu_382_p2 <= (icmp_ln72_fu_352_p2 or and_ln71_3_fu_376_p2);
    exitcond_flatten44_mid2123_fu_476_p2 <= (not_exitcond_flatten90_mid2178249_reg_1644 and and_ln71_1_fu_471_p2);
    exitcond_flatten44_mid2123_not_fu_639_p2 <= (exitcond_flatten44_mid2123_reg_1673 xor ap_const_lv1_1);
    exitcond_flatten44_mid287_fu_490_p2 <= (not_exitcond_flatten61_mid2127_fu_485_p2 and exitcond_flatten44_mid2123_fu_476_p2);
    exitcond_flatten61_mid2127_fu_406_p2 <= (not_exitcond_flatten90_mid2178249_fu_394_p2 and and_ln71_2_fu_400_p2);
    exitcond_flatten90_not250_fu_388_p2 <= (icmp_ln73_fu_370_p2 xor ap_const_lv1_1);
    first_iter_3288_fu_577_p2 <= "1" when (ky_fu_154 = ap_const_lv2_0) else "0";
    first_iter_3_mid1_fu_1033_p2 <= "1" when (add_ln78_reg_1754_pp0_iter6_reg = ap_const_lv2_0) else "0";
    first_iter_3_mid2117_fu_1122_p2 <= (or_ln71_3_fu_1089_p2 or and_ln71_3_reg_1628_pp0_iter7_reg);
    first_iter_3_mid256_fu_1162_p2 <= (first_iter_3_mid281_fu_1151_p2 or exitcond_flatten44_mid287_reg_1688_pp0_iter7_reg);
    first_iter_3_mid281_fu_1151_p2 <= (first_iter_3_mid2117_fu_1122_p2 or exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg);
    first_iter_3_mid2_fu_1167_p3 <= 
        first_iter_3_mid1_reg_1856 when (icmp_ln79_mid258_reg_1741_pp0_iter7_reg(0) = '1') else 
        first_iter_3_mid256_fu_1162_p2;
    first_iter_4286_fu_571_p2 <= "1" when (ic_fu_162 = ap_const_lv4_0) else "0";
    first_iter_4_mid1_fu_1028_p2 <= "1" when (add_ln77_reg_1736_pp0_iter6_reg = ap_const_lv4_0) else "0";
    first_iter_4_mid2113_fu_1117_p2 <= (or_ln71_2_fu_1085_p2 or and_ln71_3_reg_1628_pp0_iter7_reg);
    first_iter_4_mid277_fu_1146_p2 <= (first_iter_4_mid2113_fu_1117_p2 or exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg);
    first_iter_4_mid2_fu_1156_p3 <= 
        first_iter_4_mid1_reg_1851 when (exitcond_flatten44_mid287_reg_1688_pp0_iter7_reg(0) = '1') else 
        first_iter_4_mid277_fu_1146_p2;
    first_iter_5284_fu_756_p2 <= "1" when (x_fu_170 = ap_const_lv5_0) else "0";
    first_iter_5_mid1_fu_1134_p2 <= "1" when (add_ln73_reg_1790_pp0_iter7_reg = ap_const_lv5_0) else "0";
    first_iter_5_mid2109_fu_1112_p2 <= (or_ln71_1_fu_1081_p2 or and_ln71_3_reg_1628_pp0_iter7_reg);
    first_iter_5_mid2_fu_1139_p3 <= 
        first_iter_5_mid1_fu_1134_p2 when (exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg(0) = '1') else 
        first_iter_5_mid2109_fu_1112_p2;
    first_iter_6281_fu_565_p2 <= "1" when (y_fu_178 = ap_const_lv5_0) else "0";
    first_iter_6_mid1_fu_1100_p2 <= "1" when (add_ln72_reg_1725_pp0_iter7_reg = ap_const_lv5_0) else "0";
    first_iter_6_mid2_fu_1105_p3 <= 
        first_iter_6_mid1_fu_1100_p2 when (and_ln71_3_reg_1628_pp0_iter7_reg(0) = '1') else 
        or_ln71_fu_1077_p2;
    grp_fu_179_p_ce <= ap_const_logic_1;
    grp_fu_179_p_din0 <= conv_i1_reg_1894;
    grp_fu_179_p_din1 <= ap_const_lv32_3B8254DD;
    grp_fu_183_p_ce <= ap_const_logic_1;
    grp_fu_183_p_din0 <= val_reg_1899;
    grp_fu_183_p_din1 <= ap_const_lv32_0;
    grp_fu_183_p_opcode <= ap_const_lv5_4;
    grp_fu_187_p_ce <= ap_const_logic_1;
    grp_fu_187_p_din0 <= sum_3_reg_1889;
    ic_mid267_fu_619_p3 <= 
        ap_const_lv4_0 when (empty_20_reg_1678(0) = '1') else 
        ic_fu_162;
    icmp_ln17_1_fu_1364_p2 <= "1" when (trunc_ln17_reg_1911 = ap_const_lv23_0) else "0";
    icmp_ln17_fu_1314_p2 <= "0" when (tmp_s_fu_1300_p4 = ap_const_lv8_FF) else "1";
    icmp_ln71_fu_326_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten179_load = ap_const_lv20_DC800) else "0";
    icmp_ln72_fu_352_p2 <= "1" when (indvar_flatten128_fu_182 = ap_const_lv16_DC80) else "0";
    icmp_ln73_fu_370_p2 <= "1" when (indvar_flatten88_fu_174 = ap_const_lv12_7E0) else "0";
    icmp_ln77_1_fu_722_p2 <= "1" when (select_ln77_fu_660_p3 = ap_const_lv4_7) else "0";
    icmp_ln77_fu_364_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten59_load = ap_const_lv8_48) else "0";
    icmp_ln78_1_fu_716_p2 <= "1" when (select_ln78_fu_696_p3 = ap_const_lv2_2) else "0";
    icmp_ln78_fu_465_p2 <= "1" when (indvar_flatten42_fu_158 = ap_const_lv4_9) else "0";
    icmp_ln79_1_fu_1066_p2 <= "0" when (kx_mid2_reg_1759_pp0_iter6_reg = ap_const_lv2_0) else "1";
    icmp_ln79_2_fu_710_p2 <= "1" when (add_ln79_fu_704_p2 = ap_const_lv2_3) else "0";
    icmp_ln79_fu_583_p2 <= "1" when (kx_fu_150 = ap_const_lv2_3) else "0";
    icmp_ln79_mid2119_fu_607_p2 <= (not_exitcond_flatten90_mid2178249_reg_1644_pp0_iter2_reg and and_ln71_fu_589_p2);
    icmp_ln79_mid258_fu_654_p2 <= (not_exitcond_flatten44_mid287_fu_644_p2 and icmp_ln79_mid283_fu_649_p2);
    icmp_ln79_mid283_fu_649_p2 <= (not_exitcond_flatten61_mid2127_reg_1683 and icmp_ln79_mid2119_fu_607_p2);
    icmp_ln84_1_fu_999_p2 <= "1" when (unsigned(add_ln81_1_reg_1815) < unsigned(ap_const_lv6_1C)) else "0";
    icmp_ln84_fu_910_p2 <= "1" when (unsigned(add_ln80_1_fu_877_p2) < unsigned(ap_const_lv6_1C)) else "0";
    kx_mid2_fu_688_p3 <= 
        ap_const_lv2_0 when (empty_25_fu_683_p2(0) = '1') else 
        kx_fu_150;
    ky_mid250_fu_632_p3 <= 
        ap_const_lv2_0 when (empty_22_reg_1696(0) = '1') else 
        ky_fu_154;
    layer1_out_address0 <= zext_ln85_1_fu_994_p1(13 - 1 downto 0);
    layer1_out_ce0 <= layer1_out_ce0_local;

    layer1_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            layer1_out_ce0_local <= ap_const_logic_1;
        else 
            layer1_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer2_out_address0 <= zext_ln94_4_fu_1433_p1(14 - 1 downto 0);
    layer2_out_ce0 <= layer2_out_ce0_local;

    layer2_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1))) then 
            layer2_out_ce0_local <= ap_const_logic_1;
        else 
            layer2_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer2_out_d0 <= retval_0_i1_fu_1484_p9;
    layer2_out_we0 <= layer2_out_we0_local;

    layer2_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001, icmp_ln79_2_reg_1773_pp0_iter21_reg, icmp_ln78_1_reg_1777_pp0_iter21_reg, icmp_ln77_1_reg_1781_pp0_iter21_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (icmp_ln77_1_reg_1781_pp0_iter21_reg = ap_const_lv1_1) and (icmp_ln78_1_reg_1777_pp0_iter21_reg = ap_const_lv1_1) and (icmp_ln79_2_reg_1773_pp0_iter21_reg = ap_const_lv1_1))) then 
            layer2_out_we0_local <= ap_const_logic_1;
        else 
            layer2_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln18_fu_1394_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_1383_p1),to_integer(unsigned('0' & zext_ln18_fu_1390_p1(31-1 downto 0)))));
    mantissa_fu_1374_p4 <= ((ap_const_lv1_1 & trunc_ln17_reg_1911) & ap_const_lv1_0);
    not_exitcond_flatten44_mid287_fu_644_p2 <= (exitcond_flatten61_mid2127_reg_1650_pp0_iter2_reg or exitcond_flatten44_mid2123_not_fu_639_p2);
    not_exitcond_flatten61_mid2127_fu_485_p2 <= (exitcond_flatten61_mid2127_reg_1650 xor ap_const_lv1_1);
    not_exitcond_flatten90_mid2178249_fu_394_p2 <= (icmp_ln72_fu_352_p2 or exitcond_flatten90_not250_fu_388_p2);
    or_ln17_fu_1369_p2 <= (icmp_ln17_reg_1917 or icmp_ln17_1_fu_1364_p2);
    or_ln71_1_fu_1081_p2 <= (icmp_ln72_reg_1610_pp0_iter7_reg or first_iter_5284_reg_1785_pp0_iter7_reg);
    or_ln71_2_fu_1085_p2 <= (icmp_ln72_reg_1610_pp0_iter7_reg or first_iter_4286_reg_1706_pp0_iter7_reg);
    or_ln71_3_fu_1089_p2 <= (icmp_ln72_reg_1610_pp0_iter7_reg or first_iter_3288_reg_1711_pp0_iter7_reg);
    or_ln71_fu_1077_p2 <= (icmp_ln72_reg_1610_pp0_iter7_reg or first_iter_6281_reg_1701_pp0_iter7_reg);
    or_ln79_1_fu_1190_p2 <= (xor_ln79_1_fu_1184_p2 or or_ln79_fu_1179_p2);
    or_ln79_2_fu_1202_p2 <= (xor_ln79_2_fu_1196_p2 or or_ln79_1_fu_1190_p2);
    or_ln79_fu_1179_p2 <= (xor_ln79_fu_1173_p2 or icmp_ln79_1_reg_1871);
    p_shl1_fu_782_p3 <= (select_ln71_1_reg_1716 & ap_const_lv6_0);
    p_shl2_fu_813_p3 <= (select_ln77_reg_1746 & ap_const_lv5_0);
    p_shl3_fu_961_p3 <= (trunc_ln85_reg_1805 & ap_const_lv5_0);
    p_shl4_fu_897_p3 <= (select_ln78_reg_1766 & ap_const_lv2_0);
    p_shl_fu_1042_p3 <= (select_ln71_1_reg_1716_pp0_iter6_reg & ap_const_lv5_0);
    retval_0_i1_fu_1484_p6 <= 
        sub_ln59_fu_1452_p2 when (xs_sign_fu_1445_p3(0) = '1') else 
        val_1_reg_1948;
    retval_0_i1_fu_1484_p7 <= "XXXXXXXX";
    retval_0_i1_fu_1484_p8 <= (and_ln17_fu_1437_p2 & and_ln18_1_fu_1470_p2);
    select_ln18_fu_1356_p3 <= 
        sext_ln18_fu_1352_p1 when (tmp_10_fu_1338_p3(0) = '1') else 
        add_ln317_fu_1332_p2;
    select_ln71_1_fu_594_p3 <= 
        add_ln71_fu_552_p2 when (icmp_ln72_reg_1610_pp0_iter2_reg(0) = '1') else 
        oc_fu_186;
    select_ln71_fu_558_p3 <= 
        ap_const_lv5_0 when (icmp_ln72_reg_1610_pp0_iter2_reg(0) = '1') else 
        y_fu_178;
    select_ln72_1_fu_1212_p3 <= 
        sext_ln89_fu_1208_p1 when (first_iter_6_mid2_fu_1105_p3(0) = '1') else 
        sext_ln8910_fu_194;
    select_ln72_2_fu_1220_p3 <= 
        sext_ln89_fu_1208_p1 when (first_iter_6_mid2_fu_1105_p3(0) = '1') else 
        sum_11_mid275_fu_1127_p3;
    select_ln72_3_fu_444_p3 <= 
        ap_const_lv16_1 when (icmp_ln72_fu_352_p2(0) = '1') else 
        add_ln72_1_fu_438_p2;
    select_ln72_fu_612_p3 <= 
        add_ln72_fu_601_p2 when (and_ln71_3_reg_1628_pp0_iter2_reg(0) = '1') else 
        select_ln71_fu_558_p3;
    select_ln73_1_fu_430_p3 <= 
        ap_const_lv12_1 when (empty_fu_382_p2(0) = '1') else 
        add_ln73_1_fu_424_p2;
    select_ln73_fu_775_p3 <= 
        add_ln73_fu_769_p2 when (exitcond_flatten61_mid2127_reg_1650_pp0_iter3_reg(0) = '1') else 
        x_1_mid296_fu_762_p3;
    select_ln77_1_fu_520_p3 <= 
        ap_const_lv8_1 when (empty_20_fu_481_p2(0) = '1') else 
        add_ln77_1_reg_1668;
    select_ln77_fu_660_p3 <= 
        add_ln77_fu_626_p2 when (exitcond_flatten44_mid287_reg_1688(0) = '1') else 
        ic_mid267_fu_619_p3;
    select_ln78_1_fu_512_p3 <= 
        ap_const_lv4_1 when (empty_22_fu_501_p2(0) = '1') else 
        add_ln78_1_fu_506_p2;
    select_ln78_fu_696_p3 <= 
        add_ln78_fu_667_p2 when (icmp_ln79_mid258_fu_654_p2(0) = '1') else 
        ky_mid250_fu_632_p3;
        sext_ln18_1_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_reg_1927),32));

        sext_ln18_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_1346_p2),9));

        sext_ln80_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln80_fu_868_p2),6));

        sext_ln81_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln81_fu_919_p2),6));

        sext_ln85_1_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln81_1_reg_1815),13));

        sext_ln85_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln80_1_fu_877_p2),10));

        sext_ln89_1_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_968_p3),13));

        sext_ln89_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_b_q0),32));

    shl_ln18_fu_1400_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_1383_p1),to_integer(unsigned('0' & zext_ln18_fu_1390_p1(31-1 downto 0)))));
    sub_ln18_fu_1346_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_fu_1320_p3));
    sub_ln59_fu_1452_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_1_reg_1948));
    sub_ln72_fu_1278_p2 <= std_logic_vector(unsigned(tmp_3_fu_1266_p3) - unsigned(zext_ln94_2_fu_1274_p1));
    sub_ln85_fu_831_p2 <= std_logic_vector(unsigned(p_shl2_fu_813_p3) - unsigned(zext_ln85_fu_827_p1));
    sub_ln89_1_fu_904_p2 <= std_logic_vector(unsigned(p_shl4_fu_897_p3) - unsigned(zext_ln78_1_fu_865_p1));
    sub_ln89_fu_979_p2 <= std_logic_vector(unsigned(p_shl3_fu_961_p3) - unsigned(sext_ln89_1_fu_975_p1));
    sub_ln94_fu_1060_p2 <= std_logic_vector(unsigned(p_shl_fu_1042_p3) - unsigned(zext_ln94_fu_1056_p1));
    sum_11_mid2107_fu_1093_p3 <= 
        sext_ln8910_fu_194 when (and_ln71_3_reg_1628_pp0_iter7_reg(0) = '1') else 
        ap_sig_allocacmp_sum_load;
    sum_11_mid275_fu_1127_p3 <= 
        sext_ln8910_fu_194 when (exitcond_flatten61_mid2127_reg_1650_pp0_iter7_reg(0) = '1') else 
        sum_11_mid2107_fu_1093_p3;
    tmp_10_fu_1338_p3 <= add_ln317_fu_1332_p2(8 downto 8);
    tmp_11_fu_1416_p4 <= shl_ln18_fu_1400_p2(31 downto 24);
    tmp_1_fu_789_p3 <= (select_ln71_1_reg_1716 & ap_const_lv3_0);
    tmp_2_fu_1258_p3 <= (add_ln94_fu_1249_p2 & ap_const_lv2_0);
    tmp_3_fu_1266_p3 <= (trunc_ln94_fu_1254_p1 & ap_const_lv5_0);
    tmp_4_fu_820_p3 <= (select_ln77_reg_1746 & ap_const_lv2_0);
    tmp_5_fu_844_p3 <= (select_ln77_reg_1746 & ap_const_lv3_0);
    tmp_6_fu_968_p3 <= (add_ln85_reg_1800 & ap_const_lv2_0);
    tmp_9_fu_1406_p4 <= lshr_ln18_fu_1394_p2(31 downto 24);
    tmp_fu_1049_p3 <= (select_ln71_1_reg_1716_pp0_iter6_reg & ap_const_lv2_0);
    tmp_s_fu_1300_p4 <= data_fu_1297_p1(30 downto 23);
    trunc_ln17_fu_1310_p1 <= data_fu_1297_p1(23 - 1 downto 0);
    trunc_ln85_fu_893_p1 <= add_ln85_fu_887_p2(8 - 1 downto 0);
    trunc_ln94_fu_1254_p1 <= add_ln94_fu_1249_p2(9 - 1 downto 0);
    val_1_fu_1426_p3 <= 
        tmp_9_fu_1406_p4 when (tmp_10_reg_1922(0) = '1') else 
        tmp_11_fu_1416_p4;
    val_in_1_fu_1013_p3 <= 
        layer1_out_q0 when (and_ln84_reg_1831(0) = '1') else 
        ap_const_lv8_0;
    x_1_mid296_fu_762_p3 <= 
        ap_const_lv5_0 when (empty_reg_1638_pp0_iter3_reg(0) = '1') else 
        x_fu_170;
    xor_ln17_fu_1464_p2 <= (ap_const_lv1_1 xor and_ln17_fu_1437_p2);
    xor_ln71_fu_358_p2 <= (icmp_ln72_fu_352_p2 xor ap_const_lv1_1);
    xor_ln79_1_fu_1184_p2 <= (first_iter_4_mid2_fu_1156_p3 xor ap_const_lv1_1);
    xor_ln79_2_fu_1196_p2 <= (first_iter_5_mid2_fu_1139_p3 xor ap_const_lv1_1);
    xor_ln79_fu_1173_p2 <= (first_iter_3_mid2_fu_1167_p3 xor ap_const_lv1_1);
    xs_exp_fu_1320_p3 <= data_fu_1297_p1(30 downto 23);
    xs_sign_fu_1445_p3 <= data_reg_1906_pp0_iter21_reg(31 downto 31);
    zext_ln15_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_1374_p4),55));
    zext_ln18_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_1_fu_1387_p1),55));
    zext_ln317_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_fu_1320_p3),9));
    zext_ln71_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln71_1_reg_1716_pp0_iter6_reg),64));
    zext_ln72_1_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_reg_1730),6));
    zext_ln72_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_789_p3),11));
    zext_ln73_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln73_fu_775_p3),6));
    zext_ln77_1_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_reg_1746),8));
    zext_ln77_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln85_fu_831_p2),10));
    zext_ln78_1_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln78_reg_1766),4));
    zext_ln78_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_3_fu_855_p2),11));
    zext_ln79_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_mid2_reg_1759),4));
    zext_ln85_1_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_1_fu_988_p2),64));
    zext_ln85_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_820_p3),9));
    zext_ln89_1_fu_851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_844_p3),8));
    zext_ln89_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_1_fu_940_p2),11));
    zext_ln90_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_2_reg_1821),64));
    zext_ln94_1_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_reg_1730_pp0_iter7_reg),10));
    zext_ln94_2_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1258_p3),14));
    zext_ln94_3_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln73_reg_1795_pp0_iter7_reg),14));
    zext_ln94_4_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln94_1_reg_1884_pp0_iter21_reg),64));
    zext_ln94_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1049_p3),10));
end behav;
