
---------- Begin Simulation Statistics ----------
final_tick                               123227888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718744                       # Number of bytes of host memory used
host_op_rate                                   385083                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.60                       # Real time elapsed on the host
host_tick_rate                              469263344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123228                       # Number of seconds simulated
sim_ticks                                123227888000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.823102                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086565                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817750                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5102503                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572500                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6510595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312635                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35007                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.232279                       # CPI: cycles per instruction
system.cpu.discardedOps                        960458                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48893942                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40554039                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262917                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7012802                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.811505                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        123227888                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       116215086                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1731                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       239162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       479657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3669                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       370688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  370688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5792                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5792    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5792                       # Request fanout histogram
system.membus.respLayer1.occupancy           30910500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5792000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            152522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       233900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1500                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            87977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           87977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       150193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       713998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                720156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       245056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30212480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30457536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           240499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 238764     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1735      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             240499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          950457000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         714518991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6988998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1006                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               233690                       # number of demand (read+write) hits
system.l2.demand_hits::total                   234696                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1006                       # number of overall hits
system.l2.overall_hits::.cpu.data              233690                       # number of overall hits
system.l2.overall_hits::total                  234696                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4480                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5803                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1323                       # number of overall misses
system.l2.overall_misses::.cpu.data              4480                       # number of overall misses
system.l2.overall_misses::total                  5803                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    130315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    448903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        579218000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    130315000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    448903000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       579218000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           238170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          238170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.568055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.018810                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024129                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.568055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.018810                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024129                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98499.622071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100201.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99813.544718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98499.622071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100201.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99813.544718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    358770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    462502000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    358770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    462502000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.567196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.018772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.567196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.018772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78525.359576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80243.793335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79851.864641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78525.359576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80243.793335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79851.864641                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       233900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           233900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       233900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       233900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1453                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             84308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 84308                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    365953000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     365953000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         87977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             87977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.041704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99741.891524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99741.891524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    292573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    292573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.041704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79741.891524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79741.891524                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    130315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.568055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.568055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98499.622071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98499.622071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.567196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.567196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78525.359576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78525.359576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        149382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            149382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82950000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82950000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       150193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        150193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102281.134402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102281.134402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     66197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     66197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82539.900249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82539.900249                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5574.085308                       # Cycle average of tags in use
system.l2.tags.total_refs                      477915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5792                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.512949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1313.040413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4261.044895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.040071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.130037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5791                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.176758                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    961644                       # Number of tag accesses
system.l2.tags.data_accesses                   961644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         286144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             370688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5792                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            686078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2322072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3008150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       686078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           686078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           686078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2322072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3008150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5792                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56521000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               165121000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9758.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28508.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3722                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5792                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.076329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.542342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.865711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1125     54.35%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          597     28.84%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          110      5.31%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      2.03%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           37      1.79%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.97%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.01%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.43%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      5.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2070                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 370688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  370688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116508800000                       # Total gap between requests
system.mem_ctrls.avgGap                   20115469.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       286144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 686078.463018046692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2322071.769987651147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35941250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    129179750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27207.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28892.81                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7361340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3912645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19820640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9727292640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3031554690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44766621120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57556563075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.074166                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 116354278500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4114760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2758849500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7418460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3943005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21534240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9727292640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3183438030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44638719360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57582345735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.283394                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 116020176250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4114760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3092951750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17146392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17146392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17146392                       # number of overall hits
system.cpu.icache.overall_hits::total        17146392                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2329                       # number of overall misses
system.cpu.icache.overall_misses::total          2329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163323000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163323000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163323000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163323000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17148721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17148721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17148721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17148721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70125.805067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70125.805067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70125.805067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70125.805067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1500                       # number of writebacks
system.cpu.icache.writebacks::total              1500                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158665000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158665000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68125.805067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68125.805067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68125.805067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68125.805067                       # average overall mshr miss latency
system.cpu.icache.replacements                   1500                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17146392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17146392                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17148721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17148721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70125.805067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70125.805067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68125.805067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68125.805067                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           826.085758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17148721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7363.126234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   826.085758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.806724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17151050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17151050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43588901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43588901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43597407                       # number of overall hits
system.cpu.dcache.overall_hits::total        43597407                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       253148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         253148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       253336                       # number of overall misses
system.cpu.dcache.overall_misses::total        253336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8480755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8480755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8480755000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8480755000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43842049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43842049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43850743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43850743                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33501.173227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33501.173227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33476.312091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33476.312091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       233900                       # number of writebacks
system.cpu.dcache.writebacks::total            233900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       237997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       237997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       238169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       238169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7431612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7431612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7442814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7442814000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31225.654105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31225.654105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31250.137507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31250.137507                       # average overall mshr miss latency
system.cpu.dcache.replacements                 237658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37360367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37360367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       156788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        156788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5291520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5291520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37517155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37517155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33749.521647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33749.521647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       150020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       150020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4766195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4766195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31770.397280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31770.397280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6228534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6228534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        96360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3189235000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3189235000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33097.083852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33097.083852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        87977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        87977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2665417000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2665417000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30296.748014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30296.748014                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          188                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          188                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.021624                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021624                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          172                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          172                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11202000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11202000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019784                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019784                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65127.906977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65127.906977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.674318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43835908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            238170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            184.053021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.674318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44089245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44089245                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123227888000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
