Running: xsim.dir/Digital_LOCK_FPGA_behav/xsimk -simmode gui -wdb Digital_LOCK_FPGA_behav.wdb -simrunnum 0 -socket 39981
Design successfully loaded
Design Loading Memory Usage: 33044 KB (Peak: 33592 KB)
Design Loading CPU Usage: 80 ms
Simulation completed
Simulation Memory Usage: 114780 KB (Peak: 172312 KB)
Simulation CPU Usage: 90 ms
