Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Nov 09 16:13:10 2015
| Host         : 85TFG12 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file spimemory_wrapper_control_sets_placed.rpt
| Design       : spimemory_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  ic1/E[0]      | fsm0/count[3]_i_2_n_0 | fsm0/count[3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | fsm0/E[0]             |                       |                1 |              7 |
|  ic1/E[0]      |                       |                       |                3 |              7 |
|  clk_IBUF_BUFG | ic1/E[0]              |                       |                1 |              8 |
|  clk_IBUF_BUFG |                       |                       |                9 |             23 |
+----------------+-----------------------+-----------------------+------------------+----------------+


