Latches in Verilog RTL Programming
