FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SMELLIE_PULSE_OUT\I";
2"SCALER<0..2>";
3"TELLIE_PULSE_OUT\I";
4"UN$1$CLOCKS$I15$DATARDY";
5"UN$1$CLOCKS$I15$FOX200MHZ";
6"UN$1$CLOCKS$I15$LE";
7"UN$1$CLOCKS$I15$CLOCK100";
8"ADDR<0..2>";
9"UN$1$CNTRLREGISTER$I2$LOSELECT";
10"GTRIGL_ECL\I";
11"UN$1$COMPARATORS$I13$LETUNE";
12"UN$1$CAEN$I3$DATA";
13"UN$1$CAEN$I3$CLK";
14"UN$1$GTDELAYS$I4$DGTTTL";
15"MTCD_LO*\I";
16"DGTH\I";
17"DGTL\I";
18"LOCKOUT\I";
19"UN$1$GTDELAYS$I4$LEDGT";
20"GTRIGH_ECL\I";
21"UN$1$GTDELAYS$I4$TTLLOCKOUT";
22"UN$1$CNTRLREGISTER$I2$READENABLE";
23"SMELLIE_DELAY_IN\I";
24"UN$1$CNTRLREGISTER$I2$LE";
25"UN$1$CNTRLREGISTER$I2$DATARDY";
26"UN$1$CNTRLREGISTER$I2$DATAOUT";
27"UN$1$CAEN$I3$LE";
28"UN$1$CAEN$I3$DATARDY";
29"UN$1$3MERGE$I6$B";
30"UN$1$3MERGE$I6$A";
31"GTRIG_TTL\I";
32"TELLIE_DELAY_IN\I";
33"SYNC24L_ECL\I";
34"CAEN_ANPULSE<11..0>\I";
35"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
36"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
37"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
38"EXTTRIG<15..0>\I";
39"SYNC_PULSE_OUT\I";
40"SYNC_DELAY_IN\I";
41"ASYNC_DELAY_IN\I";
42"SMELLIE_DELAY_OUT\I";
43"FAST_COMP_OUTH\I";
44"UN$1$COMPARATORS$I13$DATARDY";
45"SYNC_TTL\I";
46"SYNC24_TTL\I";
47"RAWTRIGS<3..0>\I";
48"UN$1$GENERICUTILITIES$I11$CLRCNT";
49"UN$1$GENERICUTILITIES$I11$PULSE";
50"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
51"TELLIE_DELAY_OUT\I";
52"UN$1$CLOCKS$I15$MISSEDCLOCK";
53"SYNC_DELAY_OUT\I";
54"TUBII_RT_OUT\I";
55"SYNCH_ECL\I";
56"CAEN_OUT<7..0>\I";
57"SCOPE_OUT<7..0>\I";
58"SYNCL_ECL\I";
59"SYNC24H_ECL\I";
60"SYNCH_LVDS\I";
61"SYNCL_LVDS\I";
62"SYNC24H_LVDS\I";
63"SYNC24L_LVDS\I";
64"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
65"GND\G";
66"VCC\G";
67"FAST_COMP_OUTL\I";
68"TUNE_COMP_OUTL\I";
69"TUNE_COMP_OUTH\I";
70"ASYNC_PULSE_OUT\I";
71"UN$1$3MERGE$I6$C";
72"GND\G";
73"CLOCK200_OUTL\I";
74"TUB_CLK_IN\I";
75"CLOCK200_OUTH\I";
76"EXT_PED_OUT\I";
77"ASYNC_DELAY_OUT\I";
78"FAST_ANPULSE\I";
79"TUNE_ANPULSE\I";
80"UN$1$3MERGE$I8$B";
81"CLOCK100_OUTH\I";
82"UN$1$3MERGE$I8$C";
83"UN$1$3MERGE$I8$A";
84"CLOCK100_OUTL\I";
85"LOCKOUT*\I";
86"EXT_PED_IN\I";
87"UN$1$CNTRLREGISTER$I2$ECALSETUP";
88"UN$1$CLOCKS$I15$DEFAULTSELECT";
89"UN$1$MICROZEDCONNECTION$I10$SPKR";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"21;
"DGT"14;
"CAEN_RDY"28;
"TUBII_RT_OUT"54;
"100MHZ_CLK_IN"7;
"SYNC_PULSE_OUT"39;
"SMELLIE_DELAY_OUT"42;
"SMELLIE_DELAY_IN"23;
"SMELLIE_PULSE_OUT"1;
"ASYNC_DELAY_IN"41;
"ASYNC_DELAY_OUT"37;
"SYNC_DELAY_OUT"53;
"SYNC_DELAY_IN"40;
"ASYNC_PULSE_OUT"36;
"TELLIE_DELAY_IN"32;
"TELLIE_PULSE_OUT"3;
"SPKR"89;
"TUBIITIME_DATA_RDY"4;
"FOX_200MHZ_IN"5;
"USING_BCKP"52;
"EXTTRIG<0..15>"38;
"LOAD_ENABLE<0..2>"8;
"COMP_RDY"44;
"TELLIE_DELAY_OUT"51;
"DATA"12;
"CLK"13;
"LATCH_DISPLAY"50;
"CNT_PULSE"49;
"CLR_CNT"48;
"RAWTRIGS_IN<3..0>"47;
"CNTRL_REGISTER_CHK"26;
"CNTRL_RDY"25;
"GTRIG"31;
"SYNC24"46;
"SYNC"45;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"70;
"ASYNC_DELAY_OUT"77;
"LE_ASYNC_DELAY"64;
"LE_ASYNC_PULSE"35;
"DATA"12;
"CLK"13;
"ASYNC_DELAY_IN"37;
"ASYNC_PULSE_IN"36;
"PULSE"49;
"LATCH_DISPLAY"50;
"ALLOW_COUNT"83;
"TEST_DISPLAY"80;
"DISPLAY_ZEROES"82;
"CLR_CNT"48;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"85;
"DGTH"16;
"GTRIG"20;
"TUNE_PULSE"79;
"FAST_PULSE"78;
"DATA"12;
"CLK"13;
"DATA_RDY"44;
"LE_TUNE"11;
"FAST_COMP_OUTH"43;
"FAST_COMP_OUTL"67;
"TUNE_COMP_OUTH"68;
"TUNE_COMP_OUTL"69;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"88;
"CLOCK100"7;
"FOX200MHZ"
VHDL_MODE"OUT"5;
"CLOCK200_OUTH"75;
"CLOCK200_OUTL"73;
"CLK100_OUTL"
VHDL_MODE"OUT"84;
"CLK100_OUTH"
VHDL_MODE"OUT"81;
"MISSEDCLOCK"
VHDL_MODE"OUT"52;
"SR_CLK"
VHDL_MODE"IN"13;
"DATA"
VHDL_MODE"IN"12;
"TUB_CLK_IN"74;
"LE"
VHDL_MODE"IN"6;
"DATA_RDY"
VHDL_MODE"IN"4;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"22;
"DATA_OUT"26;
"ECAL_SETUP"87;
"LO_SELECT"9;
"DEFAULT_CLK_SELECT"88;
"DATA_RDY"25;
"LE"24;
"CLK"13;
"DATA"12;
"DISPLAY<2..0>"2;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"28;
"DATA"
VHDL_MODE"IN"12;
"LE"
VHDL_MODE"IN"27;
"CLK"
VHDL_MODE"IN"13;
"SYNC24L_LVDS"63;
"SYNC24H_LVDS"62;
"SYNCL_LVDS"61;
"SYNCH_LVDS"60;
"SYNC24L_ECL"33;
"SYNC24H_ECL"59;
"SYNCL_ECL"58;
"AN_PULSE_IN<11..0>"34;
"SCOPE_OUT<7..0>"57;
"CAEN_OUT<7..0>"56;
"GTRIGH_ECL"20;
"GTRIGL_ECL"10;
"SYNCH_ECL"55;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TTL_LOCKOUT* \B"21;
"GTRIGL"10;
"GTRIGH"20;
"LE_DGT"19;
"DATA"12;
"CLK"13;
"SELECT_LO_SRC"9;
"LOCKOUT"18;
"LOCKOUT* \B"85;
"DGTL"17;
"DGTH"16;
"MTCD_LO* \B"15;
"DGT_TTL"14;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_LOCATION"U2"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"71;
"A1"
$PN"2"29;
"A0"
$PN"1"30;
"E3"
$PN"6"66;
"E2 \B"
$PN"5"72;
"E1 \B"
$PN"4"65;
"Y7"
$PN"7"35;
"Y6"
$PN"9"64;
"Y5"
$PN"10"6;
"Y4"
$PN"11"11;
"Y3"
$PN"12"22;
"Y2"
$PN"13"24;
"Y1"
$PN"14"19;
"Y0"
$PN"15"27;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"30;
"B\NWC\NAC"29;
"C\NWC\NAC"71;
"Y\NWC\NAC"8;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"86;
"EXT_PED_OUT"76;
"GTRIG"20;
"ECAL_ACTIVE"87;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"83;
"B\NWC\NAC"80;
"C\NWC\NAC"82;
"Y\NWC\NAC"2;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"89;
END.
