SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/VHDL/CMS/DESY_NOV2013/fw/fpga/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/
SET_PREFERENCE workingdirectory C:/VHDL/CMS/DESY_NOV2013/fw/fpga/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/tmp/
SET_PREFERENCE subworkingdirectory C:/VHDL/CMS/DESY_NOV2013/fw/fpga/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/tmp/_cg/
SET_PREFERENCE transientdirectory C:/VHDL/CMS/DESY_NOV2013/fw/fpga/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name ipcore_L1A_varDelay
SET_PARAMETER ShiftRegType Variable_Length_Lossless
SET_PARAMETER OptGoal Resources
SET_PARAMETER RegLastBit true
SET_PARAMETER CE false
SET_PARAMETER Width 1
SET_PARAMETER Depth 128
SET_PARAMETER DefaultDataRadix 2
SET_PARAMETER DefaultData 0
SET_PARAMETER ReadMifFile false
SET_PARAMETER MemInitFile no_coe_file_loaded
SET_PARAMETER AsyncInitRadix 2
SET_PARAMETER AsyncInitVal 0
SET_PARAMETER SSET false
SET_PARAMETER SCLR true
SET_PARAMETER SINIT false
SET_PARAMETER SyncInitRadix 2
SET_PARAMETER SyncInitVal 0
SET_PARAMETER SyncCtrlPriority Reset_Overrides_Set
SET_PARAMETER CEPriority Sync_Overrides_CE
SET_CORE_NAME RAM-based Shift Register
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_shift_ram:11.0
SET_CORE_CLASS com.xilinx.ip.c_shift_ram_v11_0.c_shift_ram_v11_0
SET_CORE_PATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0
SET_CORE_GUIPATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/gui/c_shift_ram_v11_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\ds228_shift_ram.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_readme.txt><c_shift_ram_v11_0_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_vinfo.html><c_shift_ram_v11_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\ds228_shift_ram.pdf><ds228_shift_ram.pdf>
