
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'centos' on host 'ip-172-31-14-48.ec2.internal' (Linux_x86_64 version 3.10.0-1127.10.1.el7.x86_64) on Wed Dec 01 03:59:18 UTC 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.7.1908 (Core)"
INFO: [HLS 200-10] In directory '/home/centos/_x/multadd.sw_emu/multadd'
Sourcing Tcl script 'multadd.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/centos/_x/multadd.sw_emu/multadd/multadd'.
INFO: [HLS 200-10] Adding design file '/home/centos/q4/src/multadd.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/centos/_x/multadd.sw_emu/multadd/multadd/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
INFO: [HLS 200-10] Analyzing design file '/home/centos/q4/src/multadd.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-186] Unrolling loop 'systolic2' (/home/centos/q4/src/multadd.cpp:121:9) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:121:9)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-186] Unrolling loop 'systolic3' (/home/centos/q4/src/multadd.cpp:124:13) in function 'multadd' completely with a factor of 16 (/home/centos/q4/src/multadd.cpp:124:13)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.066 ; gain = 1107.938 ; free physical = 61543 ; free virtual = 83145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1530.066 ; gain = 1107.938 ; free physical = 61543 ; free virtual = 83145
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
HLS completed successfully
INFO: [Common 17-206] Exiting vitis_hls at Wed Dec  1 03:59:34 2021...
