0.7
2020.2
May  7 2023
15:10:42
/home/fpga14/fpga_14_all/project_2/fft_top.sv,1747230582,systemVerilog,,/home/fpga14/fpga_14_all/project_2/project_2.srcs/sources_1/new/test_bench.sv,,drop_upper_frames;drop_upper_freqs;fft_abs_value;fft_top;serial_fft;stream_register,,uvm,,,,,,
/home/fpga14/fpga_14_all/project_2/pkg.sv,1746010022,systemVerilog,/home/fpga14/fpga_14_all/project_2/fft_top.sv;/home/fpga14/fpga_14_all/project_2/project_2.srcs/sources_1/new/test_bench.sv,/home/fpga14/fpga_14_all/project_2/fft_top.sv,,fft_pkg,,uvm,,,,,,
/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/cordic_0_1/sim/cordic_0.vhd,1746626699,vhdl,,,,cordic_0,,,,,,,,
/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/xfft_0_1/sim/xfft_0.vhd,1746623815,vhdl,,,,xfft_0,,,,,,,,
/home/fpga14/fpga_14_all/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1717501569,verilog,,,,glbl,,uvm,,,,,,
/home/fpga14/fpga_14_all/project_2/project_2.srcs/sources_1/new/test_bench.sv,1747228704,systemVerilog,,,,test_bench,,uvm,,,,,,
