---
title:    Altera
subtitle: Design Engineering Intern,  IP \& Device Software
year:     2015
tags:
    - Verilog
    - C++
    - Quartus
body: >
    Owned integration of Design Intent from hardware team into Quartus compiler
    for I/O Subsytem.  Pipe-cleaned Quartus compiler for bringup of new Stratix
    10 device, co-ordinating with teams for workarounds to uncover issues as
    quickly as possible.
