# Design verification

This chapter presents the available models and tools which are used for I3C verification.
The core is verified with [the Cocotb/Verilator + unit tests](https://github.com/chipsalliance/i3c-core/tree/main/verification/cocotb/block) and [the UVM test suite](https://github.com/chipsalliance/i3c-core/tree/main/verification/uvm_i3c).

## Verification plan

The verification plans can be found [here](https://github.com/chipsalliance/i3c-core/tree/main/verification/uvm_i3c).
