Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 14 09:32:13 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  137          inf        0.000                      0                  137           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 3.985ns (58.060%)  route 2.879ns (41.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           2.879     3.335    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.864 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.864    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 3.980ns (58.501%)  route 2.823ns (41.499%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  pwmCalibration/finish_reg/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/finish_reg/Q
                         net (fo=7, routed)           2.823     3.279    finish_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.803 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     6.803    finish
    G19                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 3.968ns (62.410%)  route 2.390ns (37.590%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.390     2.846    lopt_1
    A16                  OBUF (Prop_obuf_I_O)         3.512     6.357 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.357    PWM[1]
    A16                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.021ns (70.619%)  route 1.673ns (29.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.673     2.191    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.694 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[2]
    L3                                                                r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.694 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[0]
    K3                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.608ns  (logic 1.648ns (29.387%)  route 3.960ns (70.613%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwmModule1/sclCount_reg[1]/Q
                         net (fo=11, routed)          0.999     1.418    pwmModule1/sclCount_reg[1]_0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I1_O)        0.327     1.745 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.327    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.326     2.653 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.653    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.051 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    pwmModule1/PWM0_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.229 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.379     5.608    pwmModule1/PWM0
    SLICE_X64Y85         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.607ns  (logic 1.648ns (29.392%)  route 3.959ns (70.608%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwmModule1/sclCount_reg[1]/Q
                         net (fo=11, routed)          0.999     1.418    pwmModule1/sclCount_reg[1]_0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I1_O)        0.327     1.745 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.327    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.326     2.653 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.653    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.051 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    pwmModule1/PWM0_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.229 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.378     5.607    pwmModule1/PWM0
    SLICE_X64Y83         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.825ns  (logic 1.648ns (34.155%)  route 3.177ns (65.845%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwmModule1/sclCount_reg[1]/Q
                         net (fo=11, routed)          0.999     1.418    pwmModule1/sclCount_reg[1]_0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I1_O)        0.327     1.745 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.327    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.326     2.653 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.653    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.051 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    pwmModule1/PWM0_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.229 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           1.596     4.825    pwmModule1/PWM0
    SLICE_X0Y101         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/sclCount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 0.766ns (19.155%)  route 3.233ns (80.845%))
  Logic Levels:           3  (FDRE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  pwmModule1/count_reg[5]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/count_reg[5]/Q
                         net (fo=3, routed)           0.964     1.482    pwmModule1/count[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     1.606 r  pwmModule1/count[6]_i_3__0/O
                         net (fo=1, routed)           0.831     2.438    pwmModule1/count[6]_i_3__0_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     2.562 r  pwmModule1/count[6]_i_1/O
                         net (fo=18, routed)          1.437     3.999    pwmModule1/p_0_in
    SLICE_X5Y70          FDRE                                         r  pwmModule1/sclCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/sclCount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 0.766ns (19.155%)  route 3.233ns (80.845%))
  Logic Levels:           3  (FDRE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  pwmModule1/count_reg[5]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/count_reg[5]/Q
                         net (fo=3, routed)           0.964     1.482    pwmModule1/count[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     1.606 r  pwmModule1/count[6]_i_3__0/O
                         net (fo=1, routed)           0.831     2.438    pwmModule1/count[6]_i_3__0_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     2.562 r  pwmModule1/count[6]_i_1/O
                         net (fo=18, routed)          1.437     3.999    pwmModule1/p_0_in
    SLICE_X5Y70          FDRE                                         r  pwmModule1/sclCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[0]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    pwmCalibration/rise_reg[0]
    SLICE_X5Y72          FDRE                                         r  pwmCalibration/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[6]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[6]/Q
                         net (fo=5, routed)           0.080     0.221    pwmCalibration/rise_reg[6]
    SLICE_X4Y73          FDRE                                         r  pwmCalibration/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.194%)  route 0.097ns (40.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[2]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[2]/Q
                         net (fo=6, routed)           0.097     0.238    pwmCalibration/rise_reg[2]
    SLICE_X5Y72          FDRE                                         r  pwmCalibration/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.232%)  route 0.110ns (43.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[5]/Q
                         net (fo=6, routed)           0.110     0.251    pwmCalibration/rise_reg[5]
    SLICE_X4Y73          FDRE                                         r  pwmCalibration/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[5]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[5]/Q
                         net (fo=5, routed)           0.087     0.228    pwmCalibration/count_reg_n_0_[5]
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  pwmCalibration/count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.273    pwmCalibration/data0[6]
    SLICE_X2Y75          FDRE                                         r  pwmCalibration/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.208%)  route 0.140ns (49.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[1]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[1]/Q
                         net (fo=7, routed)           0.140     0.281    pwmCalibration/rise_reg[1]
    SLICE_X5Y72          FDRE                                         r  pwmCalibration/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.100%)  route 0.146ns (50.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[7]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[7]/Q
                         net (fo=4, routed)           0.146     0.287    pwmCalibration/rise_reg[7]
    SLICE_X5Y72          FDRE                                         r  pwmCalibration/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[0]/Q
                         net (fo=8, routed)           0.120     0.261    pwmModule1/count[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  pwmModule1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    pwmModule1/plusOp[2]
    SLICE_X2Y91          FDRE                                         r  pwmModule1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[0]/Q
                         net (fo=8, routed)           0.120     0.261    pwmModule1/count[0]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.048     0.309 r  pwmModule1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    pwmModule1/plusOp[3]
    SLICE_X2Y91          FDRE                                         r  pwmModule1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/sclCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[7]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/sclCount_reg[7]/Q
                         net (fo=8, routed)           0.101     0.229    pwmModule1/sclCount_reg[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I2_O)        0.098     0.327 r  pwmModule1/sclCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.327    pwmModule1/sclCount[8]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  pwmModule1/sclCount_reg[8]/D
  -------------------------------------------------------------------    -------------------





