read -sv run_verilog_mid/adder_32b_8_87_f27e7f14cc157306f42ebc21f4296992.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_f27e7f14cc157306f42ebc21f4296992_yosys.v
