
RTOS_DISC_ASSI_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ad0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003c60  08003c60  00004c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cb0  08003cb0  00005060  2**0
                  CONTENTS
  4 .ARM          00000008  08003cb0  08003cb0  00004cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cb8  08003cb8  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cb8  08003cb8  00004cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cbc  08003cbc  00004cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003cc0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005060  2**0
                  CONTENTS
 10 .bss          000041e8  20000060  20000060  00005060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004248  20004248  00005060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012ad6  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a3e  00000000  00000000  00017b66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001058  00000000  00000000  0001a5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb9  00000000  00000000  0001b600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226dd  00000000  00000000  0001c2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011b6b  00000000  00000000  0003e996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d32fd  00000000  00000000  00050501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001237fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000046f8  00000000  00000000  00123844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  00127f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c48 	.word	0x08003c48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08003c48 	.word	0x08003c48

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	4a07      	ldr	r2, [pc, #28]	@ (80004ec <vApplicationGetIdleTaskMemory+0x2c>)
 80004d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	4a06      	ldr	r2, [pc, #24]	@ (80004f0 <vApplicationGetIdleTaskMemory+0x30>)
 80004d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004de:	bf00      	nop
 80004e0:	3714      	adds	r7, #20
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	2000007c 	.word	0x2000007c
 80004f0:	2000011c 	.word	0x2000011c

080004f4 <vLedTask1>:
	vTaskDelete(NULL);
}
*/

void vLedTask1(int *pvParam)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	portTickType xLastWakeupTime = xTaskGetTickCount();
 80004fc:	f002 fc5c 	bl	8002db8 <xTaskGetTickCount>
 8000500:	4603      	mov	r3, r0
 8000502:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000504:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000508:	4806      	ldr	r0, [pc, #24]	@ (8000524 <vLedTask1+0x30>)
 800050a:	f000 fd5c 	bl	8000fc6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&xLastWakeupTime, *pvParam / portTICK_RATE_MS);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	461a      	mov	r2, r3
 8000514:	f107 030c 	add.w	r3, r7, #12
 8000518:	4611      	mov	r1, r2
 800051a:	4618      	mov	r0, r3
 800051c:	f002 fa80 	bl	8002a20 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000520:	bf00      	nop
 8000522:	e7ef      	b.n	8000504 <vLedTask1+0x10>
 8000524:	40020c00 	.word	0x40020c00

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b5b0      	push	{r4, r5, r7, lr}
 800052a:	b08a      	sub	sp, #40	@ 0x28
 800052c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f000 fa71 	bl	8000a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f831 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 f8c3 	bl	80006c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800053a:	f000 f897 	bl	800066c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800053e:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <main+0x60>)
 8000540:	463c      	mov	r4, r7
 8000542:	461d      	mov	r5, r3
 8000544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000548:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800054c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000550:	463b      	mov	r3, r7
 8000552:	2100      	movs	r1, #0
 8000554:	4618      	mov	r0, r3
 8000556:	f001 ffa0 	bl	800249a <osThreadCreate>
 800055a:	4603      	mov	r3, r0
 800055c:	4a0b      	ldr	r2, [pc, #44]	@ (800058c <main+0x64>)
 800055e:	6013      	str	r3, [r2, #0]

     xRet = xTaskCreate(vUARTSendingTask, "UART2 Task", configMINIMAL_STACK_SIZE, "UART Task2\r\n", 3, NULL);
        if(xRet != pdTRUE)
      	  Error_Handler();
        */
        xTaskCreate( vLedTask1, "Task 2", configMINIMAL_STACK_SIZE, 1000, 1, NULL );
 8000560:	2300      	movs	r3, #0
 8000562:	9301      	str	r3, [sp, #4]
 8000564:	2301      	movs	r3, #1
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800056c:	2280      	movs	r2, #128	@ 0x80
 800056e:	4908      	ldr	r1, [pc, #32]	@ (8000590 <main+0x68>)
 8000570:	4808      	ldr	r0, [pc, #32]	@ (8000594 <main+0x6c>)
 8000572:	f002 f906 	bl	8002782 <xTaskCreate>
        if(xRet != pdTRUE)
 8000576:	69fb      	ldr	r3, [r7, #28]
 8000578:	2b01      	cmp	r3, #1
 800057a:	d001      	beq.n	8000580 <main+0x58>
              	  Error_Handler();
 800057c:	f000 f8fe 	bl	800077c <Error_Handler>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000580:	f001 ff84 	bl	800248c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <main+0x5c>
 8000588:	08003c74 	.word	0x08003c74
 800058c:	20000364 	.word	0x20000364
 8000590:	08003c60 	.word	0x08003c60
 8000594:	080004f5 	.word	0x080004f5

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b094      	sub	sp, #80	@ 0x50
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	2230      	movs	r2, #48	@ 0x30
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f003 fa74 	bl	8003a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	f107 030c 	add.w	r3, r7, #12
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005bc:	2300      	movs	r3, #0
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	4b28      	ldr	r3, [pc, #160]	@ (8000664 <SystemClock_Config+0xcc>)
 80005c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c4:	4a27      	ldr	r2, [pc, #156]	@ (8000664 <SystemClock_Config+0xcc>)
 80005c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80005cc:	4b25      	ldr	r3, [pc, #148]	@ (8000664 <SystemClock_Config+0xcc>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d8:	2300      	movs	r3, #0
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <SystemClock_Config+0xd0>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a21      	ldr	r2, [pc, #132]	@ (8000668 <SystemClock_Config+0xd0>)
 80005e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005e6:	6013      	str	r3, [r2, #0]
 80005e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f4:	2302      	movs	r3, #2
 80005f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f8:	2301      	movs	r3, #1
 80005fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005fc:	2310      	movs	r3, #16
 80005fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000600:	2302      	movs	r3, #2
 8000602:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000604:	2300      	movs	r3, #0
 8000606:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800060c:	2332      	movs	r3, #50	@ 0x32
 800060e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000610:	2304      	movs	r3, #4
 8000612:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000614:	2307      	movs	r3, #7
 8000616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 0320 	add.w	r3, r7, #32
 800061c:	4618      	mov	r0, r3
 800061e:	f000 fced 	bl	8000ffc <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000628:	f000 f8a8 	bl	800077c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062c:	230f      	movs	r3, #15
 800062e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000630:	2302      	movs	r3, #2
 8000632:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000638:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800063c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800063e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000642:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f000 ff4e 	bl	80014ec <HAL_RCC_ClockConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000656:	f000 f891 	bl	800077c <Error_Handler>
  }
}
 800065a:	bf00      	nop
 800065c:	3750      	adds	r7, #80	@ 0x50
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40007000 	.word	0x40007000

0800066c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000670:	4b11      	ldr	r3, [pc, #68]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000672:	4a12      	ldr	r2, [pc, #72]	@ (80006bc <MX_USART2_UART_Init+0x50>)
 8000674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000678:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800067c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <MX_USART2_UART_Init+0x4c>)
 80006a4:	f001 fc16 	bl	8001ed4 <HAL_UART_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006ae:	f000 f865 	bl	800077c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000031c 	.word	0x2000031c
 80006bc:	40004400 	.word	0x40004400

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	4b19      	ldr	r3, [pc, #100]	@ (8000740 <MX_GPIO_Init+0x80>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a18      	ldr	r2, [pc, #96]	@ (8000740 <MX_GPIO_Init+0x80>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <MX_GPIO_Init+0x80>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_GPIO_Init+0x80>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	4a11      	ldr	r2, [pc, #68]	@ (8000740 <MX_GPIO_Init+0x80>)
 80006fc:	f043 0308 	orr.w	r3, r3, #8
 8000700:	6313      	str	r3, [r2, #48]	@ 0x30
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <MX_GPIO_Init+0x80>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	f003 0308 	and.w	r3, r3, #8
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000714:	480b      	ldr	r0, [pc, #44]	@ (8000744 <MX_GPIO_Init+0x84>)
 8000716:	f000 fc3d 	bl	8000f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800071a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800071e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000720:	2301      	movs	r3, #1
 8000722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000728:	2300      	movs	r3, #0
 800072a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	4619      	mov	r1, r3
 8000732:	4804      	ldr	r0, [pc, #16]	@ (8000744 <MX_GPIO_Init+0x84>)
 8000734:	f000 fa92 	bl	8000c5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000738:	bf00      	nop
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40023800 	.word	0x40023800
 8000744:	40020c00 	.word	0x40020c00

08000748 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000750:	2001      	movs	r0, #1
 8000752:	f001 feee 	bl	8002532 <osDelay>
 8000756:	e7fb      	b.n	8000750 <StartDefaultTask+0x8>

08000758 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a04      	ldr	r2, [pc, #16]	@ (8000778 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d101      	bne.n	800076e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800076a:	f000 f975 	bl	8000a58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40010000 	.word	0x40010000

0800077c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000780:	b672      	cpsid	i
}
 8000782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <Error_Handler+0x8>

08000788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	4b10      	ldr	r3, [pc, #64]	@ (80007d4 <HAL_MspInit+0x4c>)
 8000794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000796:	4a0f      	ldr	r2, [pc, #60]	@ (80007d4 <HAL_MspInit+0x4c>)
 8000798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079c:	6453      	str	r3, [r2, #68]	@ 0x44
 800079e:	4b0d      	ldr	r3, [pc, #52]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b2:	4a08      	ldr	r2, [pc, #32]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <HAL_MspInit+0x4c>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800

080007d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	@ 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a19      	ldr	r2, [pc, #100]	@ (800085c <HAL_UART_MspInit+0x84>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d12b      	bne.n	8000852 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b18      	ldr	r3, [pc, #96]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000802:	4a17      	ldr	r2, [pc, #92]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000808:	6413      	str	r3, [r2, #64]	@ 0x40
 800080a:	4b15      	ldr	r3, [pc, #84]	@ (8000860 <HAL_UART_MspInit+0x88>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <HAL_UART_MspInit+0x88>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a10      	ldr	r2, [pc, #64]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <HAL_UART_MspInit+0x88>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000832:	230c      	movs	r3, #12
 8000834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083e:	2303      	movs	r3, #3
 8000840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000842:	2307      	movs	r3, #7
 8000844:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	4619      	mov	r1, r3
 800084c:	4805      	ldr	r0, [pc, #20]	@ (8000864 <HAL_UART_MspInit+0x8c>)
 800084e:	f000 fa05 	bl	8000c5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000852:	bf00      	nop
 8000854:	3728      	adds	r7, #40	@ 0x28
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40004400 	.word	0x40004400
 8000860:	40023800 	.word	0x40023800
 8000864:	40020000 	.word	0x40020000

08000868 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08c      	sub	sp, #48	@ 0x30
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000870:	2300      	movs	r3, #0
 8000872:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000878:	2300      	movs	r3, #0
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	4b2f      	ldr	r3, [pc, #188]	@ (800093c <HAL_InitTick+0xd4>)
 800087e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000880:	4a2e      	ldr	r2, [pc, #184]	@ (800093c <HAL_InitTick+0xd4>)
 8000882:	f043 0301 	orr.w	r3, r3, #1
 8000886:	6453      	str	r3, [r2, #68]	@ 0x44
 8000888:	4b2c      	ldr	r3, [pc, #176]	@ (800093c <HAL_InitTick+0xd4>)
 800088a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800088c:	f003 0301 	and.w	r3, r3, #1
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000894:	f107 020c 	add.w	r2, r7, #12
 8000898:	f107 0310 	add.w	r3, r7, #16
 800089c:	4611      	mov	r1, r2
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 f844 	bl	800192c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80008a4:	f001 f82e 	bl	8001904 <HAL_RCC_GetPCLK2Freq>
 80008a8:	4603      	mov	r3, r0
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b0:	4a23      	ldr	r2, [pc, #140]	@ (8000940 <HAL_InitTick+0xd8>)
 80008b2:	fba2 2303 	umull	r2, r3, r2, r3
 80008b6:	0c9b      	lsrs	r3, r3, #18
 80008b8:	3b01      	subs	r3, #1
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008bc:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <HAL_InitTick+0xdc>)
 80008be:	4a22      	ldr	r2, [pc, #136]	@ (8000948 <HAL_InitTick+0xe0>)
 80008c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008c2:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <HAL_InitTick+0xdc>)
 80008c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008c8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008ca:	4a1e      	ldr	r2, [pc, #120]	@ (8000944 <HAL_InitTick+0xdc>)
 80008cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ce:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <HAL_InitTick+0xdc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <HAL_InitTick+0xdc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008dc:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <HAL_InitTick+0xdc>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80008e2:	4818      	ldr	r0, [pc, #96]	@ (8000944 <HAL_InitTick+0xdc>)
 80008e4:	f001 f854 	bl	8001990 <HAL_TIM_Base_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80008ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d11b      	bne.n	800092e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80008f6:	4813      	ldr	r0, [pc, #76]	@ (8000944 <HAL_InitTick+0xdc>)
 80008f8:	f001 f8a4 	bl	8001a44 <HAL_TIM_Base_Start_IT>
 80008fc:	4603      	mov	r3, r0
 80008fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000902:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000906:	2b00      	cmp	r3, #0
 8000908:	d111      	bne.n	800092e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800090a:	2019      	movs	r0, #25
 800090c:	f000 f998 	bl	8000c40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b0f      	cmp	r3, #15
 8000914:	d808      	bhi.n	8000928 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000916:	2200      	movs	r2, #0
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	2019      	movs	r0, #25
 800091c:	f000 f974 	bl	8000c08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000920:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <HAL_InitTick+0xe4>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
 8000926:	e002      	b.n	800092e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000928:	2301      	movs	r3, #1
 800092a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800092e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000932:	4618      	mov	r0, r3
 8000934:	3730      	adds	r7, #48	@ 0x30
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800
 8000940:	431bde83 	.word	0x431bde83
 8000944:	20000368 	.word	0x20000368
 8000948:	40010000 	.word	0x40010000
 800094c:	20000004 	.word	0x20000004

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
	...

08000988 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800098c:	4802      	ldr	r0, [pc, #8]	@ (8000998 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800098e:	f001 f8c9 	bl	8001b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000368 	.word	0x20000368

0800099c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <SystemInit+0x20>)
 80009a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009a6:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <SystemInit+0x20>)
 80009a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009c4:	f7ff ffea 	bl	800099c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ca:	490d      	ldr	r1, [pc, #52]	@ (8000a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d0:	e002      	b.n	80009d8 <LoopCopyDataInit>

080009d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009d6:	3304      	adds	r3, #4

080009d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009dc:	d3f9      	bcc.n	80009d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009de:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009e0:	4c0a      	ldr	r4, [pc, #40]	@ (8000a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80009e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009e4:	e001      	b.n	80009ea <LoopFillZerobss>

080009e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e8:	3204      	adds	r2, #4

080009ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ec:	d3fb      	bcc.n	80009e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ee:	f003 f8af 	bl	8003b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f2:	f7ff fd99 	bl	8000528 <main>
  bx  lr    
 80009f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a00:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000a04:	08003cc0 	.word	0x08003cc0
  ldr r2, =_sbss
 8000a08:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000a0c:	20004248 	.word	0x20004248

08000a10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a10:	e7fe      	b.n	8000a10 <ADC_IRQHandler>
	...

08000a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a18:	4b0e      	ldr	r3, [pc, #56]	@ (8000a54 <HAL_Init+0x40>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <HAL_Init+0x40>)
 8000a1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a24:	4b0b      	ldr	r3, [pc, #44]	@ (8000a54 <HAL_Init+0x40>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a0a      	ldr	r2, [pc, #40]	@ (8000a54 <HAL_Init+0x40>)
 8000a2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a30:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <HAL_Init+0x40>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a07      	ldr	r2, [pc, #28]	@ (8000a54 <HAL_Init+0x40>)
 8000a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f000 f8d8 	bl	8000bf2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f7ff ff10 	bl	8000868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a48:	f7ff fe9e 	bl	8000788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023c00 	.word	0x40023c00

08000a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_IncTick+0x20>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_IncTick+0x24>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <HAL_IncTick+0x24>)
 8000a6a:	6013      	str	r3, [r2, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	200003b0 	.word	0x200003b0

08000a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return uwTick;
 8000a84:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <HAL_GetTick+0x14>)
 8000a86:	681b      	ldr	r3, [r3, #0]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	200003b0 	.word	0x200003b0

08000a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aca:	4a04      	ldr	r2, [pc, #16]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae4:	4b04      	ldr	r3, [pc, #16]	@ (8000af8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	0a1b      	lsrs	r3, r3, #8
 8000aea:	f003 0307 	and.w	r3, r3, #7
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	db0b      	blt.n	8000b26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	f003 021f 	and.w	r2, r3, #31
 8000b14:	4907      	ldr	r1, [pc, #28]	@ (8000b34 <__NVIC_EnableIRQ+0x38>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000e100 	.word	0xe000e100

08000b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	6039      	str	r1, [r7, #0]
 8000b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	db0a      	blt.n	8000b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	490c      	ldr	r1, [pc, #48]	@ (8000b84 <__NVIC_SetPriority+0x4c>)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b60:	e00a      	b.n	8000b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4908      	ldr	r1, [pc, #32]	@ (8000b88 <__NVIC_SetPriority+0x50>)
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	0112      	lsls	r2, r2, #4
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	440b      	add	r3, r1
 8000b76:	761a      	strb	r2, [r3, #24]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	@ 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	f1c3 0307 	rsb	r3, r3, #7
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf28      	it	cs
 8000baa:	2304      	movcs	r3, #4
 8000bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	2b06      	cmp	r3, #6
 8000bb4:	d902      	bls.n	8000bbc <NVIC_EncodePriority+0x30>
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3b03      	subs	r3, #3
 8000bba:	e000      	b.n	8000bbe <NVIC_EncodePriority+0x32>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43da      	mvns	r2, r3
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	fa01 f303 	lsl.w	r3, r1, r3
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be4:	4313      	orrs	r3, r2
         );
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3724      	adds	r7, #36	@ 0x24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff ff4c 	bl	8000a98 <__NVIC_SetPriorityGrouping>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
 8000c14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c1a:	f7ff ff61 	bl	8000ae0 <__NVIC_GetPriorityGrouping>
 8000c1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	68b9      	ldr	r1, [r7, #8]
 8000c24:	6978      	ldr	r0, [r7, #20]
 8000c26:	f7ff ffb1 	bl	8000b8c <NVIC_EncodePriority>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c30:	4611      	mov	r1, r2
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff80 	bl	8000b38 <__NVIC_SetPriority>
}
 8000c38:	bf00      	nop
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff54 	bl	8000afc <__NVIC_EnableIRQ>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b089      	sub	sp, #36	@ 0x24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
 8000c76:	e16b      	b.n	8000f50 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c78:	2201      	movs	r2, #1
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f040 815a 	bne.w	8000f4a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f003 0303 	and.w	r3, r3, #3
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d005      	beq.n	8000cae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d130      	bne.n	8000d10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	69ba      	ldr	r2, [r7, #24]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	68da      	ldr	r2, [r3, #12]
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	69ba      	ldr	r2, [r7, #24]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	091b      	lsrs	r3, r3, #4
 8000cfa:	f003 0201 	and.w	r2, r3, #1
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d017      	beq.n	8000d4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	2203      	movs	r2, #3
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	4013      	ands	r3, r2
 8000d32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	689a      	ldr	r2, [r3, #8]
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 0303 	and.w	r3, r3, #3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d123      	bne.n	8000da0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	08da      	lsrs	r2, r3, #3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3208      	adds	r2, #8
 8000d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	f003 0307 	and.w	r3, r3, #7
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	220f      	movs	r2, #15
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	691a      	ldr	r2, [r3, #16]
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	08da      	lsrs	r2, r3, #3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3208      	adds	r2, #8
 8000d9a:	69b9      	ldr	r1, [r7, #24]
 8000d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4013      	ands	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f003 0203 	and.w	r2, r3, #3
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f000 80b4 	beq.w	8000f4a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b60      	ldr	r3, [pc, #384]	@ (8000f68 <HAL_GPIO_Init+0x30c>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dea:	4a5f      	ldr	r2, [pc, #380]	@ (8000f68 <HAL_GPIO_Init+0x30c>)
 8000dec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df2:	4b5d      	ldr	r3, [pc, #372]	@ (8000f68 <HAL_GPIO_Init+0x30c>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8000f6c <HAL_GPIO_Init+0x310>)
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	089b      	lsrs	r3, r3, #2
 8000e04:	3302      	adds	r3, #2
 8000e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	220f      	movs	r2, #15
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a52      	ldr	r2, [pc, #328]	@ (8000f70 <HAL_GPIO_Init+0x314>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d02b      	beq.n	8000e82 <HAL_GPIO_Init+0x226>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a51      	ldr	r2, [pc, #324]	@ (8000f74 <HAL_GPIO_Init+0x318>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d025      	beq.n	8000e7e <HAL_GPIO_Init+0x222>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a50      	ldr	r2, [pc, #320]	@ (8000f78 <HAL_GPIO_Init+0x31c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d01f      	beq.n	8000e7a <HAL_GPIO_Init+0x21e>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a4f      	ldr	r2, [pc, #316]	@ (8000f7c <HAL_GPIO_Init+0x320>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d019      	beq.n	8000e76 <HAL_GPIO_Init+0x21a>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a4e      	ldr	r2, [pc, #312]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d013      	beq.n	8000e72 <HAL_GPIO_Init+0x216>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a4d      	ldr	r2, [pc, #308]	@ (8000f84 <HAL_GPIO_Init+0x328>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d00d      	beq.n	8000e6e <HAL_GPIO_Init+0x212>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a4c      	ldr	r2, [pc, #304]	@ (8000f88 <HAL_GPIO_Init+0x32c>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d007      	beq.n	8000e6a <HAL_GPIO_Init+0x20e>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a4b      	ldr	r2, [pc, #300]	@ (8000f8c <HAL_GPIO_Init+0x330>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d101      	bne.n	8000e66 <HAL_GPIO_Init+0x20a>
 8000e62:	2307      	movs	r3, #7
 8000e64:	e00e      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e66:	2308      	movs	r3, #8
 8000e68:	e00c      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e6a:	2306      	movs	r3, #6
 8000e6c:	e00a      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e6e:	2305      	movs	r3, #5
 8000e70:	e008      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e72:	2304      	movs	r3, #4
 8000e74:	e006      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e76:	2303      	movs	r3, #3
 8000e78:	e004      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	e002      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e000      	b.n	8000e84 <HAL_GPIO_Init+0x228>
 8000e82:	2300      	movs	r3, #0
 8000e84:	69fa      	ldr	r2, [r7, #28]
 8000e86:	f002 0203 	and.w	r2, r2, #3
 8000e8a:	0092      	lsls	r2, r2, #2
 8000e8c:	4093      	lsls	r3, r2
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e94:	4935      	ldr	r1, [pc, #212]	@ (8000f6c <HAL_GPIO_Init+0x310>)
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	089b      	lsrs	r3, r3, #2
 8000e9a:	3302      	adds	r3, #2
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ec6:	4a32      	ldr	r2, [pc, #200]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ecc:	4b30      	ldr	r3, [pc, #192]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d003      	beq.n	8000ef0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ef0:	4a27      	ldr	r2, [pc, #156]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ef6:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	43db      	mvns	r3, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4013      	ands	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d003      	beq.n	8000f44 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f44:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <HAL_GPIO_Init+0x334>)
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	61fb      	str	r3, [r7, #28]
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	2b0f      	cmp	r3, #15
 8000f54:	f67f ae90 	bls.w	8000c78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	3724      	adds	r7, #36	@ 0x24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40013800 	.word	0x40013800
 8000f70:	40020000 	.word	0x40020000
 8000f74:	40020400 	.word	0x40020400
 8000f78:	40020800 	.word	0x40020800
 8000f7c:	40020c00 	.word	0x40020c00
 8000f80:	40021000 	.word	0x40021000
 8000f84:	40021400 	.word	0x40021400
 8000f88:	40021800 	.word	0x40021800
 8000f8c:	40021c00 	.word	0x40021c00
 8000f90:	40013c00 	.word	0x40013c00

08000f94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	807b      	strh	r3, [r7, #2]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fa4:	787b      	ldrb	r3, [r7, #1]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d003      	beq.n	8000fb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000faa:	887a      	ldrh	r2, [r7, #2]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fb0:	e003      	b.n	8000fba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fb2:	887b      	ldrh	r3, [r7, #2]
 8000fb4:	041a      	lsls	r2, r3, #16
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	619a      	str	r2, [r3, #24]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b085      	sub	sp, #20
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	695b      	ldr	r3, [r3, #20]
 8000fd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fd8:	887a      	ldrh	r2, [r7, #2]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	041a      	lsls	r2, r3, #16
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	43d9      	mvns	r1, r3
 8000fe4:	887b      	ldrh	r3, [r7, #2]
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	431a      	orrs	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	619a      	str	r2, [r3, #24]
}
 8000fee:	bf00      	nop
 8000ff0:	3714      	adds	r7, #20
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
	...

08000ffc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d101      	bne.n	800100e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e267      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	2b00      	cmp	r3, #0
 8001018:	d075      	beq.n	8001106 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800101a:	4b88      	ldr	r3, [pc, #544]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	f003 030c 	and.w	r3, r3, #12
 8001022:	2b04      	cmp	r3, #4
 8001024:	d00c      	beq.n	8001040 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001026:	4b85      	ldr	r3, [pc, #532]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800102e:	2b08      	cmp	r3, #8
 8001030:	d112      	bne.n	8001058 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001032:	4b82      	ldr	r3, [pc, #520]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800103a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800103e:	d10b      	bne.n	8001058 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001040:	4b7e      	ldr	r3, [pc, #504]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d05b      	beq.n	8001104 <HAL_RCC_OscConfig+0x108>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d157      	bne.n	8001104 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e242      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001060:	d106      	bne.n	8001070 <HAL_RCC_OscConfig+0x74>
 8001062:	4b76      	ldr	r3, [pc, #472]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a75      	ldr	r2, [pc, #468]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800106c:	6013      	str	r3, [r2, #0]
 800106e:	e01d      	b.n	80010ac <HAL_RCC_OscConfig+0xb0>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001078:	d10c      	bne.n	8001094 <HAL_RCC_OscConfig+0x98>
 800107a:	4b70      	ldr	r3, [pc, #448]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a6f      	ldr	r2, [pc, #444]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001084:	6013      	str	r3, [r2, #0]
 8001086:	4b6d      	ldr	r3, [pc, #436]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a6c      	ldr	r2, [pc, #432]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800108c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001090:	6013      	str	r3, [r2, #0]
 8001092:	e00b      	b.n	80010ac <HAL_RCC_OscConfig+0xb0>
 8001094:	4b69      	ldr	r3, [pc, #420]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a68      	ldr	r2, [pc, #416]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800109a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	4b66      	ldr	r3, [pc, #408]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a65      	ldr	r2, [pc, #404]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80010a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d013      	beq.n	80010dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fce4 	bl	8000a80 <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010bc:	f7ff fce0 	bl	8000a80 <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b64      	cmp	r3, #100	@ 0x64
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e207      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ce:	4b5b      	ldr	r3, [pc, #364]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f0      	beq.n	80010bc <HAL_RCC_OscConfig+0xc0>
 80010da:	e014      	b.n	8001106 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fcd0 	bl	8000a80 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010e4:	f7ff fccc 	bl	8000a80 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b64      	cmp	r3, #100	@ 0x64
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e1f3      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010f6:	4b51      	ldr	r3, [pc, #324]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0xe8>
 8001102:	e000      	b.n	8001106 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d063      	beq.n	80011da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001112:	4b4a      	ldr	r3, [pc, #296]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f003 030c 	and.w	r3, r3, #12
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00b      	beq.n	8001136 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800111e:	4b47      	ldr	r3, [pc, #284]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001126:	2b08      	cmp	r3, #8
 8001128:	d11c      	bne.n	8001164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800112a:	4b44      	ldr	r3, [pc, #272]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d116      	bne.n	8001164 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001136:	4b41      	ldr	r3, [pc, #260]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d005      	beq.n	800114e <HAL_RCC_OscConfig+0x152>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d001      	beq.n	800114e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e1c7      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800114e:	4b3b      	ldr	r3, [pc, #236]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	691b      	ldr	r3, [r3, #16]
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	4937      	ldr	r1, [pc, #220]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800115e:	4313      	orrs	r3, r2
 8001160:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001162:	e03a      	b.n	80011da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d020      	beq.n	80011ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800116c:	4b34      	ldr	r3, [pc, #208]	@ (8001240 <HAL_RCC_OscConfig+0x244>)
 800116e:	2201      	movs	r2, #1
 8001170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001172:	f7ff fc85 	bl	8000a80 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001178:	e008      	b.n	800118c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117a:	f7ff fc81 	bl	8000a80 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e1a8      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800118c:	4b2b      	ldr	r3, [pc, #172]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0f0      	beq.n	800117a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001198:	4b28      	ldr	r3, [pc, #160]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	4925      	ldr	r1, [pc, #148]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	600b      	str	r3, [r1, #0]
 80011ac:	e015      	b.n	80011da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ae:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <HAL_RCC_OscConfig+0x244>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b4:	f7ff fc64 	bl	8000a80 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011bc:	f7ff fc60 	bl	8000a80 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e187      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ce:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d036      	beq.n	8001254 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d016      	beq.n	800121c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <HAL_RCC_OscConfig+0x248>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011f4:	f7ff fc44 	bl	8000a80 <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011fc:	f7ff fc40 	bl	8000a80 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e167      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120e:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <HAL_RCC_OscConfig+0x240>)
 8001210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d0f0      	beq.n	80011fc <HAL_RCC_OscConfig+0x200>
 800121a:	e01b      	b.n	8001254 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800121c:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <HAL_RCC_OscConfig+0x248>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001222:	f7ff fc2d 	bl	8000a80 <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001228:	e00e      	b.n	8001248 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800122a:	f7ff fc29 	bl	8000a80 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d907      	bls.n	8001248 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e150      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
 800123c:	40023800 	.word	0x40023800
 8001240:	42470000 	.word	0x42470000
 8001244:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001248:	4b88      	ldr	r3, [pc, #544]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800124a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1ea      	bne.n	800122a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0304 	and.w	r3, r3, #4
 800125c:	2b00      	cmp	r3, #0
 800125e:	f000 8097 	beq.w	8001390 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001266:	4b81      	ldr	r3, [pc, #516]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10f      	bne.n	8001292 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	4b7d      	ldr	r3, [pc, #500]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127a:	4a7c      	ldr	r2, [pc, #496]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800127c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001280:	6413      	str	r3, [r2, #64]	@ 0x40
 8001282:	4b7a      	ldr	r3, [pc, #488]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800128e:	2301      	movs	r3, #1
 8001290:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001292:	4b77      	ldr	r3, [pc, #476]	@ (8001470 <HAL_RCC_OscConfig+0x474>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800129a:	2b00      	cmp	r3, #0
 800129c:	d118      	bne.n	80012d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800129e:	4b74      	ldr	r3, [pc, #464]	@ (8001470 <HAL_RCC_OscConfig+0x474>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a73      	ldr	r2, [pc, #460]	@ (8001470 <HAL_RCC_OscConfig+0x474>)
 80012a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012aa:	f7ff fbe9 	bl	8000a80 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012b2:	f7ff fbe5 	bl	8000a80 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e10c      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c4:	4b6a      	ldr	r3, [pc, #424]	@ (8001470 <HAL_RCC_OscConfig+0x474>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f0      	beq.n	80012b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d106      	bne.n	80012e6 <HAL_RCC_OscConfig+0x2ea>
 80012d8:	4b64      	ldr	r3, [pc, #400]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80012da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012dc:	4a63      	ldr	r2, [pc, #396]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80012e4:	e01c      	b.n	8001320 <HAL_RCC_OscConfig+0x324>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	2b05      	cmp	r3, #5
 80012ec:	d10c      	bne.n	8001308 <HAL_RCC_OscConfig+0x30c>
 80012ee:	4b5f      	ldr	r3, [pc, #380]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80012f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012f2:	4a5e      	ldr	r2, [pc, #376]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80012f4:	f043 0304 	orr.w	r3, r3, #4
 80012f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80012fa:	4b5c      	ldr	r3, [pc, #368]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80012fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012fe:	4a5b      	ldr	r2, [pc, #364]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6713      	str	r3, [r2, #112]	@ 0x70
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0x324>
 8001308:	4b58      	ldr	r3, [pc, #352]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800130a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800130c:	4a57      	ldr	r2, [pc, #348]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6713      	str	r3, [r2, #112]	@ 0x70
 8001314:	4b55      	ldr	r3, [pc, #340]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001318:	4a54      	ldr	r2, [pc, #336]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800131a:	f023 0304 	bic.w	r3, r3, #4
 800131e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d015      	beq.n	8001354 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001328:	f7ff fbaa 	bl	8000a80 <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800132e:	e00a      	b.n	8001346 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001330:	f7ff fba6 	bl	8000a80 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800133e:	4293      	cmp	r3, r2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e0cb      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d0ee      	beq.n	8001330 <HAL_RCC_OscConfig+0x334>
 8001352:	e014      	b.n	800137e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001354:	f7ff fb94 	bl	8000a80 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800135a:	e00a      	b.n	8001372 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135c:	f7ff fb90 	bl	8000a80 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800136a:	4293      	cmp	r3, r2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e0b5      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001372:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1ee      	bne.n	800135c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d105      	bne.n	8001390 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001384:	4b39      	ldr	r3, [pc, #228]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001388:	4a38      	ldr	r2, [pc, #224]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800138a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800138e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 80a1 	beq.w	80014dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800139a:	4b34      	ldr	r3, [pc, #208]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b08      	cmp	r3, #8
 80013a4:	d05c      	beq.n	8001460 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d141      	bne.n	8001432 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ae:	4b31      	ldr	r3, [pc, #196]	@ (8001474 <HAL_RCC_OscConfig+0x478>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fb64 	bl	8000a80 <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013bc:	f7ff fb60 	bl	8000a80 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e087      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ce:	4b27      	ldr	r3, [pc, #156]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f0      	bne.n	80013bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	69da      	ldr	r2, [r3, #28]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e8:	019b      	lsls	r3, r3, #6
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f0:	085b      	lsrs	r3, r3, #1
 80013f2:	3b01      	subs	r3, #1
 80013f4:	041b      	lsls	r3, r3, #16
 80013f6:	431a      	orrs	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013fc:	061b      	lsls	r3, r3, #24
 80013fe:	491b      	ldr	r1, [pc, #108]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001400:	4313      	orrs	r3, r2
 8001402:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <HAL_RCC_OscConfig+0x478>)
 8001406:	2201      	movs	r2, #1
 8001408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140a:	f7ff fb39 	bl	8000a80 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001412:	f7ff fb35 	bl	8000a80 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e05c      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0f0      	beq.n	8001412 <HAL_RCC_OscConfig+0x416>
 8001430:	e054      	b.n	80014dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_RCC_OscConfig+0x478>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fb22 	bl	8000a80 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001440:	f7ff fb1e 	bl	8000a80 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e045      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001452:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_RCC_OscConfig+0x470>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x444>
 800145e:	e03d      	b.n	80014dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d107      	bne.n	8001478 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e038      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
 800146c:	40023800 	.word	0x40023800
 8001470:	40007000 	.word	0x40007000
 8001474:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001478:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <HAL_RCC_OscConfig+0x4ec>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d028      	beq.n	80014d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001490:	429a      	cmp	r2, r3
 8001492:	d121      	bne.n	80014d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800149e:	429a      	cmp	r2, r3
 80014a0:	d11a      	bne.n	80014d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80014a8:	4013      	ands	r3, r2
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80014ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d111      	bne.n	80014d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014be:	085b      	lsrs	r3, r3, #1
 80014c0:	3b01      	subs	r3, #1
 80014c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d107      	bne.n	80014d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d001      	beq.n	80014dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e000      	b.n	80014de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e0cc      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001500:	4b68      	ldr	r3, [pc, #416]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d90c      	bls.n	8001528 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150e:	4b65      	ldr	r3, [pc, #404]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001516:	4b63      	ldr	r3, [pc, #396]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	429a      	cmp	r2, r3
 8001522:	d001      	beq.n	8001528 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e0b8      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d020      	beq.n	8001576 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	d005      	beq.n	800154c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001540:	4b59      	ldr	r3, [pc, #356]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	4a58      	ldr	r2, [pc, #352]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001546:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800154a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	2b00      	cmp	r3, #0
 8001556:	d005      	beq.n	8001564 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001558:	4b53      	ldr	r3, [pc, #332]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a52      	ldr	r2, [pc, #328]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001562:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001564:	4b50      	ldr	r3, [pc, #320]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	494d      	ldr	r1, [pc, #308]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001572:	4313      	orrs	r3, r2
 8001574:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	2b00      	cmp	r3, #0
 8001580:	d044      	beq.n	800160c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d107      	bne.n	800159a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158a:	4b47      	ldr	r3, [pc, #284]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d119      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e07f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d003      	beq.n	80015aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d107      	bne.n	80015ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015aa:	4b3f      	ldr	r3, [pc, #252]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d109      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e06f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ba:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e067      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ca:	4b37      	ldr	r3, [pc, #220]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 0203 	bic.w	r2, r3, #3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	4934      	ldr	r1, [pc, #208]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015dc:	f7ff fa50 	bl	8000a80 <HAL_GetTick>
 80015e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e4:	f7ff fa4c 	bl	8000a80 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e04f      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fa:	4b2b      	ldr	r3, [pc, #172]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 020c 	and.w	r2, r3, #12
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	429a      	cmp	r2, r3
 800160a:	d1eb      	bne.n	80015e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800160c:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d20c      	bcs.n	8001634 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800161a:	4b22      	ldr	r3, [pc, #136]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001622:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e032      	b.n	800169a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001640:	4b19      	ldr	r3, [pc, #100]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	4916      	ldr	r1, [pc, #88]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	4313      	orrs	r3, r2
 8001650:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	2b00      	cmp	r3, #0
 800165c:	d009      	beq.n	8001672 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800165e:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	490e      	ldr	r1, [pc, #56]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800166e:	4313      	orrs	r3, r2
 8001670:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001672:	f000 f821 	bl	80016b8 <HAL_RCC_GetSysClockFreq>
 8001676:	4602      	mov	r2, r0
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	490a      	ldr	r1, [pc, #40]	@ (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001684:	5ccb      	ldrb	r3, [r1, r3]
 8001686:	fa22 f303 	lsr.w	r3, r2, r3
 800168a:	4a09      	ldr	r2, [pc, #36]	@ (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800168c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800168e:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff f8e8 	bl	8000868 <HAL_InitTick>

  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40023c00 	.word	0x40023c00
 80016a8:	40023800 	.word	0x40023800
 80016ac:	08003c98 	.word	0x08003c98
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000004 	.word	0x20000004

080016b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016bc:	b094      	sub	sp, #80	@ 0x50
 80016be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80016c4:	2300      	movs	r3, #0
 80016c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016c8:	2300      	movs	r3, #0
 80016ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016d0:	4b79      	ldr	r3, [pc, #484]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f003 030c 	and.w	r3, r3, #12
 80016d8:	2b08      	cmp	r3, #8
 80016da:	d00d      	beq.n	80016f8 <HAL_RCC_GetSysClockFreq+0x40>
 80016dc:	2b08      	cmp	r3, #8
 80016de:	f200 80e1 	bhi.w	80018a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d002      	beq.n	80016ec <HAL_RCC_GetSysClockFreq+0x34>
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	d003      	beq.n	80016f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80016ea:	e0db      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016ec:	4b73      	ldr	r3, [pc, #460]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x204>)
 80016ee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80016f0:	e0db      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016f2:	4b73      	ldr	r3, [pc, #460]	@ (80018c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80016f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016f6:	e0d8      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016f8:	4b6f      	ldr	r3, [pc, #444]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001700:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001702:	4b6d      	ldr	r3, [pc, #436]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d063      	beq.n	80017d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800170e:	4b6a      	ldr	r3, [pc, #424]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	099b      	lsrs	r3, r3, #6
 8001714:	2200      	movs	r2, #0
 8001716:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001718:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800171a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800171c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001720:	633b      	str	r3, [r7, #48]	@ 0x30
 8001722:	2300      	movs	r3, #0
 8001724:	637b      	str	r3, [r7, #52]	@ 0x34
 8001726:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800172a:	4622      	mov	r2, r4
 800172c:	462b      	mov	r3, r5
 800172e:	f04f 0000 	mov.w	r0, #0
 8001732:	f04f 0100 	mov.w	r1, #0
 8001736:	0159      	lsls	r1, r3, #5
 8001738:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800173c:	0150      	lsls	r0, r2, #5
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4621      	mov	r1, r4
 8001744:	1a51      	subs	r1, r2, r1
 8001746:	6139      	str	r1, [r7, #16]
 8001748:	4629      	mov	r1, r5
 800174a:	eb63 0301 	sbc.w	r3, r3, r1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800175c:	4659      	mov	r1, fp
 800175e:	018b      	lsls	r3, r1, #6
 8001760:	4651      	mov	r1, sl
 8001762:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001766:	4651      	mov	r1, sl
 8001768:	018a      	lsls	r2, r1, #6
 800176a:	4651      	mov	r1, sl
 800176c:	ebb2 0801 	subs.w	r8, r2, r1
 8001770:	4659      	mov	r1, fp
 8001772:	eb63 0901 	sbc.w	r9, r3, r1
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800178a:	4690      	mov	r8, r2
 800178c:	4699      	mov	r9, r3
 800178e:	4623      	mov	r3, r4
 8001790:	eb18 0303 	adds.w	r3, r8, r3
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	462b      	mov	r3, r5
 8001798:	eb49 0303 	adc.w	r3, r9, r3
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	f04f 0300 	mov.w	r3, #0
 80017a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80017aa:	4629      	mov	r1, r5
 80017ac:	024b      	lsls	r3, r1, #9
 80017ae:	4621      	mov	r1, r4
 80017b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017b4:	4621      	mov	r1, r4
 80017b6:	024a      	lsls	r2, r1, #9
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017be:	2200      	movs	r2, #0
 80017c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80017c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80017c8:	f7fe fd02 	bl	80001d0 <__aeabi_uldivmod>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4613      	mov	r3, r2
 80017d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017d4:	e058      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d6:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	099b      	lsrs	r3, r3, #6
 80017dc:	2200      	movs	r2, #0
 80017de:	4618      	mov	r0, r3
 80017e0:	4611      	mov	r1, r2
 80017e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	2300      	movs	r3, #0
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017f0:	4642      	mov	r2, r8
 80017f2:	464b      	mov	r3, r9
 80017f4:	f04f 0000 	mov.w	r0, #0
 80017f8:	f04f 0100 	mov.w	r1, #0
 80017fc:	0159      	lsls	r1, r3, #5
 80017fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001802:	0150      	lsls	r0, r2, #5
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4641      	mov	r1, r8
 800180a:	ebb2 0a01 	subs.w	sl, r2, r1
 800180e:	4649      	mov	r1, r9
 8001810:	eb63 0b01 	sbc.w	fp, r3, r1
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001820:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001824:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001828:	ebb2 040a 	subs.w	r4, r2, sl
 800182c:	eb63 050b 	sbc.w	r5, r3, fp
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	00eb      	lsls	r3, r5, #3
 800183a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800183e:	00e2      	lsls	r2, r4, #3
 8001840:	4614      	mov	r4, r2
 8001842:	461d      	mov	r5, r3
 8001844:	4643      	mov	r3, r8
 8001846:	18e3      	adds	r3, r4, r3
 8001848:	603b      	str	r3, [r7, #0]
 800184a:	464b      	mov	r3, r9
 800184c:	eb45 0303 	adc.w	r3, r5, r3
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	f04f 0300 	mov.w	r3, #0
 800185a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800185e:	4629      	mov	r1, r5
 8001860:	028b      	lsls	r3, r1, #10
 8001862:	4621      	mov	r1, r4
 8001864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001868:	4621      	mov	r1, r4
 800186a:	028a      	lsls	r2, r1, #10
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001872:	2200      	movs	r2, #0
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	61fa      	str	r2, [r7, #28]
 8001878:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800187c:	f7fe fca8 	bl	80001d0 <__aeabi_uldivmod>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	4613      	mov	r3, r2
 8001886:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001888:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	3301      	adds	r3, #1
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001898:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800189a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800189c:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018a2:	e002      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018a4:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x204>)
 80018a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3750      	adds	r7, #80	@ 0x50
 80018b0:	46bd      	mov	sp, r7
 80018b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	00f42400 	.word	0x00f42400
 80018c0:	007a1200 	.word	0x007a1200

080018c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000000 	.word	0x20000000

080018dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018e0:	f7ff fff0 	bl	80018c4 <HAL_RCC_GetHCLKFreq>
 80018e4:	4602      	mov	r2, r0
 80018e6:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	0a9b      	lsrs	r3, r3, #10
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	4903      	ldr	r1, [pc, #12]	@ (8001900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018f2:	5ccb      	ldrb	r3, [r1, r3]
 80018f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40023800 	.word	0x40023800
 8001900:	08003ca8 	.word	0x08003ca8

08001904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001908:	f7ff ffdc 	bl	80018c4 <HAL_RCC_GetHCLKFreq>
 800190c:	4602      	mov	r2, r0
 800190e:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	0b5b      	lsrs	r3, r3, #13
 8001914:	f003 0307 	and.w	r3, r3, #7
 8001918:	4903      	ldr	r1, [pc, #12]	@ (8001928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800191a:	5ccb      	ldrb	r3, [r1, r3]
 800191c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001920:	4618      	mov	r0, r3
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40023800 	.word	0x40023800
 8001928:	08003ca8 	.word	0x08003ca8

0800192c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	220f      	movs	r2, #15
 800193a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_RCC_GetClockConfig+0x5c>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0203 	and.w	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <HAL_RCC_GetClockConfig+0x5c>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001954:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <HAL_RCC_GetClockConfig+0x5c>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001960:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <HAL_RCC_GetClockConfig+0x5c>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	08db      	lsrs	r3, r3, #3
 8001966:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <HAL_RCC_GetClockConfig+0x60>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0207 	and.w	r2, r3, #7
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	601a      	str	r2, [r3, #0]
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800
 800198c:	40023c00 	.word	0x40023c00

08001990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e041      	b.n	8001a26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d106      	bne.n	80019bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 f839 	bl	8001a2e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2202      	movs	r2, #2
 80019c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3304      	adds	r3, #4
 80019cc:	4619      	mov	r1, r3
 80019ce:	4610      	mov	r0, r2
 80019d0:	f000 f9c0 	bl	8001d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2201      	movs	r2, #1
 80019f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2201      	movs	r2, #1
 80019f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2201      	movs	r2, #1
 8001a18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d001      	beq.n	8001a5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e04e      	b.n	8001afa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2202      	movs	r2, #2
 8001a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a23      	ldr	r2, [pc, #140]	@ (8001b08 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d022      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a86:	d01d      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001b0c <HAL_TIM_Base_Start_IT+0xc8>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d018      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a1e      	ldr	r2, [pc, #120]	@ (8001b10 <HAL_TIM_Base_Start_IT+0xcc>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d013      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b14 <HAL_TIM_Base_Start_IT+0xd0>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00e      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8001b18 <HAL_TIM_Base_Start_IT+0xd4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d009      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a19      	ldr	r2, [pc, #100]	@ (8001b1c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d004      	beq.n	8001ac4 <HAL_TIM_Base_Start_IT+0x80>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a18      	ldr	r2, [pc, #96]	@ (8001b20 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d111      	bne.n	8001ae8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d010      	beq.n	8001af8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ae6:	e007      	b.n	8001af8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0201 	orr.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40010000 	.word	0x40010000
 8001b0c:	40000400 	.word	0x40000400
 8001b10:	40000800 	.word	0x40000800
 8001b14:	40000c00 	.word	0x40000c00
 8001b18:	40010400 	.word	0x40010400
 8001b1c:	40014000 	.word	0x40014000
 8001b20:	40001800 	.word	0x40001800

08001b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d020      	beq.n	8001b88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d01b      	beq.n	8001b88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f06f 0202 	mvn.w	r2, #2
 8001b58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f8d2 	bl	8001d18 <HAL_TIM_IC_CaptureCallback>
 8001b74:	e005      	b.n	8001b82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f8c4 	bl	8001d04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f000 f8d5 	bl	8001d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d020      	beq.n	8001bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d01b      	beq.n	8001bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f06f 0204 	mvn.w	r2, #4
 8001ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2202      	movs	r2, #2
 8001baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f8ac 	bl	8001d18 <HAL_TIM_IC_CaptureCallback>
 8001bc0:	e005      	b.n	8001bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f89e 	bl	8001d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f000 f8af 	bl	8001d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d020      	beq.n	8001c20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f003 0308 	and.w	r3, r3, #8
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d01b      	beq.n	8001c20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f06f 0208 	mvn.w	r2, #8
 8001bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f886 	bl	8001d18 <HAL_TIM_IC_CaptureCallback>
 8001c0c:	e005      	b.n	8001c1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f878 	bl	8001d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f889 	bl	8001d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f003 0310 	and.w	r3, r3, #16
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d020      	beq.n	8001c6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f003 0310 	and.w	r3, r3, #16
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d01b      	beq.n	8001c6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f06f 0210 	mvn.w	r2, #16
 8001c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2208      	movs	r2, #8
 8001c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f860 	bl	8001d18 <HAL_TIM_IC_CaptureCallback>
 8001c58:	e005      	b.n	8001c66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f852 	bl	8001d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f863 	bl	8001d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00c      	beq.n	8001c90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d007      	beq.n	8001c90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f06f 0201 	mvn.w	r2, #1
 8001c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7fe fd64 	bl	8000758 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00c      	beq.n	8001cb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d007      	beq.n	8001cb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f906 	bl	8001ec0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00c      	beq.n	8001cd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d007      	beq.n	8001cd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f834 	bl	8001d40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	f003 0320 	and.w	r3, r3, #32
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00c      	beq.n	8001cfc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f003 0320 	and.w	r3, r3, #32
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d007      	beq.n	8001cfc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0220 	mvn.w	r2, #32
 8001cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f8d8 	bl	8001eac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a46      	ldr	r2, [pc, #280]	@ (8001e80 <TIM_Base_SetConfig+0x12c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d013      	beq.n	8001d94 <TIM_Base_SetConfig+0x40>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d72:	d00f      	beq.n	8001d94 <TIM_Base_SetConfig+0x40>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a43      	ldr	r2, [pc, #268]	@ (8001e84 <TIM_Base_SetConfig+0x130>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d00b      	beq.n	8001d94 <TIM_Base_SetConfig+0x40>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a42      	ldr	r2, [pc, #264]	@ (8001e88 <TIM_Base_SetConfig+0x134>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d007      	beq.n	8001d94 <TIM_Base_SetConfig+0x40>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a41      	ldr	r2, [pc, #260]	@ (8001e8c <TIM_Base_SetConfig+0x138>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d003      	beq.n	8001d94 <TIM_Base_SetConfig+0x40>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a40      	ldr	r2, [pc, #256]	@ (8001e90 <TIM_Base_SetConfig+0x13c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d108      	bne.n	8001da6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a35      	ldr	r2, [pc, #212]	@ (8001e80 <TIM_Base_SetConfig+0x12c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d02b      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001db4:	d027      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a32      	ldr	r2, [pc, #200]	@ (8001e84 <TIM_Base_SetConfig+0x130>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d023      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a31      	ldr	r2, [pc, #196]	@ (8001e88 <TIM_Base_SetConfig+0x134>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01f      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a30      	ldr	r2, [pc, #192]	@ (8001e8c <TIM_Base_SetConfig+0x138>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d01b      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a2f      	ldr	r2, [pc, #188]	@ (8001e90 <TIM_Base_SetConfig+0x13c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d017      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a2e      	ldr	r2, [pc, #184]	@ (8001e94 <TIM_Base_SetConfig+0x140>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d013      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a2d      	ldr	r2, [pc, #180]	@ (8001e98 <TIM_Base_SetConfig+0x144>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00f      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a2c      	ldr	r2, [pc, #176]	@ (8001e9c <TIM_Base_SetConfig+0x148>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d00b      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a2b      	ldr	r2, [pc, #172]	@ (8001ea0 <TIM_Base_SetConfig+0x14c>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d007      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a2a      	ldr	r2, [pc, #168]	@ (8001ea4 <TIM_Base_SetConfig+0x150>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d003      	beq.n	8001e06 <TIM_Base_SetConfig+0xb2>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a29      	ldr	r2, [pc, #164]	@ (8001ea8 <TIM_Base_SetConfig+0x154>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d108      	bne.n	8001e18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a10      	ldr	r2, [pc, #64]	@ (8001e80 <TIM_Base_SetConfig+0x12c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d003      	beq.n	8001e4c <TIM_Base_SetConfig+0xf8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a12      	ldr	r2, [pc, #72]	@ (8001e90 <TIM_Base_SetConfig+0x13c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d103      	bne.n	8001e54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d105      	bne.n	8001e72 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	f023 0201 	bic.w	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	611a      	str	r2, [r3, #16]
  }
}
 8001e72:	bf00      	nop
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40000400 	.word	0x40000400
 8001e88:	40000800 	.word	0x40000800
 8001e8c:	40000c00 	.word	0x40000c00
 8001e90:	40010400 	.word	0x40010400
 8001e94:	40014000 	.word	0x40014000
 8001e98:	40014400 	.word	0x40014400
 8001e9c:	40014800 	.word	0x40014800
 8001ea0:	40001800 	.word	0x40001800
 8001ea4:	40001c00 	.word	0x40001c00
 8001ea8:	40002000 	.word	0x40002000

08001eac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e042      	b.n	8001f6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d106      	bne.n	8001f00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7fe fc6c 	bl	80007d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2224      	movs	r2, #36	@ 0x24
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f82b 	bl	8001f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	691a      	ldr	r2, [r3, #16]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	695a      	ldr	r2, [r3, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2220      	movs	r2, #32
 8001f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f78:	b0c0      	sub	sp, #256	@ 0x100
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f90:	68d9      	ldr	r1, [r3, #12]
 8001f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	ea40 0301 	orr.w	r3, r0, r1
 8001f9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	431a      	orrs	r2, r3
 8001fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001fcc:	f021 010c 	bic.w	r1, r1, #12
 8001fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001fda:	430b      	orrs	r3, r1
 8001fdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fee:	6999      	ldr	r1, [r3, #24]
 8001ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	ea40 0301 	orr.w	r3, r0, r1
 8001ffa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b8f      	ldr	r3, [pc, #572]	@ (8002240 <UART_SetConfig+0x2cc>)
 8002004:	429a      	cmp	r2, r3
 8002006:	d005      	beq.n	8002014 <UART_SetConfig+0xa0>
 8002008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	4b8d      	ldr	r3, [pc, #564]	@ (8002244 <UART_SetConfig+0x2d0>)
 8002010:	429a      	cmp	r2, r3
 8002012:	d104      	bne.n	800201e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002014:	f7ff fc76 	bl	8001904 <HAL_RCC_GetPCLK2Freq>
 8002018:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800201c:	e003      	b.n	8002026 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800201e:	f7ff fc5d 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 8002022:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002030:	f040 810c 	bne.w	800224c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002038:	2200      	movs	r2, #0
 800203a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800203e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002042:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002046:	4622      	mov	r2, r4
 8002048:	462b      	mov	r3, r5
 800204a:	1891      	adds	r1, r2, r2
 800204c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800204e:	415b      	adcs	r3, r3
 8002050:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002052:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002056:	4621      	mov	r1, r4
 8002058:	eb12 0801 	adds.w	r8, r2, r1
 800205c:	4629      	mov	r1, r5
 800205e:	eb43 0901 	adc.w	r9, r3, r1
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800206e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002072:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002076:	4690      	mov	r8, r2
 8002078:	4699      	mov	r9, r3
 800207a:	4623      	mov	r3, r4
 800207c:	eb18 0303 	adds.w	r3, r8, r3
 8002080:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002084:	462b      	mov	r3, r5
 8002086:	eb49 0303 	adc.w	r3, r9, r3
 800208a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800208e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800209a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800209e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80020a2:	460b      	mov	r3, r1
 80020a4:	18db      	adds	r3, r3, r3
 80020a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80020a8:	4613      	mov	r3, r2
 80020aa:	eb42 0303 	adc.w	r3, r2, r3
 80020ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80020b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80020b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80020b8:	f7fe f88a 	bl	80001d0 <__aeabi_uldivmod>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4b61      	ldr	r3, [pc, #388]	@ (8002248 <UART_SetConfig+0x2d4>)
 80020c2:	fba3 2302 	umull	r2, r3, r3, r2
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	011c      	lsls	r4, r3, #4
 80020ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020ce:	2200      	movs	r2, #0
 80020d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80020d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80020d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80020dc:	4642      	mov	r2, r8
 80020de:	464b      	mov	r3, r9
 80020e0:	1891      	adds	r1, r2, r2
 80020e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80020e4:	415b      	adcs	r3, r3
 80020e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80020ec:	4641      	mov	r1, r8
 80020ee:	eb12 0a01 	adds.w	sl, r2, r1
 80020f2:	4649      	mov	r1, r9
 80020f4:	eb43 0b01 	adc.w	fp, r3, r1
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002104:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002108:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800210c:	4692      	mov	sl, r2
 800210e:	469b      	mov	fp, r3
 8002110:	4643      	mov	r3, r8
 8002112:	eb1a 0303 	adds.w	r3, sl, r3
 8002116:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800211a:	464b      	mov	r3, r9
 800211c:	eb4b 0303 	adc.w	r3, fp, r3
 8002120:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002130:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002134:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002138:	460b      	mov	r3, r1
 800213a:	18db      	adds	r3, r3, r3
 800213c:	643b      	str	r3, [r7, #64]	@ 0x40
 800213e:	4613      	mov	r3, r2
 8002140:	eb42 0303 	adc.w	r3, r2, r3
 8002144:	647b      	str	r3, [r7, #68]	@ 0x44
 8002146:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800214a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800214e:	f7fe f83f 	bl	80001d0 <__aeabi_uldivmod>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4611      	mov	r1, r2
 8002158:	4b3b      	ldr	r3, [pc, #236]	@ (8002248 <UART_SetConfig+0x2d4>)
 800215a:	fba3 2301 	umull	r2, r3, r3, r1
 800215e:	095b      	lsrs	r3, r3, #5
 8002160:	2264      	movs	r2, #100	@ 0x64
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	1acb      	subs	r3, r1, r3
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800216e:	4b36      	ldr	r3, [pc, #216]	@ (8002248 <UART_SetConfig+0x2d4>)
 8002170:	fba3 2302 	umull	r2, r3, r3, r2
 8002174:	095b      	lsrs	r3, r3, #5
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800217c:	441c      	add	r4, r3
 800217e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002182:	2200      	movs	r2, #0
 8002184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002188:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800218c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002190:	4642      	mov	r2, r8
 8002192:	464b      	mov	r3, r9
 8002194:	1891      	adds	r1, r2, r2
 8002196:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002198:	415b      	adcs	r3, r3
 800219a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800219c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80021a0:	4641      	mov	r1, r8
 80021a2:	1851      	adds	r1, r2, r1
 80021a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80021a6:	4649      	mov	r1, r9
 80021a8:	414b      	adcs	r3, r1
 80021aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80021b8:	4659      	mov	r1, fp
 80021ba:	00cb      	lsls	r3, r1, #3
 80021bc:	4651      	mov	r1, sl
 80021be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021c2:	4651      	mov	r1, sl
 80021c4:	00ca      	lsls	r2, r1, #3
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	4642      	mov	r2, r8
 80021ce:	189b      	adds	r3, r3, r2
 80021d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80021d4:	464b      	mov	r3, r9
 80021d6:	460a      	mov	r2, r1
 80021d8:	eb42 0303 	adc.w	r3, r2, r3
 80021dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80021ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80021f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80021f4:	460b      	mov	r3, r1
 80021f6:	18db      	adds	r3, r3, r3
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021fa:	4613      	mov	r3, r2
 80021fc:	eb42 0303 	adc.w	r3, r2, r3
 8002200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002206:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800220a:	f7fd ffe1 	bl	80001d0 <__aeabi_uldivmod>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4b0d      	ldr	r3, [pc, #52]	@ (8002248 <UART_SetConfig+0x2d4>)
 8002214:	fba3 1302 	umull	r1, r3, r3, r2
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	2164      	movs	r1, #100	@ 0x64
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	3332      	adds	r3, #50	@ 0x32
 8002226:	4a08      	ldr	r2, [pc, #32]	@ (8002248 <UART_SetConfig+0x2d4>)
 8002228:	fba2 2303 	umull	r2, r3, r2, r3
 800222c:	095b      	lsrs	r3, r3, #5
 800222e:	f003 0207 	and.w	r2, r3, #7
 8002232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4422      	add	r2, r4
 800223a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800223c:	e106      	b.n	800244c <UART_SetConfig+0x4d8>
 800223e:	bf00      	nop
 8002240:	40011000 	.word	0x40011000
 8002244:	40011400 	.word	0x40011400
 8002248:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800224c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002250:	2200      	movs	r2, #0
 8002252:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002256:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800225a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800225e:	4642      	mov	r2, r8
 8002260:	464b      	mov	r3, r9
 8002262:	1891      	adds	r1, r2, r2
 8002264:	6239      	str	r1, [r7, #32]
 8002266:	415b      	adcs	r3, r3
 8002268:	627b      	str	r3, [r7, #36]	@ 0x24
 800226a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800226e:	4641      	mov	r1, r8
 8002270:	1854      	adds	r4, r2, r1
 8002272:	4649      	mov	r1, r9
 8002274:	eb43 0501 	adc.w	r5, r3, r1
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	f04f 0300 	mov.w	r3, #0
 8002280:	00eb      	lsls	r3, r5, #3
 8002282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002286:	00e2      	lsls	r2, r4, #3
 8002288:	4614      	mov	r4, r2
 800228a:	461d      	mov	r5, r3
 800228c:	4643      	mov	r3, r8
 800228e:	18e3      	adds	r3, r4, r3
 8002290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002294:	464b      	mov	r3, r9
 8002296:	eb45 0303 	adc.w	r3, r5, r3
 800229a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800229e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80022aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80022ba:	4629      	mov	r1, r5
 80022bc:	008b      	lsls	r3, r1, #2
 80022be:	4621      	mov	r1, r4
 80022c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022c4:	4621      	mov	r1, r4
 80022c6:	008a      	lsls	r2, r1, #2
 80022c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80022cc:	f7fd ff80 	bl	80001d0 <__aeabi_uldivmod>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4b60      	ldr	r3, [pc, #384]	@ (8002458 <UART_SetConfig+0x4e4>)
 80022d6:	fba3 2302 	umull	r2, r3, r3, r2
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	011c      	lsls	r4, r3, #4
 80022de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022e2:	2200      	movs	r2, #0
 80022e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80022ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80022f0:	4642      	mov	r2, r8
 80022f2:	464b      	mov	r3, r9
 80022f4:	1891      	adds	r1, r2, r2
 80022f6:	61b9      	str	r1, [r7, #24]
 80022f8:	415b      	adcs	r3, r3
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002300:	4641      	mov	r1, r8
 8002302:	1851      	adds	r1, r2, r1
 8002304:	6139      	str	r1, [r7, #16]
 8002306:	4649      	mov	r1, r9
 8002308:	414b      	adcs	r3, r1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002318:	4659      	mov	r1, fp
 800231a:	00cb      	lsls	r3, r1, #3
 800231c:	4651      	mov	r1, sl
 800231e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002322:	4651      	mov	r1, sl
 8002324:	00ca      	lsls	r2, r1, #3
 8002326:	4610      	mov	r0, r2
 8002328:	4619      	mov	r1, r3
 800232a:	4603      	mov	r3, r0
 800232c:	4642      	mov	r2, r8
 800232e:	189b      	adds	r3, r3, r2
 8002330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002334:	464b      	mov	r3, r9
 8002336:	460a      	mov	r2, r1
 8002338:	eb42 0303 	adc.w	r3, r2, r3
 800233c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	67bb      	str	r3, [r7, #120]	@ 0x78
 800234a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800234c:	f04f 0200 	mov.w	r2, #0
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002358:	4649      	mov	r1, r9
 800235a:	008b      	lsls	r3, r1, #2
 800235c:	4641      	mov	r1, r8
 800235e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002362:	4641      	mov	r1, r8
 8002364:	008a      	lsls	r2, r1, #2
 8002366:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800236a:	f7fd ff31 	bl	80001d0 <__aeabi_uldivmod>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4611      	mov	r1, r2
 8002374:	4b38      	ldr	r3, [pc, #224]	@ (8002458 <UART_SetConfig+0x4e4>)
 8002376:	fba3 2301 	umull	r2, r3, r3, r1
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	2264      	movs	r2, #100	@ 0x64
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	1acb      	subs	r3, r1, r3
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	3332      	adds	r3, #50	@ 0x32
 8002388:	4a33      	ldr	r2, [pc, #204]	@ (8002458 <UART_SetConfig+0x4e4>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002394:	441c      	add	r4, r3
 8002396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800239a:	2200      	movs	r2, #0
 800239c:	673b      	str	r3, [r7, #112]	@ 0x70
 800239e:	677a      	str	r2, [r7, #116]	@ 0x74
 80023a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80023a4:	4642      	mov	r2, r8
 80023a6:	464b      	mov	r3, r9
 80023a8:	1891      	adds	r1, r2, r2
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	415b      	adcs	r3, r3
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023b4:	4641      	mov	r1, r8
 80023b6:	1851      	adds	r1, r2, r1
 80023b8:	6039      	str	r1, [r7, #0]
 80023ba:	4649      	mov	r1, r9
 80023bc:	414b      	adcs	r3, r1
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023cc:	4659      	mov	r1, fp
 80023ce:	00cb      	lsls	r3, r1, #3
 80023d0:	4651      	mov	r1, sl
 80023d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023d6:	4651      	mov	r1, sl
 80023d8:	00ca      	lsls	r2, r1, #3
 80023da:	4610      	mov	r0, r2
 80023dc:	4619      	mov	r1, r3
 80023de:	4603      	mov	r3, r0
 80023e0:	4642      	mov	r2, r8
 80023e2:	189b      	adds	r3, r3, r2
 80023e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023e6:	464b      	mov	r3, r9
 80023e8:	460a      	mov	r2, r1
 80023ea:	eb42 0303 	adc.w	r3, r2, r3
 80023ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80023f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80023fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	f04f 0300 	mov.w	r3, #0
 8002404:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002408:	4649      	mov	r1, r9
 800240a:	008b      	lsls	r3, r1, #2
 800240c:	4641      	mov	r1, r8
 800240e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002412:	4641      	mov	r1, r8
 8002414:	008a      	lsls	r2, r1, #2
 8002416:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800241a:	f7fd fed9 	bl	80001d0 <__aeabi_uldivmod>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <UART_SetConfig+0x4e4>)
 8002424:	fba3 1302 	umull	r1, r3, r3, r2
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	2164      	movs	r1, #100	@ 0x64
 800242c:	fb01 f303 	mul.w	r3, r1, r3
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	011b      	lsls	r3, r3, #4
 8002434:	3332      	adds	r3, #50	@ 0x32
 8002436:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <UART_SetConfig+0x4e4>)
 8002438:	fba2 2303 	umull	r2, r3, r2, r3
 800243c:	095b      	lsrs	r3, r3, #5
 800243e:	f003 020f 	and.w	r2, r3, #15
 8002442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4422      	add	r2, r4
 800244a:	609a      	str	r2, [r3, #8]
}
 800244c:	bf00      	nop
 800244e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002452:	46bd      	mov	sp, r7
 8002454:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002458:	51eb851f 	.word	0x51eb851f

0800245c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800246a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800246e:	2b84      	cmp	r3, #132	@ 0x84
 8002470:	d005      	beq.n	800247e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002472:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4413      	add	r3, r2
 800247a:	3303      	adds	r3, #3
 800247c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800247e:	68fb      	ldr	r3, [r7, #12]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002490:	f000 fb7c 	bl	8002b8c <vTaskStartScheduler>
  
  return osOK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	bd80      	pop	{r7, pc}

0800249a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800249a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249c:	b089      	sub	sp, #36	@ 0x24
 800249e:	af04      	add	r7, sp, #16
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	695b      	ldr	r3, [r3, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d020      	beq.n	80024ee <osThreadCreate+0x54>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d01c      	beq.n	80024ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685c      	ldr	r4, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691e      	ldr	r6, [r3, #16]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ffc8 	bl	800245c <makeFreeRtosPriority>
 80024cc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024d6:	9202      	str	r2, [sp, #8]
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	9100      	str	r1, [sp, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	4632      	mov	r2, r6
 80024e0:	4629      	mov	r1, r5
 80024e2:	4620      	mov	r0, r4
 80024e4:	f000 f8ed 	bl	80026c2 <xTaskCreateStatic>
 80024e8:	4603      	mov	r3, r0
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	e01c      	b.n	8002528 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685c      	ldr	r4, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024fa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ffaa 	bl	800245c <makeFreeRtosPriority>
 8002508:	4602      	mov	r2, r0
 800250a:	f107 030c 	add.w	r3, r7, #12
 800250e:	9301      	str	r3, [sp, #4]
 8002510:	9200      	str	r2, [sp, #0]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	4632      	mov	r2, r6
 8002516:	4629      	mov	r1, r5
 8002518:	4620      	mov	r0, r4
 800251a:	f000 f932 	bl	8002782 <xTaskCreate>
 800251e:	4603      	mov	r3, r0
 8002520:	2b01      	cmp	r3, #1
 8002522:	d001      	beq.n	8002528 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002528:	68fb      	ldr	r3, [r7, #12]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002532 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <osDelay+0x16>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	e000      	b.n	800254a <osDelay+0x18>
 8002548:	2301      	movs	r3, #1
 800254a:	4618      	mov	r0, r3
 800254c:	f000 fae8 	bl	8002b20 <vTaskDelay>
  
  return osOK;
 8002550:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f103 0208 	add.w	r2, r3, #8
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002572:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f103 0208 	add.w	r2, r3, #8
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f103 0208 	add.w	r2, r3, #8
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	601a      	str	r2, [r3, #0]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002612:	d103      	bne.n	800261c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	e00c      	b.n	8002636 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3308      	adds	r3, #8
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	e002      	b.n	800262a <vListInsert+0x2e>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	429a      	cmp	r2, r3
 8002634:	d2f6      	bcs.n	8002624 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	601a      	str	r2, [r3, #0]
}
 8002662:	bf00      	nop
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800266e:	b480      	push	{r7}
 8002670:	b085      	sub	sp, #20
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6892      	ldr	r2, [r2, #8]
 8002684:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6852      	ldr	r2, [r2, #4]
 800268e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	429a      	cmp	r2, r3
 8002698:	d103      	bne.n	80026a2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	1e5a      	subs	r2, r3, #1
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b08e      	sub	sp, #56	@ 0x38
 80026c6:	af04      	add	r7, sp, #16
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80026d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10b      	bne.n	80026ee <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80026d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
 80026e6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80026e8:	bf00      	nop
 80026ea:	bf00      	nop
 80026ec:	e7fd      	b.n	80026ea <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80026ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10b      	bne.n	800270c <xTaskCreateStatic+0x4a>
	__asm volatile
 80026f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	61fb      	str	r3, [r7, #28]
}
 8002706:	bf00      	nop
 8002708:	bf00      	nop
 800270a:	e7fd      	b.n	8002708 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800270c:	23a0      	movs	r3, #160	@ 0xa0
 800270e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	2ba0      	cmp	r3, #160	@ 0xa0
 8002714:	d00b      	beq.n	800272e <xTaskCreateStatic+0x6c>
	__asm volatile
 8002716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800271a:	f383 8811 	msr	BASEPRI, r3
 800271e:	f3bf 8f6f 	isb	sy
 8002722:	f3bf 8f4f 	dsb	sy
 8002726:	61bb      	str	r3, [r7, #24]
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	e7fd      	b.n	800272a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800272e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002732:	2b00      	cmp	r3, #0
 8002734:	d01e      	beq.n	8002774 <xTaskCreateStatic+0xb2>
 8002736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002738:	2b00      	cmp	r3, #0
 800273a:	d01b      	beq.n	8002774 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800273c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002744:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002748:	2202      	movs	r2, #2
 800274a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800274e:	2300      	movs	r3, #0
 8002750:	9303      	str	r3, [sp, #12]
 8002752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002754:	9302      	str	r3, [sp, #8]
 8002756:	f107 0314 	add.w	r3, r7, #20
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 f850 	bl	800280c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800276c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800276e:	f000 f8ed 	bl	800294c <prvAddNewTaskToReadyList>
 8002772:	e001      	b.n	8002778 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002778:	697b      	ldr	r3, [r7, #20]
	}
 800277a:	4618      	mov	r0, r3
 800277c:	3728      	adds	r7, #40	@ 0x28
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002782:	b580      	push	{r7, lr}
 8002784:	b08c      	sub	sp, #48	@ 0x30
 8002786:	af04      	add	r7, sp, #16
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	4613      	mov	r3, r2
 8002790:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4618      	mov	r0, r3
 8002798:	f000 ff8e 	bl	80036b8 <pvPortMalloc>
 800279c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00e      	beq.n	80027c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80027a4:	20a0      	movs	r0, #160	@ 0xa0
 80027a6:	f000 ff87 	bl	80036b8 <pvPortMalloc>
 80027aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80027b8:	e005      	b.n	80027c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80027ba:	6978      	ldr	r0, [r7, #20]
 80027bc:	f001 f84a 	bl	8003854 <vPortFree>
 80027c0:	e001      	b.n	80027c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d017      	beq.n	80027fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80027d4:	88fa      	ldrh	r2, [r7, #6]
 80027d6:	2300      	movs	r3, #0
 80027d8:	9303      	str	r3, [sp, #12]
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	9302      	str	r3, [sp, #8]
 80027de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e0:	9301      	str	r3, [sp, #4]
 80027e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	68b9      	ldr	r1, [r7, #8]
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 f80e 	bl	800280c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80027f0:	69f8      	ldr	r0, [r7, #28]
 80027f2:	f000 f8ab 	bl	800294c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80027f6:	2301      	movs	r3, #1
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	e002      	b.n	8002802 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002800:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002802:	69bb      	ldr	r3, [r7, #24]
	}
 8002804:	4618      	mov	r0, r3
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
 8002818:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800281a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002824:	3b01      	subs	r3, #1
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	f023 0307 	bic.w	r3, r3, #7
 8002832:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800283e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002842:	f383 8811 	msr	BASEPRI, r3
 8002846:	f3bf 8f6f 	isb	sy
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	617b      	str	r3, [r7, #20]
}
 8002850:	bf00      	nop
 8002852:	bf00      	nop
 8002854:	e7fd      	b.n	8002852 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01f      	beq.n	800289c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800285c:	2300      	movs	r3, #0
 800285e:	61fb      	str	r3, [r7, #28]
 8002860:	e012      	b.n	8002888 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	4413      	add	r3, r2
 8002868:	7819      	ldrb	r1, [r3, #0]
 800286a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	4413      	add	r3, r2
 8002870:	3334      	adds	r3, #52	@ 0x34
 8002872:	460a      	mov	r2, r1
 8002874:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	4413      	add	r3, r2
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d006      	beq.n	8002890 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3301      	adds	r3, #1
 8002886:	61fb      	str	r3, [r7, #28]
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	2b0f      	cmp	r3, #15
 800288c:	d9e9      	bls.n	8002862 <prvInitialiseNewTask+0x56>
 800288e:	e000      	b.n	8002892 <prvInitialiseNewTask+0x86>
			{
				break;
 8002890:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800289a:	e003      	b.n	80028a4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800289c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80028a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d901      	bls.n	80028ae <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80028aa:	2306      	movs	r3, #6
 80028ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80028ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80028b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80028ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028bc:	2200      	movs	r2, #0
 80028be:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c2:	3304      	adds	r3, #4
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff fe68 	bl	800259a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028cc:	3318      	adds	r3, #24
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff fe63 	bl	800259a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80028d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028dc:	f1c3 0207 	rsb	r2, r3, #7
 80028e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80028e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80028ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ec:	2200      	movs	r2, #0
 80028ee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80028f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80028fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028fc:	334c      	adds	r3, #76	@ 0x4c
 80028fe:	224c      	movs	r2, #76	@ 0x4c
 8002900:	2100      	movs	r1, #0
 8002902:	4618      	mov	r0, r3
 8002904:	f001 f8c6 	bl	8003a94 <memset>
 8002908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800290a:	4a0d      	ldr	r2, [pc, #52]	@ (8002940 <prvInitialiseNewTask+0x134>)
 800290c:	651a      	str	r2, [r3, #80]	@ 0x50
 800290e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002910:	4a0c      	ldr	r2, [pc, #48]	@ (8002944 <prvInitialiseNewTask+0x138>)
 8002912:	655a      	str	r2, [r3, #84]	@ 0x54
 8002914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002916:	4a0c      	ldr	r2, [pc, #48]	@ (8002948 <prvInitialiseNewTask+0x13c>)
 8002918:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	68f9      	ldr	r1, [r7, #12]
 800291e:	69b8      	ldr	r0, [r7, #24]
 8002920:	f000 fcba 	bl	8003298 <pxPortInitialiseStack>
 8002924:	4602      	mov	r2, r0
 8002926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002928:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800292a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292c:	2b00      	cmp	r3, #0
 800292e:	d002      	beq.n	8002936 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002934:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002936:	bf00      	nop
 8002938:	3720      	adds	r7, #32
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20004108 	.word	0x20004108
 8002944:	20004170 	.word	0x20004170
 8002948:	200041d8 	.word	0x200041d8

0800294c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002954:	f000 fdd0 	bl	80034f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002958:	4b2a      	ldr	r3, [pc, #168]	@ (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	4a29      	ldr	r2, [pc, #164]	@ (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 8002960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002962:	4b29      	ldr	r3, [pc, #164]	@ (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d109      	bne.n	800297e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800296a:	4a27      	ldr	r2, [pc, #156]	@ (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002970:	4b24      	ldr	r3, [pc, #144]	@ (8002a04 <prvAddNewTaskToReadyList+0xb8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d110      	bne.n	800299a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002978:	f000 fb64 	bl	8003044 <prvInitialiseTaskLists>
 800297c:	e00d      	b.n	800299a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800297e:	4b23      	ldr	r3, [pc, #140]	@ (8002a0c <prvAddNewTaskToReadyList+0xc0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d109      	bne.n	800299a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002990:	429a      	cmp	r2, r3
 8002992:	d802      	bhi.n	800299a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002994:	4a1c      	ldr	r2, [pc, #112]	@ (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800299a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <prvAddNewTaskToReadyList+0xc4>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3301      	adds	r3, #1
 80029a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a10 <prvAddNewTaskToReadyList+0xc4>)
 80029a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a8:	2201      	movs	r2, #1
 80029aa:	409a      	lsls	r2, r3
 80029ac:	4b19      	ldr	r3, [pc, #100]	@ (8002a14 <prvAddNewTaskToReadyList+0xc8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	4a18      	ldr	r2, [pc, #96]	@ (8002a14 <prvAddNewTaskToReadyList+0xc8>)
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4a15      	ldr	r2, [pc, #84]	@ (8002a18 <prvAddNewTaskToReadyList+0xcc>)
 80029c4:	441a      	add	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	3304      	adds	r3, #4
 80029ca:	4619      	mov	r1, r3
 80029cc:	4610      	mov	r0, r2
 80029ce:	f7ff fdf1 	bl	80025b4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029d2:	f000 fdc3 	bl	800355c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029d6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <prvAddNewTaskToReadyList+0xc0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00e      	beq.n	80029fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029de:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <prvAddNewTaskToReadyList+0xbc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80029ec:	4b0b      	ldr	r3, [pc, #44]	@ (8002a1c <prvAddNewTaskToReadyList+0xd0>)
 80029ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	f3bf 8f4f 	dsb	sy
 80029f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	200004b4 	.word	0x200004b4
 8002a08:	200003b4 	.word	0x200003b4
 8002a0c:	200004c0 	.word	0x200004c0
 8002a10:	200004d0 	.word	0x200004d0
 8002a14:	200004bc 	.word	0x200004bc
 8002a18:	200003b8 	.word	0x200003b8
 8002a1c:	e000ed04 	.word	0xe000ed04

08002a20 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b08a      	sub	sp, #40	@ 0x28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10b      	bne.n	8002a4c <vTaskDelayUntil+0x2c>
	__asm volatile
 8002a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a38:	f383 8811 	msr	BASEPRI, r3
 8002a3c:	f3bf 8f6f 	isb	sy
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	617b      	str	r3, [r7, #20]
}
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10b      	bne.n	8002a6a <vTaskDelayUntil+0x4a>
	__asm volatile
 8002a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a56:	f383 8811 	msr	BASEPRI, r3
 8002a5a:	f3bf 8f6f 	isb	sy
 8002a5e:	f3bf 8f4f 	dsb	sy
 8002a62:	613b      	str	r3, [r7, #16]
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	e7fd      	b.n	8002a66 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8002a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002b14 <vTaskDelayUntil+0xf4>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <vTaskDelayUntil+0x6a>
	__asm volatile
 8002a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a76:	f383 8811 	msr	BASEPRI, r3
 8002a7a:	f3bf 8f6f 	isb	sy
 8002a7e:	f3bf 8f4f 	dsb	sy
 8002a82:	60fb      	str	r3, [r7, #12]
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	e7fd      	b.n	8002a86 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8002a8a:	f000 f8e9 	bl	8002c60 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <vTaskDelayUntil+0xf8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6a3a      	ldr	r2, [r7, #32]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d20b      	bcs.n	8002ac0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d211      	bcs.n	8002ad6 <vTaskDelayUntil+0xb6>
 8002ab2:	69fa      	ldr	r2, [r7, #28]
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d90d      	bls.n	8002ad6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8002aba:	2301      	movs	r3, #1
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002abe:	e00a      	b.n	8002ad6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	69fa      	ldr	r2, [r7, #28]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d303      	bcc.n	8002ad2 <vTaskDelayUntil+0xb2>
 8002aca:	69fa      	ldr	r2, [r7, #28]
 8002acc:	6a3b      	ldr	r3, [r7, #32]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d901      	bls.n	8002ad6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d006      	beq.n	8002af0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 fb6e 	bl	80031cc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8002af0:	f000 f8c4 	bl	8002c7c <xTaskResumeAll>
 8002af4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d107      	bne.n	8002b0c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8002afc:	4b07      	ldr	r3, [pc, #28]	@ (8002b1c <vTaskDelayUntil+0xfc>)
 8002afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	f3bf 8f4f 	dsb	sy
 8002b08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002b0c:	bf00      	nop
 8002b0e:	3728      	adds	r7, #40	@ 0x28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	200004dc 	.word	0x200004dc
 8002b18:	200004b8 	.word	0x200004b8
 8002b1c:	e000ed04 	.word	0xe000ed04

08002b20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d018      	beq.n	8002b64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002b32:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <vTaskDelay+0x64>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <vTaskDelay+0x32>
	__asm volatile
 8002b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b3e:	f383 8811 	msr	BASEPRI, r3
 8002b42:	f3bf 8f6f 	isb	sy
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	60bb      	str	r3, [r7, #8]
}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	e7fd      	b.n	8002b4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002b52:	f000 f885 	bl	8002c60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002b56:	2100      	movs	r1, #0
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 fb37 	bl	80031cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002b5e:	f000 f88d 	bl	8002c7c <xTaskResumeAll>
 8002b62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d107      	bne.n	8002b7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <vTaskDelay+0x68>)
 8002b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	f3bf 8f4f 	dsb	sy
 8002b76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002b7a:	bf00      	nop
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	200004dc 	.word	0x200004dc
 8002b88:	e000ed04 	.word	0xe000ed04

08002b8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002b9a:	463a      	mov	r2, r7
 8002b9c:	1d39      	adds	r1, r7, #4
 8002b9e:	f107 0308 	add.w	r3, r7, #8
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd fc8c 	bl	80004c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002ba8:	6839      	ldr	r1, [r7, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68ba      	ldr	r2, [r7, #8]
 8002bae:	9202      	str	r2, [sp, #8]
 8002bb0:	9301      	str	r3, [sp, #4]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	460a      	mov	r2, r1
 8002bba:	4921      	ldr	r1, [pc, #132]	@ (8002c40 <vTaskStartScheduler+0xb4>)
 8002bbc:	4821      	ldr	r0, [pc, #132]	@ (8002c44 <vTaskStartScheduler+0xb8>)
 8002bbe:	f7ff fd80 	bl	80026c2 <xTaskCreateStatic>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	4a20      	ldr	r2, [pc, #128]	@ (8002c48 <vTaskStartScheduler+0xbc>)
 8002bc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c48 <vTaskStartScheduler+0xbc>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	e001      	b.n	8002bda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d11b      	bne.n	8002c18 <vTaskStartScheduler+0x8c>
	__asm volatile
 8002be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002be4:	f383 8811 	msr	BASEPRI, r3
 8002be8:	f3bf 8f6f 	isb	sy
 8002bec:	f3bf 8f4f 	dsb	sy
 8002bf0:	613b      	str	r3, [r7, #16]
}
 8002bf2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002bf4:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <vTaskStartScheduler+0xc0>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	334c      	adds	r3, #76	@ 0x4c
 8002bfa:	4a15      	ldr	r2, [pc, #84]	@ (8002c50 <vTaskStartScheduler+0xc4>)
 8002bfc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <vTaskStartScheduler+0xc8>)
 8002c00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002c06:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <vTaskStartScheduler+0xcc>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002c0c:	4b13      	ldr	r3, [pc, #76]	@ (8002c5c <vTaskStartScheduler+0xd0>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002c12:	f000 fbcd 	bl	80033b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002c16:	e00f      	b.n	8002c38 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c1e:	d10b      	bne.n	8002c38 <vTaskStartScheduler+0xac>
	__asm volatile
 8002c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c24:	f383 8811 	msr	BASEPRI, r3
 8002c28:	f3bf 8f6f 	isb	sy
 8002c2c:	f3bf 8f4f 	dsb	sy
 8002c30:	60fb      	str	r3, [r7, #12]
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	e7fd      	b.n	8002c34 <vTaskStartScheduler+0xa8>
}
 8002c38:	bf00      	nop
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	08003c90 	.word	0x08003c90
 8002c44:	08003015 	.word	0x08003015
 8002c48:	200004d8 	.word	0x200004d8
 8002c4c:	200003b4 	.word	0x200003b4
 8002c50:	20000010 	.word	0x20000010
 8002c54:	200004d4 	.word	0x200004d4
 8002c58:	200004c0 	.word	0x200004c0
 8002c5c:	200004b8 	.word	0x200004b8

08002c60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002c64:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <vTaskSuspendAll+0x18>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	4a03      	ldr	r2, [pc, #12]	@ (8002c78 <vTaskSuspendAll+0x18>)
 8002c6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002c6e:	bf00      	nop
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	200004dc 	.word	0x200004dc

08002c7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002c8a:	4b42      	ldr	r3, [pc, #264]	@ (8002d94 <xTaskResumeAll+0x118>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10b      	bne.n	8002caa <xTaskResumeAll+0x2e>
	__asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	603b      	str	r3, [r7, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	e7fd      	b.n	8002ca6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002caa:	f000 fc25 	bl	80034f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002cae:	4b39      	ldr	r3, [pc, #228]	@ (8002d94 <xTaskResumeAll+0x118>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	4a37      	ldr	r2, [pc, #220]	@ (8002d94 <xTaskResumeAll+0x118>)
 8002cb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cb8:	4b36      	ldr	r3, [pc, #216]	@ (8002d94 <xTaskResumeAll+0x118>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d161      	bne.n	8002d84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002cc0:	4b35      	ldr	r3, [pc, #212]	@ (8002d98 <xTaskResumeAll+0x11c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d05d      	beq.n	8002d84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002cc8:	e02e      	b.n	8002d28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cca:	4b34      	ldr	r3, [pc, #208]	@ (8002d9c <xTaskResumeAll+0x120>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3318      	adds	r3, #24
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fcc9 	bl	800266e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	3304      	adds	r3, #4
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fcc4 	bl	800266e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	2201      	movs	r2, #1
 8002cec:	409a      	lsls	r2, r3
 8002cee:	4b2c      	ldr	r3, [pc, #176]	@ (8002da0 <xTaskResumeAll+0x124>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	4a2a      	ldr	r2, [pc, #168]	@ (8002da0 <xTaskResumeAll+0x124>)
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4a27      	ldr	r2, [pc, #156]	@ (8002da4 <xTaskResumeAll+0x128>)
 8002d06:	441a      	add	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4610      	mov	r0, r2
 8002d10:	f7ff fc50 	bl	80025b4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d18:	4b23      	ldr	r3, [pc, #140]	@ (8002da8 <xTaskResumeAll+0x12c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d302      	bcc.n	8002d28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002d22:	4b22      	ldr	r3, [pc, #136]	@ (8002dac <xTaskResumeAll+0x130>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d28:	4b1c      	ldr	r3, [pc, #112]	@ (8002d9c <xTaskResumeAll+0x120>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1cc      	bne.n	8002cca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002d36:	f000 fa29 	bl	800318c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <xTaskResumeAll+0x134>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d010      	beq.n	8002d68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002d46:	f000 f847 	bl	8002dd8 <xTaskIncrementTick>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002d50:	4b16      	ldr	r3, [pc, #88]	@ (8002dac <xTaskResumeAll+0x130>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f1      	bne.n	8002d46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002d62:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <xTaskResumeAll+0x134>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002d68:	4b10      	ldr	r3, [pc, #64]	@ (8002dac <xTaskResumeAll+0x130>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d009      	beq.n	8002d84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002d70:	2301      	movs	r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002d74:	4b0f      	ldr	r3, [pc, #60]	@ (8002db4 <xTaskResumeAll+0x138>)
 8002d76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	f3bf 8f4f 	dsb	sy
 8002d80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002d84:	f000 fbea 	bl	800355c <vPortExitCritical>

	return xAlreadyYielded;
 8002d88:	68bb      	ldr	r3, [r7, #8]
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	200004dc 	.word	0x200004dc
 8002d98:	200004b4 	.word	0x200004b4
 8002d9c:	20000474 	.word	0x20000474
 8002da0:	200004bc 	.word	0x200004bc
 8002da4:	200003b8 	.word	0x200003b8
 8002da8:	200003b4 	.word	0x200003b4
 8002dac:	200004c8 	.word	0x200004c8
 8002db0:	200004c4 	.word	0x200004c4
 8002db4:	e000ed04 	.word	0xe000ed04

08002db8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002dbe:	4b05      	ldr	r3, [pc, #20]	@ (8002dd4 <xTaskGetTickCount+0x1c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002dc4:	687b      	ldr	r3, [r7, #4]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	200004b8 	.word	0x200004b8

08002dd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002de2:	4b4f      	ldr	r3, [pc, #316]	@ (8002f20 <xTaskIncrementTick+0x148>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f040 808f 	bne.w	8002f0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002dec:	4b4d      	ldr	r3, [pc, #308]	@ (8002f24 <xTaskIncrementTick+0x14c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002df4:	4a4b      	ldr	r2, [pc, #300]	@ (8002f24 <xTaskIncrementTick+0x14c>)
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d121      	bne.n	8002e44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002e00:	4b49      	ldr	r3, [pc, #292]	@ (8002f28 <xTaskIncrementTick+0x150>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00b      	beq.n	8002e22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e0e:	f383 8811 	msr	BASEPRI, r3
 8002e12:	f3bf 8f6f 	isb	sy
 8002e16:	f3bf 8f4f 	dsb	sy
 8002e1a:	603b      	str	r3, [r7, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	e7fd      	b.n	8002e1e <xTaskIncrementTick+0x46>
 8002e22:	4b41      	ldr	r3, [pc, #260]	@ (8002f28 <xTaskIncrementTick+0x150>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	4b40      	ldr	r3, [pc, #256]	@ (8002f2c <xTaskIncrementTick+0x154>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8002f28 <xTaskIncrementTick+0x150>)
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4a3e      	ldr	r2, [pc, #248]	@ (8002f2c <xTaskIncrementTick+0x154>)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	4b3e      	ldr	r3, [pc, #248]	@ (8002f30 <xTaskIncrementTick+0x158>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	4a3c      	ldr	r2, [pc, #240]	@ (8002f30 <xTaskIncrementTick+0x158>)
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	f000 f9a4 	bl	800318c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002e44:	4b3b      	ldr	r3, [pc, #236]	@ (8002f34 <xTaskIncrementTick+0x15c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d348      	bcc.n	8002ee0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e4e:	4b36      	ldr	r3, [pc, #216]	@ (8002f28 <xTaskIncrementTick+0x150>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d104      	bne.n	8002e62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e58:	4b36      	ldr	r3, [pc, #216]	@ (8002f34 <xTaskIncrementTick+0x15c>)
 8002e5a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e5e:	601a      	str	r2, [r3, #0]
					break;
 8002e60:	e03e      	b.n	8002ee0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e62:	4b31      	ldr	r3, [pc, #196]	@ (8002f28 <xTaskIncrementTick+0x150>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d203      	bcs.n	8002e82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002e7a:	4a2e      	ldr	r2, [pc, #184]	@ (8002f34 <xTaskIncrementTick+0x15c>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002e80:	e02e      	b.n	8002ee0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	3304      	adds	r3, #4
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff fbf1 	bl	800266e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d004      	beq.n	8002e9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	3318      	adds	r3, #24
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fbe8 	bl	800266e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	4b24      	ldr	r3, [pc, #144]	@ (8002f38 <xTaskIncrementTick+0x160>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	4a22      	ldr	r2, [pc, #136]	@ (8002f38 <xTaskIncrementTick+0x160>)
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8002f3c <xTaskIncrementTick+0x164>)
 8002ebe:	441a      	add	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4610      	mov	r0, r2
 8002ec8:	f7ff fb74 	bl	80025b4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f40 <xTaskIncrementTick+0x168>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d3b9      	bcc.n	8002e4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ede:	e7b6      	b.n	8002e4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002ee0:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <xTaskIncrementTick+0x168>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee6:	4915      	ldr	r1, [pc, #84]	@ (8002f3c <xTaskIncrementTick+0x164>)
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d901      	bls.n	8002efc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002efc:	4b11      	ldr	r3, [pc, #68]	@ (8002f44 <xTaskIncrementTick+0x16c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d007      	beq.n	8002f14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002f04:	2301      	movs	r3, #1
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	e004      	b.n	8002f14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <xTaskIncrementTick+0x170>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	4a0d      	ldr	r2, [pc, #52]	@ (8002f48 <xTaskIncrementTick+0x170>)
 8002f12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002f14:	697b      	ldr	r3, [r7, #20]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	200004dc 	.word	0x200004dc
 8002f24:	200004b8 	.word	0x200004b8
 8002f28:	2000046c 	.word	0x2000046c
 8002f2c:	20000470 	.word	0x20000470
 8002f30:	200004cc 	.word	0x200004cc
 8002f34:	200004d4 	.word	0x200004d4
 8002f38:	200004bc 	.word	0x200004bc
 8002f3c:	200003b8 	.word	0x200003b8
 8002f40:	200003b4 	.word	0x200003b4
 8002f44:	200004c8 	.word	0x200004c8
 8002f48:	200004c4 	.word	0x200004c4

08002f4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b087      	sub	sp, #28
 8002f50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002f52:	4b2a      	ldr	r3, [pc, #168]	@ (8002ffc <vTaskSwitchContext+0xb0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002f5a:	4b29      	ldr	r3, [pc, #164]	@ (8003000 <vTaskSwitchContext+0xb4>)
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002f60:	e045      	b.n	8002fee <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8002f62:	4b27      	ldr	r3, [pc, #156]	@ (8003000 <vTaskSwitchContext+0xb4>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f68:	4b26      	ldr	r3, [pc, #152]	@ (8003004 <vTaskSwitchContext+0xb8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	fab3 f383 	clz	r3, r3
 8002f74:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002f76:	7afb      	ldrb	r3, [r7, #11]
 8002f78:	f1c3 031f 	rsb	r3, r3, #31
 8002f7c:	617b      	str	r3, [r7, #20]
 8002f7e:	4922      	ldr	r1, [pc, #136]	@ (8003008 <vTaskSwitchContext+0xbc>)
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10b      	bne.n	8002faa <vTaskSwitchContext+0x5e>
	__asm volatile
 8002f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	f3bf 8f6f 	isb	sy
 8002f9e:	f3bf 8f4f 	dsb	sy
 8002fa2:	607b      	str	r3, [r7, #4]
}
 8002fa4:	bf00      	nop
 8002fa6:	bf00      	nop
 8002fa8:	e7fd      	b.n	8002fa6 <vTaskSwitchContext+0x5a>
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4a14      	ldr	r2, [pc, #80]	@ (8003008 <vTaskSwitchContext+0xbc>)
 8002fb6:	4413      	add	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	605a      	str	r2, [r3, #4]
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	3308      	adds	r3, #8
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d104      	bne.n	8002fda <vTaskSwitchContext+0x8e>
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <vTaskSwitchContext+0xc0>)
 8002fe2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002fe4:	4b09      	ldr	r3, [pc, #36]	@ (800300c <vTaskSwitchContext+0xc0>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	334c      	adds	r3, #76	@ 0x4c
 8002fea:	4a09      	ldr	r2, [pc, #36]	@ (8003010 <vTaskSwitchContext+0xc4>)
 8002fec:	6013      	str	r3, [r2, #0]
}
 8002fee:	bf00      	nop
 8002ff0:	371c      	adds	r7, #28
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	200004dc 	.word	0x200004dc
 8003000:	200004c8 	.word	0x200004c8
 8003004:	200004bc 	.word	0x200004bc
 8003008:	200003b8 	.word	0x200003b8
 800300c:	200003b4 	.word	0x200003b4
 8003010:	20000010 	.word	0x20000010

08003014 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800301c:	f000 f852 	bl	80030c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003020:	4b06      	ldr	r3, [pc, #24]	@ (800303c <prvIdleTask+0x28>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d9f9      	bls.n	800301c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <prvIdleTask+0x2c>)
 800302a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003038:	e7f0      	b.n	800301c <prvIdleTask+0x8>
 800303a:	bf00      	nop
 800303c:	200003b8 	.word	0x200003b8
 8003040:	e000ed04 	.word	0xe000ed04

08003044 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800304a:	2300      	movs	r3, #0
 800304c:	607b      	str	r3, [r7, #4]
 800304e:	e00c      	b.n	800306a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	4413      	add	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4a12      	ldr	r2, [pc, #72]	@ (80030a4 <prvInitialiseTaskLists+0x60>)
 800305c:	4413      	add	r3, r2
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fa7b 	bl	800255a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3301      	adds	r3, #1
 8003068:	607b      	str	r3, [r7, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b06      	cmp	r3, #6
 800306e:	d9ef      	bls.n	8003050 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003070:	480d      	ldr	r0, [pc, #52]	@ (80030a8 <prvInitialiseTaskLists+0x64>)
 8003072:	f7ff fa72 	bl	800255a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003076:	480d      	ldr	r0, [pc, #52]	@ (80030ac <prvInitialiseTaskLists+0x68>)
 8003078:	f7ff fa6f 	bl	800255a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800307c:	480c      	ldr	r0, [pc, #48]	@ (80030b0 <prvInitialiseTaskLists+0x6c>)
 800307e:	f7ff fa6c 	bl	800255a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003082:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <prvInitialiseTaskLists+0x70>)
 8003084:	f7ff fa69 	bl	800255a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003088:	480b      	ldr	r0, [pc, #44]	@ (80030b8 <prvInitialiseTaskLists+0x74>)
 800308a:	f7ff fa66 	bl	800255a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800308e:	4b0b      	ldr	r3, [pc, #44]	@ (80030bc <prvInitialiseTaskLists+0x78>)
 8003090:	4a05      	ldr	r2, [pc, #20]	@ (80030a8 <prvInitialiseTaskLists+0x64>)
 8003092:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003094:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <prvInitialiseTaskLists+0x7c>)
 8003096:	4a05      	ldr	r2, [pc, #20]	@ (80030ac <prvInitialiseTaskLists+0x68>)
 8003098:	601a      	str	r2, [r3, #0]
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	200003b8 	.word	0x200003b8
 80030a8:	20000444 	.word	0x20000444
 80030ac:	20000458 	.word	0x20000458
 80030b0:	20000474 	.word	0x20000474
 80030b4:	20000488 	.word	0x20000488
 80030b8:	200004a0 	.word	0x200004a0
 80030bc:	2000046c 	.word	0x2000046c
 80030c0:	20000470 	.word	0x20000470

080030c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030ca:	e019      	b.n	8003100 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80030cc:	f000 fa14 	bl	80034f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030d0:	4b10      	ldr	r3, [pc, #64]	@ (8003114 <prvCheckTasksWaitingTermination+0x50>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3304      	adds	r3, #4
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff fac6 	bl	800266e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80030e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <prvCheckTasksWaitingTermination+0x54>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	4a0b      	ldr	r2, [pc, #44]	@ (8003118 <prvCheckTasksWaitingTermination+0x54>)
 80030ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80030ec:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <prvCheckTasksWaitingTermination+0x58>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	3b01      	subs	r3, #1
 80030f2:	4a0a      	ldr	r2, [pc, #40]	@ (800311c <prvCheckTasksWaitingTermination+0x58>)
 80030f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80030f6:	f000 fa31 	bl	800355c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f810 	bl	8003120 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003100:	4b06      	ldr	r3, [pc, #24]	@ (800311c <prvCheckTasksWaitingTermination+0x58>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1e1      	bne.n	80030cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003108:	bf00      	nop
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000488 	.word	0x20000488
 8003118:	200004b4 	.word	0x200004b4
 800311c:	2000049c 	.word	0x2000049c

08003120 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	334c      	adds	r3, #76	@ 0x4c
 800312c:	4618      	mov	r0, r3
 800312e:	f000 fcb9 	bl	8003aa4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003138:	2b00      	cmp	r3, #0
 800313a:	d108      	bne.n	800314e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003140:	4618      	mov	r0, r3
 8003142:	f000 fb87 	bl	8003854 <vPortFree>
				vPortFree( pxTCB );
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 fb84 	bl	8003854 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800314c:	e019      	b.n	8003182 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003154:	2b01      	cmp	r3, #1
 8003156:	d103      	bne.n	8003160 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fb7b 	bl	8003854 <vPortFree>
	}
 800315e:	e010      	b.n	8003182 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003166:	2b02      	cmp	r3, #2
 8003168:	d00b      	beq.n	8003182 <prvDeleteTCB+0x62>
	__asm volatile
 800316a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800316e:	f383 8811 	msr	BASEPRI, r3
 8003172:	f3bf 8f6f 	isb	sy
 8003176:	f3bf 8f4f 	dsb	sy
 800317a:	60fb      	str	r3, [r7, #12]
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	e7fd      	b.n	800317e <prvDeleteTCB+0x5e>
	}
 8003182:	bf00      	nop
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003192:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <prvResetNextTaskUnblockTime+0x38>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d104      	bne.n	80031a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <prvResetNextTaskUnblockTime+0x3c>)
 800319e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80031a4:	e008      	b.n	80031b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <prvResetNextTaskUnblockTime+0x38>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4a04      	ldr	r2, [pc, #16]	@ (80031c8 <prvResetNextTaskUnblockTime+0x3c>)
 80031b6:	6013      	str	r3, [r2, #0]
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	2000046c 	.word	0x2000046c
 80031c8:	200004d4 	.word	0x200004d4

080031cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80031d6:	4b29      	ldr	r3, [pc, #164]	@ (800327c <prvAddCurrentTaskToDelayedList+0xb0>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031dc:	4b28      	ldr	r3, [pc, #160]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	3304      	adds	r3, #4
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fa43 	bl	800266e <uxListRemove>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80031ee:	4b24      	ldr	r3, [pc, #144]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f4:	2201      	movs	r2, #1
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43da      	mvns	r2, r3
 80031fc:	4b21      	ldr	r3, [pc, #132]	@ (8003284 <prvAddCurrentTaskToDelayedList+0xb8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4013      	ands	r3, r2
 8003202:	4a20      	ldr	r2, [pc, #128]	@ (8003284 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003204:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800320c:	d10a      	bne.n	8003224 <prvAddCurrentTaskToDelayedList+0x58>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003214:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	3304      	adds	r3, #4
 800321a:	4619      	mov	r1, r3
 800321c:	481a      	ldr	r0, [pc, #104]	@ (8003288 <prvAddCurrentTaskToDelayedList+0xbc>)
 800321e:	f7ff f9c9 	bl	80025b4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003222:	e026      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4413      	add	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800322c:	4b14      	ldr	r3, [pc, #80]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	429a      	cmp	r2, r3
 800323a:	d209      	bcs.n	8003250 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800323c:	4b13      	ldr	r3, [pc, #76]	@ (800328c <prvAddCurrentTaskToDelayedList+0xc0>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b0f      	ldr	r3, [pc, #60]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3304      	adds	r3, #4
 8003246:	4619      	mov	r1, r3
 8003248:	4610      	mov	r0, r2
 800324a:	f7ff f9d7 	bl	80025fc <vListInsert>
}
 800324e:	e010      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003250:	4b0f      	ldr	r3, [pc, #60]	@ (8003290 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b0a      	ldr	r3, [pc, #40]	@ (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3304      	adds	r3, #4
 800325a:	4619      	mov	r1, r3
 800325c:	4610      	mov	r0, r2
 800325e:	f7ff f9cd 	bl	80025fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	d202      	bcs.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800326c:	4a09      	ldr	r2, [pc, #36]	@ (8003294 <prvAddCurrentTaskToDelayedList+0xc8>)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	6013      	str	r3, [r2, #0]
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	200004b8 	.word	0x200004b8
 8003280:	200003b4 	.word	0x200003b4
 8003284:	200004bc 	.word	0x200004bc
 8003288:	200004a0 	.word	0x200004a0
 800328c:	20000470 	.word	0x20000470
 8003290:	2000046c 	.word	0x2000046c
 8003294:	200004d4 	.word	0x200004d4

08003298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b04      	subs	r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3b04      	subs	r3, #4
 80032b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f023 0201 	bic.w	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3b04      	subs	r3, #4
 80032c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032c8:	4a0c      	ldr	r2, [pc, #48]	@ (80032fc <pxPortInitialiseStack+0x64>)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3b14      	subs	r3, #20
 80032d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3b04      	subs	r3, #4
 80032de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f06f 0202 	mvn.w	r2, #2
 80032e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3b20      	subs	r3, #32
 80032ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80032ee:	68fb      	ldr	r3, [r7, #12]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	08003301 	.word	0x08003301

08003300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800330a:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <prvTaskExitError+0x58>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003312:	d00b      	beq.n	800332c <prvTaskExitError+0x2c>
	__asm volatile
 8003314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003318:	f383 8811 	msr	BASEPRI, r3
 800331c:	f3bf 8f6f 	isb	sy
 8003320:	f3bf 8f4f 	dsb	sy
 8003324:	60fb      	str	r3, [r7, #12]
}
 8003326:	bf00      	nop
 8003328:	bf00      	nop
 800332a:	e7fd      	b.n	8003328 <prvTaskExitError+0x28>
	__asm volatile
 800332c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003330:	f383 8811 	msr	BASEPRI, r3
 8003334:	f3bf 8f6f 	isb	sy
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	60bb      	str	r3, [r7, #8]
}
 800333e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003340:	bf00      	nop
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0fc      	beq.n	8003342 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003348:	bf00      	nop
 800334a:	bf00      	nop
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	2000000c 	.word	0x2000000c
 800335c:	00000000 	.word	0x00000000

08003360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003360:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <pxCurrentTCBConst2>)
 8003362:	6819      	ldr	r1, [r3, #0]
 8003364:	6808      	ldr	r0, [r1, #0]
 8003366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800336a:	f380 8809 	msr	PSP, r0
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f04f 0000 	mov.w	r0, #0
 8003376:	f380 8811 	msr	BASEPRI, r0
 800337a:	4770      	bx	lr
 800337c:	f3af 8000 	nop.w

08003380 <pxCurrentTCBConst2>:
 8003380:	200003b4 	.word	0x200003b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop

08003388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003388:	4808      	ldr	r0, [pc, #32]	@ (80033ac <prvPortStartFirstTask+0x24>)
 800338a:	6800      	ldr	r0, [r0, #0]
 800338c:	6800      	ldr	r0, [r0, #0]
 800338e:	f380 8808 	msr	MSP, r0
 8003392:	f04f 0000 	mov.w	r0, #0
 8003396:	f380 8814 	msr	CONTROL, r0
 800339a:	b662      	cpsie	i
 800339c:	b661      	cpsie	f
 800339e:	f3bf 8f4f 	dsb	sy
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	df00      	svc	0
 80033a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80033aa:	bf00      	nop
 80033ac:	e000ed08 	.word	0xe000ed08

080033b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80033b6:	4b47      	ldr	r3, [pc, #284]	@ (80034d4 <xPortStartScheduler+0x124>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a47      	ldr	r2, [pc, #284]	@ (80034d8 <xPortStartScheduler+0x128>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d10b      	bne.n	80033d8 <xPortStartScheduler+0x28>
	__asm volatile
 80033c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c4:	f383 8811 	msr	BASEPRI, r3
 80033c8:	f3bf 8f6f 	isb	sy
 80033cc:	f3bf 8f4f 	dsb	sy
 80033d0:	613b      	str	r3, [r7, #16]
}
 80033d2:	bf00      	nop
 80033d4:	bf00      	nop
 80033d6:	e7fd      	b.n	80033d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80033d8:	4b3e      	ldr	r3, [pc, #248]	@ (80034d4 <xPortStartScheduler+0x124>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a3f      	ldr	r2, [pc, #252]	@ (80034dc <xPortStartScheduler+0x12c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10b      	bne.n	80033fa <xPortStartScheduler+0x4a>
	__asm volatile
 80033e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e6:	f383 8811 	msr	BASEPRI, r3
 80033ea:	f3bf 8f6f 	isb	sy
 80033ee:	f3bf 8f4f 	dsb	sy
 80033f2:	60fb      	str	r3, [r7, #12]
}
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	e7fd      	b.n	80033f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80033fa:	4b39      	ldr	r3, [pc, #228]	@ (80034e0 <xPortStartScheduler+0x130>)
 80033fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	22ff      	movs	r2, #255	@ 0xff
 800340a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	b2db      	uxtb	r3, r3
 8003418:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800341c:	b2da      	uxtb	r2, r3
 800341e:	4b31      	ldr	r3, [pc, #196]	@ (80034e4 <xPortStartScheduler+0x134>)
 8003420:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <xPortStartScheduler+0x138>)
 8003424:	2207      	movs	r2, #7
 8003426:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003428:	e009      	b.n	800343e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800342a:	4b2f      	ldr	r3, [pc, #188]	@ (80034e8 <xPortStartScheduler+0x138>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	3b01      	subs	r3, #1
 8003430:	4a2d      	ldr	r2, [pc, #180]	@ (80034e8 <xPortStartScheduler+0x138>)
 8003432:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003434:	78fb      	ldrb	r3, [r7, #3]
 8003436:	b2db      	uxtb	r3, r3
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	b2db      	uxtb	r3, r3
 800343c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800343e:	78fb      	ldrb	r3, [r7, #3]
 8003440:	b2db      	uxtb	r3, r3
 8003442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003446:	2b80      	cmp	r3, #128	@ 0x80
 8003448:	d0ef      	beq.n	800342a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800344a:	4b27      	ldr	r3, [pc, #156]	@ (80034e8 <xPortStartScheduler+0x138>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f1c3 0307 	rsb	r3, r3, #7
 8003452:	2b04      	cmp	r3, #4
 8003454:	d00b      	beq.n	800346e <xPortStartScheduler+0xbe>
	__asm volatile
 8003456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800345a:	f383 8811 	msr	BASEPRI, r3
 800345e:	f3bf 8f6f 	isb	sy
 8003462:	f3bf 8f4f 	dsb	sy
 8003466:	60bb      	str	r3, [r7, #8]
}
 8003468:	bf00      	nop
 800346a:	bf00      	nop
 800346c:	e7fd      	b.n	800346a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800346e:	4b1e      	ldr	r3, [pc, #120]	@ (80034e8 <xPortStartScheduler+0x138>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	4a1c      	ldr	r2, [pc, #112]	@ (80034e8 <xPortStartScheduler+0x138>)
 8003476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003478:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <xPortStartScheduler+0x138>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003480:	4a19      	ldr	r2, [pc, #100]	@ (80034e8 <xPortStartScheduler+0x138>)
 8003482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	b2da      	uxtb	r2, r3
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800348c:	4b17      	ldr	r3, [pc, #92]	@ (80034ec <xPortStartScheduler+0x13c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a16      	ldr	r2, [pc, #88]	@ (80034ec <xPortStartScheduler+0x13c>)
 8003492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003498:	4b14      	ldr	r3, [pc, #80]	@ (80034ec <xPortStartScheduler+0x13c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a13      	ldr	r2, [pc, #76]	@ (80034ec <xPortStartScheduler+0x13c>)
 800349e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80034a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80034a4:	f000 f8da 	bl	800365c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80034a8:	4b11      	ldr	r3, [pc, #68]	@ (80034f0 <xPortStartScheduler+0x140>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80034ae:	f000 f8f9 	bl	80036a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80034b2:	4b10      	ldr	r3, [pc, #64]	@ (80034f4 <xPortStartScheduler+0x144>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a0f      	ldr	r2, [pc, #60]	@ (80034f4 <xPortStartScheduler+0x144>)
 80034b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80034bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80034be:	f7ff ff63 	bl	8003388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80034c2:	f7ff fd43 	bl	8002f4c <vTaskSwitchContext>
	prvTaskExitError();
 80034c6:	f7ff ff1b 	bl	8003300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3718      	adds	r7, #24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	e000ed00 	.word	0xe000ed00
 80034d8:	410fc271 	.word	0x410fc271
 80034dc:	410fc270 	.word	0x410fc270
 80034e0:	e000e400 	.word	0xe000e400
 80034e4:	200004e0 	.word	0x200004e0
 80034e8:	200004e4 	.word	0x200004e4
 80034ec:	e000ed20 	.word	0xe000ed20
 80034f0:	2000000c 	.word	0x2000000c
 80034f4:	e000ef34 	.word	0xe000ef34

080034f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
	__asm volatile
 80034fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003502:	f383 8811 	msr	BASEPRI, r3
 8003506:	f3bf 8f6f 	isb	sy
 800350a:	f3bf 8f4f 	dsb	sy
 800350e:	607b      	str	r3, [r7, #4]
}
 8003510:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003512:	4b10      	ldr	r3, [pc, #64]	@ (8003554 <vPortEnterCritical+0x5c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3301      	adds	r3, #1
 8003518:	4a0e      	ldr	r2, [pc, #56]	@ (8003554 <vPortEnterCritical+0x5c>)
 800351a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800351c:	4b0d      	ldr	r3, [pc, #52]	@ (8003554 <vPortEnterCritical+0x5c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d110      	bne.n	8003546 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003524:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <vPortEnterCritical+0x60>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00b      	beq.n	8003546 <vPortEnterCritical+0x4e>
	__asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	603b      	str	r3, [r7, #0]
}
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	e7fd      	b.n	8003542 <vPortEnterCritical+0x4a>
	}
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	2000000c 	.word	0x2000000c
 8003558:	e000ed04 	.word	0xe000ed04

0800355c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003562:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <vPortExitCritical+0x50>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10b      	bne.n	8003582 <vPortExitCritical+0x26>
	__asm volatile
 800356a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800356e:	f383 8811 	msr	BASEPRI, r3
 8003572:	f3bf 8f6f 	isb	sy
 8003576:	f3bf 8f4f 	dsb	sy
 800357a:	607b      	str	r3, [r7, #4]
}
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	e7fd      	b.n	800357e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003582:	4b0a      	ldr	r3, [pc, #40]	@ (80035ac <vPortExitCritical+0x50>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3b01      	subs	r3, #1
 8003588:	4a08      	ldr	r2, [pc, #32]	@ (80035ac <vPortExitCritical+0x50>)
 800358a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800358c:	4b07      	ldr	r3, [pc, #28]	@ (80035ac <vPortExitCritical+0x50>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d105      	bne.n	80035a0 <vPortExitCritical+0x44>
 8003594:	2300      	movs	r3, #0
 8003596:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800359e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	2000000c 	.word	0x2000000c

080035b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80035b0:	f3ef 8009 	mrs	r0, PSP
 80035b4:	f3bf 8f6f 	isb	sy
 80035b8:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <pxCurrentTCBConst>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	f01e 0f10 	tst.w	lr, #16
 80035c0:	bf08      	it	eq
 80035c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80035c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ca:	6010      	str	r0, [r2, #0]
 80035cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80035d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80035d4:	f380 8811 	msr	BASEPRI, r0
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	f3bf 8f6f 	isb	sy
 80035e0:	f7ff fcb4 	bl	8002f4c <vTaskSwitchContext>
 80035e4:	f04f 0000 	mov.w	r0, #0
 80035e8:	f380 8811 	msr	BASEPRI, r0
 80035ec:	bc09      	pop	{r0, r3}
 80035ee:	6819      	ldr	r1, [r3, #0]
 80035f0:	6808      	ldr	r0, [r1, #0]
 80035f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f6:	f01e 0f10 	tst.w	lr, #16
 80035fa:	bf08      	it	eq
 80035fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003600:	f380 8809 	msr	PSP, r0
 8003604:	f3bf 8f6f 	isb	sy
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	f3af 8000 	nop.w

08003610 <pxCurrentTCBConst>:
 8003610:	200003b4 	.word	0x200003b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop

08003618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	607b      	str	r3, [r7, #4]
}
 8003630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003632:	f7ff fbd1 	bl	8002dd8 <xTaskIncrementTick>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800363c:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <SysTick_Handler+0x40>)
 800363e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	2300      	movs	r3, #0
 8003646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	f383 8811 	msr	BASEPRI, r3
}
 800364e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	e000ed04 	.word	0xe000ed04

0800365c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <vPortSetupTimerInterrupt+0x34>)
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003666:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <vPortSetupTimerInterrupt+0x38>)
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800366c:	4b0a      	ldr	r3, [pc, #40]	@ (8003698 <vPortSetupTimerInterrupt+0x3c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	@ (800369c <vPortSetupTimerInterrupt+0x40>)
 8003672:	fba2 2303 	umull	r2, r3, r2, r3
 8003676:	099b      	lsrs	r3, r3, #6
 8003678:	4a09      	ldr	r2, [pc, #36]	@ (80036a0 <vPortSetupTimerInterrupt+0x44>)
 800367a:	3b01      	subs	r3, #1
 800367c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800367e:	4b04      	ldr	r3, [pc, #16]	@ (8003690 <vPortSetupTimerInterrupt+0x34>)
 8003680:	2207      	movs	r2, #7
 8003682:	601a      	str	r2, [r3, #0]
}
 8003684:	bf00      	nop
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000e010 	.word	0xe000e010
 8003694:	e000e018 	.word	0xe000e018
 8003698:	20000000 	.word	0x20000000
 800369c:	10624dd3 	.word	0x10624dd3
 80036a0:	e000e014 	.word	0xe000e014

080036a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80036a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80036b4 <vPortEnableVFP+0x10>
 80036a8:	6801      	ldr	r1, [r0, #0]
 80036aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80036ae:	6001      	str	r1, [r0, #0]
 80036b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80036b2:	bf00      	nop
 80036b4:	e000ed88 	.word	0xe000ed88

080036b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	@ 0x28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80036c0:	2300      	movs	r3, #0
 80036c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80036c4:	f7ff facc 	bl	8002c60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80036c8:	4b5c      	ldr	r3, [pc, #368]	@ (800383c <pvPortMalloc+0x184>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80036d0:	f000 f924 	bl	800391c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80036d4:	4b5a      	ldr	r3, [pc, #360]	@ (8003840 <pvPortMalloc+0x188>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4013      	ands	r3, r2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f040 8095 	bne.w	800380c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01e      	beq.n	8003726 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80036e8:	2208      	movs	r2, #8
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f003 0307 	and.w	r3, r3, #7
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d015      	beq.n	8003726 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f023 0307 	bic.w	r3, r3, #7
 8003700:	3308      	adds	r3, #8
 8003702:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00b      	beq.n	8003726 <pvPortMalloc+0x6e>
	__asm volatile
 800370e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003712:	f383 8811 	msr	BASEPRI, r3
 8003716:	f3bf 8f6f 	isb	sy
 800371a:	f3bf 8f4f 	dsb	sy
 800371e:	617b      	str	r3, [r7, #20]
}
 8003720:	bf00      	nop
 8003722:	bf00      	nop
 8003724:	e7fd      	b.n	8003722 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d06f      	beq.n	800380c <pvPortMalloc+0x154>
 800372c:	4b45      	ldr	r3, [pc, #276]	@ (8003844 <pvPortMalloc+0x18c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	429a      	cmp	r2, r3
 8003734:	d86a      	bhi.n	800380c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003736:	4b44      	ldr	r3, [pc, #272]	@ (8003848 <pvPortMalloc+0x190>)
 8003738:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800373a:	4b43      	ldr	r3, [pc, #268]	@ (8003848 <pvPortMalloc+0x190>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003740:	e004      	b.n	800374c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003744:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800374c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	429a      	cmp	r2, r3
 8003754:	d903      	bls.n	800375e <pvPortMalloc+0xa6>
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f1      	bne.n	8003742 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800375e:	4b37      	ldr	r3, [pc, #220]	@ (800383c <pvPortMalloc+0x184>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003764:	429a      	cmp	r2, r3
 8003766:	d051      	beq.n	800380c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2208      	movs	r2, #8
 800376e:	4413      	add	r3, r2
 8003770:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	6a3b      	ldr	r3, [r7, #32]
 8003778:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800377a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	1ad2      	subs	r2, r2, r3
 8003782:	2308      	movs	r3, #8
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	429a      	cmp	r2, r3
 8003788:	d920      	bls.n	80037cc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800378a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4413      	add	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00b      	beq.n	80037b4 <pvPortMalloc+0xfc>
	__asm volatile
 800379c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a0:	f383 8811 	msr	BASEPRI, r3
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	f3bf 8f4f 	dsb	sy
 80037ac:	613b      	str	r3, [r7, #16]
}
 80037ae:	bf00      	nop
 80037b0:	bf00      	nop
 80037b2:	e7fd      	b.n	80037b0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80037b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b6:	685a      	ldr	r2, [r3, #4]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	1ad2      	subs	r2, r2, r3
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80037c6:	69b8      	ldr	r0, [r7, #24]
 80037c8:	f000 f90a 	bl	80039e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80037cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003844 <pvPortMalloc+0x18c>)
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003844 <pvPortMalloc+0x18c>)
 80037d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80037da:	4b1a      	ldr	r3, [pc, #104]	@ (8003844 <pvPortMalloc+0x18c>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <pvPortMalloc+0x194>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d203      	bcs.n	80037ee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80037e6:	4b17      	ldr	r3, [pc, #92]	@ (8003844 <pvPortMalloc+0x18c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a18      	ldr	r2, [pc, #96]	@ (800384c <pvPortMalloc+0x194>)
 80037ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	4b13      	ldr	r3, [pc, #76]	@ (8003840 <pvPortMalloc+0x188>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	431a      	orrs	r2, r3
 80037f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003802:	4b13      	ldr	r3, [pc, #76]	@ (8003850 <pvPortMalloc+0x198>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3301      	adds	r3, #1
 8003808:	4a11      	ldr	r2, [pc, #68]	@ (8003850 <pvPortMalloc+0x198>)
 800380a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800380c:	f7ff fa36 	bl	8002c7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00b      	beq.n	8003832 <pvPortMalloc+0x17a>
	__asm volatile
 800381a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	60fb      	str	r3, [r7, #12]
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	e7fd      	b.n	800382e <pvPortMalloc+0x176>
	return pvReturn;
 8003832:	69fb      	ldr	r3, [r7, #28]
}
 8003834:	4618      	mov	r0, r3
 8003836:	3728      	adds	r7, #40	@ 0x28
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	200040f0 	.word	0x200040f0
 8003840:	20004104 	.word	0x20004104
 8003844:	200040f4 	.word	0x200040f4
 8003848:	200040e8 	.word	0x200040e8
 800384c:	200040f8 	.word	0x200040f8
 8003850:	200040fc 	.word	0x200040fc

08003854 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d04f      	beq.n	8003906 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003866:	2308      	movs	r3, #8
 8003868:	425b      	negs	r3, r3
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4413      	add	r3, r2
 800386e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	4b25      	ldr	r3, [pc, #148]	@ (8003910 <vPortFree+0xbc>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4013      	ands	r3, r2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10b      	bne.n	800389a <vPortFree+0x46>
	__asm volatile
 8003882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003886:	f383 8811 	msr	BASEPRI, r3
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	f3bf 8f4f 	dsb	sy
 8003892:	60fb      	str	r3, [r7, #12]
}
 8003894:	bf00      	nop
 8003896:	bf00      	nop
 8003898:	e7fd      	b.n	8003896 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00b      	beq.n	80038ba <vPortFree+0x66>
	__asm volatile
 80038a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a6:	f383 8811 	msr	BASEPRI, r3
 80038aa:	f3bf 8f6f 	isb	sy
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	60bb      	str	r3, [r7, #8]
}
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	e7fd      	b.n	80038b6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	4b14      	ldr	r3, [pc, #80]	@ (8003910 <vPortFree+0xbc>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d01e      	beq.n	8003906 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d11a      	bne.n	8003906 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003910 <vPortFree+0xbc>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	43db      	mvns	r3, r3
 80038da:	401a      	ands	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80038e0:	f7ff f9be 	bl	8002c60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <vPortFree+0xc0>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4413      	add	r3, r2
 80038ee:	4a09      	ldr	r2, [pc, #36]	@ (8003914 <vPortFree+0xc0>)
 80038f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80038f2:	6938      	ldr	r0, [r7, #16]
 80038f4:	f000 f874 	bl	80039e0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80038f8:	4b07      	ldr	r3, [pc, #28]	@ (8003918 <vPortFree+0xc4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3301      	adds	r3, #1
 80038fe:	4a06      	ldr	r2, [pc, #24]	@ (8003918 <vPortFree+0xc4>)
 8003900:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003902:	f7ff f9bb 	bl	8002c7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003906:	bf00      	nop
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20004104 	.word	0x20004104
 8003914:	200040f4 	.word	0x200040f4
 8003918:	20004100 	.word	0x20004100

0800391c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003922:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8003926:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003928:	4b27      	ldr	r3, [pc, #156]	@ (80039c8 <prvHeapInit+0xac>)
 800392a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00c      	beq.n	8003950 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	3307      	adds	r3, #7
 800393a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0307 	bic.w	r3, r3, #7
 8003942:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	4a1f      	ldr	r2, [pc, #124]	@ (80039c8 <prvHeapInit+0xac>)
 800394c:	4413      	add	r3, r2
 800394e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003954:	4a1d      	ldr	r2, [pc, #116]	@ (80039cc <prvHeapInit+0xb0>)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800395a:	4b1c      	ldr	r3, [pc, #112]	@ (80039cc <prvHeapInit+0xb0>)
 800395c:	2200      	movs	r2, #0
 800395e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	4413      	add	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003968:	2208      	movs	r2, #8
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f023 0307 	bic.w	r3, r3, #7
 8003976:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4a15      	ldr	r2, [pc, #84]	@ (80039d0 <prvHeapInit+0xb4>)
 800397c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800397e:	4b14      	ldr	r3, [pc, #80]	@ (80039d0 <prvHeapInit+0xb4>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003986:	4b12      	ldr	r3, [pc, #72]	@ (80039d0 <prvHeapInit+0xb4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	1ad2      	subs	r2, r2, r3
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800399c:	4b0c      	ldr	r3, [pc, #48]	@ (80039d0 <prvHeapInit+0xb4>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4a0a      	ldr	r2, [pc, #40]	@ (80039d4 <prvHeapInit+0xb8>)
 80039aa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4a09      	ldr	r2, [pc, #36]	@ (80039d8 <prvHeapInit+0xbc>)
 80039b2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80039b4:	4b09      	ldr	r3, [pc, #36]	@ (80039dc <prvHeapInit+0xc0>)
 80039b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80039ba:	601a      	str	r2, [r3, #0]
}
 80039bc:	bf00      	nop
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	200004e8 	.word	0x200004e8
 80039cc:	200040e8 	.word	0x200040e8
 80039d0:	200040f0 	.word	0x200040f0
 80039d4:	200040f8 	.word	0x200040f8
 80039d8:	200040f4 	.word	0x200040f4
 80039dc:	20004104 	.word	0x20004104

080039e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80039e8:	4b28      	ldr	r3, [pc, #160]	@ (8003a8c <prvInsertBlockIntoFreeList+0xac>)
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e002      	b.n	80039f4 <prvInsertBlockIntoFreeList+0x14>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d8f7      	bhi.n	80039ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	4413      	add	r3, r2
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d108      	bne.n	8003a22 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	441a      	add	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	441a      	add	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d118      	bne.n	8003a68 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	4b15      	ldr	r3, [pc, #84]	@ (8003a90 <prvInsertBlockIntoFreeList+0xb0>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d00d      	beq.n	8003a5e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	441a      	add	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e008      	b.n	8003a70 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a90 <prvInsertBlockIntoFreeList+0xb0>)
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e003      	b.n	8003a70 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d002      	beq.n	8003a7e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a7e:	bf00      	nop
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	200040e8 	.word	0x200040e8
 8003a90:	200040f0 	.word	0x200040f0

08003a94 <memset>:
 8003a94:	4402      	add	r2, r0
 8003a96:	4603      	mov	r3, r0
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d100      	bne.n	8003a9e <memset+0xa>
 8003a9c:	4770      	bx	lr
 8003a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003aa2:	e7f9      	b.n	8003a98 <memset+0x4>

08003aa4 <_reclaim_reent>:
 8003aa4:	4b29      	ldr	r3, [pc, #164]	@ (8003b4c <_reclaim_reent+0xa8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4283      	cmp	r3, r0
 8003aaa:	b570      	push	{r4, r5, r6, lr}
 8003aac:	4604      	mov	r4, r0
 8003aae:	d04b      	beq.n	8003b48 <_reclaim_reent+0xa4>
 8003ab0:	69c3      	ldr	r3, [r0, #28]
 8003ab2:	b1ab      	cbz	r3, 8003ae0 <_reclaim_reent+0x3c>
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	b16b      	cbz	r3, 8003ad4 <_reclaim_reent+0x30>
 8003ab8:	2500      	movs	r5, #0
 8003aba:	69e3      	ldr	r3, [r4, #28]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	5959      	ldr	r1, [r3, r5]
 8003ac0:	2900      	cmp	r1, #0
 8003ac2:	d13b      	bne.n	8003b3c <_reclaim_reent+0x98>
 8003ac4:	3504      	adds	r5, #4
 8003ac6:	2d80      	cmp	r5, #128	@ 0x80
 8003ac8:	d1f7      	bne.n	8003aba <_reclaim_reent+0x16>
 8003aca:	69e3      	ldr	r3, [r4, #28]
 8003acc:	4620      	mov	r0, r4
 8003ace:	68d9      	ldr	r1, [r3, #12]
 8003ad0:	f000 f864 	bl	8003b9c <_free_r>
 8003ad4:	69e3      	ldr	r3, [r4, #28]
 8003ad6:	6819      	ldr	r1, [r3, #0]
 8003ad8:	b111      	cbz	r1, 8003ae0 <_reclaim_reent+0x3c>
 8003ada:	4620      	mov	r0, r4
 8003adc:	f000 f85e 	bl	8003b9c <_free_r>
 8003ae0:	6961      	ldr	r1, [r4, #20]
 8003ae2:	b111      	cbz	r1, 8003aea <_reclaim_reent+0x46>
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f000 f859 	bl	8003b9c <_free_r>
 8003aea:	69e1      	ldr	r1, [r4, #28]
 8003aec:	b111      	cbz	r1, 8003af4 <_reclaim_reent+0x50>
 8003aee:	4620      	mov	r0, r4
 8003af0:	f000 f854 	bl	8003b9c <_free_r>
 8003af4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003af6:	b111      	cbz	r1, 8003afe <_reclaim_reent+0x5a>
 8003af8:	4620      	mov	r0, r4
 8003afa:	f000 f84f 	bl	8003b9c <_free_r>
 8003afe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b00:	b111      	cbz	r1, 8003b08 <_reclaim_reent+0x64>
 8003b02:	4620      	mov	r0, r4
 8003b04:	f000 f84a 	bl	8003b9c <_free_r>
 8003b08:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003b0a:	b111      	cbz	r1, 8003b12 <_reclaim_reent+0x6e>
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f000 f845 	bl	8003b9c <_free_r>
 8003b12:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003b14:	b111      	cbz	r1, 8003b1c <_reclaim_reent+0x78>
 8003b16:	4620      	mov	r0, r4
 8003b18:	f000 f840 	bl	8003b9c <_free_r>
 8003b1c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b1e:	b111      	cbz	r1, 8003b26 <_reclaim_reent+0x82>
 8003b20:	4620      	mov	r0, r4
 8003b22:	f000 f83b 	bl	8003b9c <_free_r>
 8003b26:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003b28:	b111      	cbz	r1, 8003b30 <_reclaim_reent+0x8c>
 8003b2a:	4620      	mov	r0, r4
 8003b2c:	f000 f836 	bl	8003b9c <_free_r>
 8003b30:	6a23      	ldr	r3, [r4, #32]
 8003b32:	b14b      	cbz	r3, 8003b48 <_reclaim_reent+0xa4>
 8003b34:	4620      	mov	r0, r4
 8003b36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003b3a:	4718      	bx	r3
 8003b3c:	680e      	ldr	r6, [r1, #0]
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f000 f82c 	bl	8003b9c <_free_r>
 8003b44:	4631      	mov	r1, r6
 8003b46:	e7bb      	b.n	8003ac0 <_reclaim_reent+0x1c>
 8003b48:	bd70      	pop	{r4, r5, r6, pc}
 8003b4a:	bf00      	nop
 8003b4c:	20000010 	.word	0x20000010

08003b50 <__libc_init_array>:
 8003b50:	b570      	push	{r4, r5, r6, lr}
 8003b52:	4d0d      	ldr	r5, [pc, #52]	@ (8003b88 <__libc_init_array+0x38>)
 8003b54:	4c0d      	ldr	r4, [pc, #52]	@ (8003b8c <__libc_init_array+0x3c>)
 8003b56:	1b64      	subs	r4, r4, r5
 8003b58:	10a4      	asrs	r4, r4, #2
 8003b5a:	2600      	movs	r6, #0
 8003b5c:	42a6      	cmp	r6, r4
 8003b5e:	d109      	bne.n	8003b74 <__libc_init_array+0x24>
 8003b60:	4d0b      	ldr	r5, [pc, #44]	@ (8003b90 <__libc_init_array+0x40>)
 8003b62:	4c0c      	ldr	r4, [pc, #48]	@ (8003b94 <__libc_init_array+0x44>)
 8003b64:	f000 f870 	bl	8003c48 <_init>
 8003b68:	1b64      	subs	r4, r4, r5
 8003b6a:	10a4      	asrs	r4, r4, #2
 8003b6c:	2600      	movs	r6, #0
 8003b6e:	42a6      	cmp	r6, r4
 8003b70:	d105      	bne.n	8003b7e <__libc_init_array+0x2e>
 8003b72:	bd70      	pop	{r4, r5, r6, pc}
 8003b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b78:	4798      	blx	r3
 8003b7a:	3601      	adds	r6, #1
 8003b7c:	e7ee      	b.n	8003b5c <__libc_init_array+0xc>
 8003b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b82:	4798      	blx	r3
 8003b84:	3601      	adds	r6, #1
 8003b86:	e7f2      	b.n	8003b6e <__libc_init_array+0x1e>
 8003b88:	08003cb8 	.word	0x08003cb8
 8003b8c:	08003cb8 	.word	0x08003cb8
 8003b90:	08003cb8 	.word	0x08003cb8
 8003b94:	08003cbc 	.word	0x08003cbc

08003b98 <__retarget_lock_acquire_recursive>:
 8003b98:	4770      	bx	lr

08003b9a <__retarget_lock_release_recursive>:
 8003b9a:	4770      	bx	lr

08003b9c <_free_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4605      	mov	r5, r0
 8003ba0:	2900      	cmp	r1, #0
 8003ba2:	d041      	beq.n	8003c28 <_free_r+0x8c>
 8003ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ba8:	1f0c      	subs	r4, r1, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	bfb8      	it	lt
 8003bae:	18e4      	addlt	r4, r4, r3
 8003bb0:	f000 f83e 	bl	8003c30 <__malloc_lock>
 8003bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c2c <_free_r+0x90>)
 8003bb6:	6813      	ldr	r3, [r2, #0]
 8003bb8:	b933      	cbnz	r3, 8003bc8 <_free_r+0x2c>
 8003bba:	6063      	str	r3, [r4, #4]
 8003bbc:	6014      	str	r4, [r2, #0]
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bc4:	f000 b83a 	b.w	8003c3c <__malloc_unlock>
 8003bc8:	42a3      	cmp	r3, r4
 8003bca:	d908      	bls.n	8003bde <_free_r+0x42>
 8003bcc:	6820      	ldr	r0, [r4, #0]
 8003bce:	1821      	adds	r1, r4, r0
 8003bd0:	428b      	cmp	r3, r1
 8003bd2:	bf01      	itttt	eq
 8003bd4:	6819      	ldreq	r1, [r3, #0]
 8003bd6:	685b      	ldreq	r3, [r3, #4]
 8003bd8:	1809      	addeq	r1, r1, r0
 8003bda:	6021      	streq	r1, [r4, #0]
 8003bdc:	e7ed      	b.n	8003bba <_free_r+0x1e>
 8003bde:	461a      	mov	r2, r3
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	b10b      	cbz	r3, 8003be8 <_free_r+0x4c>
 8003be4:	42a3      	cmp	r3, r4
 8003be6:	d9fa      	bls.n	8003bde <_free_r+0x42>
 8003be8:	6811      	ldr	r1, [r2, #0]
 8003bea:	1850      	adds	r0, r2, r1
 8003bec:	42a0      	cmp	r0, r4
 8003bee:	d10b      	bne.n	8003c08 <_free_r+0x6c>
 8003bf0:	6820      	ldr	r0, [r4, #0]
 8003bf2:	4401      	add	r1, r0
 8003bf4:	1850      	adds	r0, r2, r1
 8003bf6:	4283      	cmp	r3, r0
 8003bf8:	6011      	str	r1, [r2, #0]
 8003bfa:	d1e0      	bne.n	8003bbe <_free_r+0x22>
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	6053      	str	r3, [r2, #4]
 8003c02:	4408      	add	r0, r1
 8003c04:	6010      	str	r0, [r2, #0]
 8003c06:	e7da      	b.n	8003bbe <_free_r+0x22>
 8003c08:	d902      	bls.n	8003c10 <_free_r+0x74>
 8003c0a:	230c      	movs	r3, #12
 8003c0c:	602b      	str	r3, [r5, #0]
 8003c0e:	e7d6      	b.n	8003bbe <_free_r+0x22>
 8003c10:	6820      	ldr	r0, [r4, #0]
 8003c12:	1821      	adds	r1, r4, r0
 8003c14:	428b      	cmp	r3, r1
 8003c16:	bf04      	itt	eq
 8003c18:	6819      	ldreq	r1, [r3, #0]
 8003c1a:	685b      	ldreq	r3, [r3, #4]
 8003c1c:	6063      	str	r3, [r4, #4]
 8003c1e:	bf04      	itt	eq
 8003c20:	1809      	addeq	r1, r1, r0
 8003c22:	6021      	streq	r1, [r4, #0]
 8003c24:	6054      	str	r4, [r2, #4]
 8003c26:	e7ca      	b.n	8003bbe <_free_r+0x22>
 8003c28:	bd38      	pop	{r3, r4, r5, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20004244 	.word	0x20004244

08003c30 <__malloc_lock>:
 8003c30:	4801      	ldr	r0, [pc, #4]	@ (8003c38 <__malloc_lock+0x8>)
 8003c32:	f7ff bfb1 	b.w	8003b98 <__retarget_lock_acquire_recursive>
 8003c36:	bf00      	nop
 8003c38:	20004240 	.word	0x20004240

08003c3c <__malloc_unlock>:
 8003c3c:	4801      	ldr	r0, [pc, #4]	@ (8003c44 <__malloc_unlock+0x8>)
 8003c3e:	f7ff bfac 	b.w	8003b9a <__retarget_lock_release_recursive>
 8003c42:	bf00      	nop
 8003c44:	20004240 	.word	0x20004240

08003c48 <_init>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr

08003c54 <_fini>:
 8003c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c56:	bf00      	nop
 8003c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c5a:	bc08      	pop	{r3}
 8003c5c:	469e      	mov	lr, r3
 8003c5e:	4770      	bx	lr
