

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s'
================================================================
* Date:           Mon Feb 23 22:02:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    202|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln46_7_fu_242_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln46_fu_126_p2        |         +|   0|  0|  15|           8|           8|
    |and_ln46_12_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_116_p2        |       and|   0|  0|   2|           1|           1|
    |empty_37_fu_284_p2        |       and|   0|  0|   2|           1|           1|
    |empty_fu_168_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_7_fu_174_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_58_p2        |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln46_7_fu_258_p2     |      icmp|   0|  0|  14|           6|           1|
    |icmp_ln46_fu_142_p2       |      icmp|   0|  0|  14|           6|           1|
    |and_ln46_15_fu_162_p2     |        or|   0|  0|   2|           1|           1|
    |and_ln46_17_fu_278_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln46_23_fu_290_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_24_fu_299_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_25_fu_226_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_26_fu_332_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_27_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_110_p2         |        or|   0|  0|   2|           1|           1|
    |res_0_0_fu_325_p3         |    select|   0|  0|   8|           1|           8|
    |res_1_0_fu_367_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln46_23_fu_310_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_24_fu_318_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_25_fu_346_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln46_26_fu_352_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_27_fu_360_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln46_fu_304_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_54_fu_156_p2      |       xor|   0|  0|   2|           1|           2|
    |not_tmp_61_fu_272_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_7_fu_336_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_fu_294_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 202|          85|          92|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln46_7_reg_422       |  8|   0|    8|          0|
    |add_ln46_reg_398         |  8|   0|    8|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_37_reg_428         |  1|   0|    1|          0|
    |empty_reg_404            |  1|   0|    1|          0|
    |icmp_ln45_7_reg_410      |  1|   0|    1|          0|
    |icmp_ln45_reg_386        |  1|   0|    1|          0|
    |tmp_48_reg_415           |  1|   0|    1|          0|
    |tmp_reg_391              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                               data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                               data_1_val|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.07ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 5 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_0_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 8 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln46 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 10 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 11 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_46, i1 %trunc_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46 = add i8 %trunc_ln, i8 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'add' 'add_ln46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%icmp_ln46 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_54 = xor i1 %tmp_45, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'xor' 'not_tmp_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_15 = or i1 %tmp_47, i1 %not_tmp_54" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'or' 'and_ln46_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46, i1 %and_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%icmp_ln45_7 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%trunc_ln46_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_1_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 24 'partselect' 'trunc_ln46_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%trunc_ln46_10 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'trunc' 'trunc_ln46_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%or_ln46_25 = or i1 %tmp_51, i1 %trunc_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'or' 'or_ln46_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%and_ln46_12 = and i1 %or_ln46_25, i1 %tmp_49" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'and' 'and_ln46_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%zext_ln46_7 = zext i1 %and_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_7 = add i8 %trunc_ln46_7, i8 %zext_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'add' 'add_ln46_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln46_7 = icmp_eq  i6 %tmp_43, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'icmp' 'icmp_ln46_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_7, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%not_tmp_61 = xor i1 %tmp_50, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'xor' 'not_tmp_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%and_ln46_17 = or i1 %tmp_52, i1 %not_tmp_61" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'or' 'and_ln46_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_37 = and i1 %icmp_ln46_7, i1 %and_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'and' 'empty_37' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 39 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_23)   --->   "%or_ln46_23 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'or' 'or_ln46_23' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_24 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'or' 'or_ln46_24' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_23)   --->   "%select_ln46 = select i1 %tmp, i8 0, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_23 = select i1 %or_ln46_23, i8 %select_ln46, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'select' 'select_ln46_23' <Predicate = (icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_24 = select i1 %or_ln46_24, i8 %select_ln46_23, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'select' 'select_ln46_24' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i8 %select_ln46_24, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'select' 'res_0_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_26)   --->   "%or_ln46_26 = or i1 %empty_37, i1 %tmp_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'or' 'or_ln46_26' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_7 = xor i1 %empty_37, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'xor' 'xor_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_27 = or i1 %tmp_48, i1 %xor_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'or' 'or_ln46_27' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_26)   --->   "%select_ln46_25 = select i1 %tmp_48, i8 0, i8 %add_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'select' 'select_ln46_25' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_26 = select i1 %or_ln46_26, i8 %select_ln46_25, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'select' 'select_ln46_26' <Predicate = (icmp_ln45_7)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_27 = select i1 %or_ln46_27, i8 %select_ln46_26, i8 %add_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'select' 'select_ln46_27' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_7, i8 %select_ln46_27, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 53 'select' 'res_1_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 54 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 55 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i16 %mrv_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 56 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_1_val_read   (read        ) [ 000]
data_0_val_read   (read        ) [ 000]
icmp_ln45         (icmp        ) [ 011]
tmp               (bitselect   ) [ 011]
trunc_ln          (partselect  ) [ 000]
tmp_44            (bitselect   ) [ 000]
trunc_ln46        (trunc       ) [ 000]
tmp_45            (bitselect   ) [ 000]
tmp_46            (bitselect   ) [ 000]
or_ln46           (or          ) [ 000]
and_ln46          (and         ) [ 000]
zext_ln46         (zext        ) [ 000]
add_ln46          (add         ) [ 011]
tmp_s             (partselect  ) [ 000]
icmp_ln46         (icmp        ) [ 000]
tmp_47            (bitselect   ) [ 000]
not_tmp_54        (xor         ) [ 000]
and_ln46_15       (or          ) [ 000]
empty             (and         ) [ 011]
icmp_ln45_7       (icmp        ) [ 011]
tmp_48            (bitselect   ) [ 011]
trunc_ln46_7      (partselect  ) [ 000]
tmp_49            (bitselect   ) [ 000]
trunc_ln46_10     (trunc       ) [ 000]
tmp_50            (bitselect   ) [ 000]
tmp_51            (bitselect   ) [ 000]
or_ln46_25        (or          ) [ 000]
and_ln46_12       (and         ) [ 000]
zext_ln46_7       (zext        ) [ 000]
add_ln46_7        (add         ) [ 011]
tmp_43            (partselect  ) [ 000]
icmp_ln46_7       (icmp        ) [ 000]
tmp_52            (bitselect   ) [ 000]
not_tmp_61        (xor         ) [ 000]
and_ln46_17       (or          ) [ 000]
empty_37          (and         ) [ 011]
specpipeline_ln42 (specpipeline) [ 000]
or_ln46_23        (or          ) [ 000]
xor_ln46          (xor         ) [ 000]
or_ln46_24        (or          ) [ 000]
select_ln46       (select      ) [ 000]
select_ln46_23    (select      ) [ 000]
select_ln46_24    (select      ) [ 000]
res_0_0           (select      ) [ 000]
or_ln46_26        (or          ) [ 000]
xor_ln46_7        (xor         ) [ 000]
or_ln46_27        (or          ) [ 000]
select_ln46_25    (select      ) [ 000]
select_ln46_26    (select      ) [ 000]
select_ln46_27    (select      ) [ 000]
res_1_0           (select      ) [ 000]
mrv               (insertvalue ) [ 000]
mrv_1             (insertvalue ) [ 000]
ret_ln50          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_1_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_0_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="icmp_ln45_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="5" slack="0"/>
<pin id="77" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_44_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln46_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_45_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_46_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_ln46_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="and_ln46_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln46_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln46_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="0" index="3" bw="5" slack="0"/>
<pin id="137" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln46_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_47_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="not_tmp_54_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_54/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln46_15_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_15/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln45_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_48_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln46_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="5" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_49_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln46_10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_10/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_50_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_51_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln46_25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_25/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln46_12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_12/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln46_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln46_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_43_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln46_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_52_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="not_tmp_61_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_61/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln46_17_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln46_17/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_37_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln46_23_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="1"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_23/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln46_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln46_24_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_24/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln46_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="1"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln46_23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_23/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln46_24_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="1"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_24/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="res_0_0_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_0/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln46_26_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_26/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln46_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_7/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln46_27_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_27/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln46_25_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="1"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_25/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln46_26_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_26/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln46_27_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="1"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_27/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="res_1_0_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_0/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln45_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_ln46_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="404" class="1005" name="empty_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="410" class="1005" name="icmp_ln45_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45_7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_48_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln46_7_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_7 "/>
</bind>
</comp>

<comp id="428" class="1005" name="empty_37_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="52" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="90" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="82" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="72" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="52" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="146"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="126" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="94" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="142" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="46" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="46" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="46" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="46" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="46" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="46" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="206" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="198" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="188" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="46" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="242" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="210" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="258" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="290" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="299" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="310" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="332" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="341" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="325" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="367" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="58" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="394"><net_src comp="64" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="401"><net_src comp="126" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="407"><net_src comp="168" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="413"><net_src comp="174" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="418"><net_src comp="180" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="425"><net_src comp="242" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="431"><net_src comp="284" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="336" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_val | {}
	Port: data_1_val | {}
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14> : data_0_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14> : data_1_val | {1 }
  - Chain level:
	State 1
		or_ln46 : 1
		and_ln46 : 1
		zext_ln46 : 1
		add_ln46 : 2
		icmp_ln46 : 1
		tmp_47 : 3
		not_tmp_54 : 1
		and_ln46_15 : 4
		empty : 4
		or_ln46_25 : 1
		and_ln46_12 : 1
		zext_ln46_7 : 1
		add_ln46_7 : 2
		icmp_ln46_7 : 1
		tmp_52 : 3
		not_tmp_61 : 1
		and_ln46_17 : 4
		empty_37 : 4
	State 2
		select_ln46_23 : 1
		select_ln46_24 : 2
		res_0_0 : 3
		select_ln46_26 : 1
		select_ln46_27 : 2
		res_1_0 : 3
		mrv : 4
		mrv_1 : 5
		ret_ln50 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln45_fu_58      |    0    |    23   |
|   icmp   |      icmp_ln46_fu_142      |    0    |    14   |
|          |     icmp_ln45_7_fu_174     |    0    |    23   |
|          |     icmp_ln46_7_fu_258     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |     select_ln46_fu_304     |    0    |    8    |
|          |    select_ln46_23_fu_310   |    0    |    8    |
|          |    select_ln46_24_fu_318   |    0    |    8    |
|  select  |       res_0_0_fu_325       |    0    |    8    |
|          |    select_ln46_25_fu_346   |    0    |    8    |
|          |    select_ln46_26_fu_352   |    0    |    8    |
|          |    select_ln46_27_fu_360   |    0    |    8    |
|          |       res_1_0_fu_367       |    0    |    8    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln46_fu_126      |    0    |    15   |
|          |      add_ln46_7_fu_242     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |       or_ln46_fu_110       |    0    |    2    |
|          |     and_ln46_15_fu_162     |    0    |    2    |
|          |      or_ln46_25_fu_226     |    0    |    2    |
|    or    |     and_ln46_17_fu_278     |    0    |    2    |
|          |      or_ln46_23_fu_290     |    0    |    2    |
|          |      or_ln46_24_fu_299     |    0    |    2    |
|          |      or_ln46_26_fu_332     |    0    |    2    |
|          |      or_ln46_27_fu_341     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln46_fu_116      |    0    |    2    |
|    and   |        empty_fu_168        |    0    |    2    |
|          |     and_ln46_12_fu_232     |    0    |    2    |
|          |       empty_37_fu_284      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      not_tmp_54_fu_156     |    0    |    2    |
|    xor   |      not_tmp_61_fu_272     |    0    |    2    |
|          |       xor_ln46_fu_294      |    0    |    2    |
|          |      xor_ln46_7_fu_336     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | data_1_val_read_read_fu_46 |    0    |    0    |
|          | data_0_val_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          tmp_fu_64         |    0    |    0    |
|          |        tmp_44_fu_82        |    0    |    0    |
|          |        tmp_45_fu_94        |    0    |    0    |
|          |        tmp_46_fu_102       |    0    |    0    |
| bitselect|        tmp_47_fu_148       |    0    |    0    |
|          |        tmp_48_fu_180       |    0    |    0    |
|          |        tmp_49_fu_198       |    0    |    0    |
|          |        tmp_50_fu_210       |    0    |    0    |
|          |        tmp_51_fu_218       |    0    |    0    |
|          |        tmp_52_fu_264       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_72       |    0    |    0    |
|partselect|        tmp_s_fu_132        |    0    |    0    |
|          |     trunc_ln46_7_fu_188    |    0    |    0    |
|          |        tmp_43_fu_248       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln46_fu_90      |    0    |    0    |
|          |    trunc_ln46_10_fu_206    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln46_fu_122      |    0    |    0    |
|          |     zext_ln46_7_fu_238     |    0    |    0    |
|----------|----------------------------|---------|---------|
|insertvalue|         mrv_fu_374         |    0    |    0    |
|          |        mrv_1_fu_380        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   200   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln46_7_reg_422|    8   |
|  add_ln46_reg_398 |    8   |
|  empty_37_reg_428 |    1   |
|   empty_reg_404   |    1   |
|icmp_ln45_7_reg_410|    1   |
| icmp_ln45_reg_386 |    1   |
|   tmp_48_reg_415  |    1   |
|    tmp_reg_391    |    1   |
+-------------------+--------+
|       Total       |   22   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   200  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   22   |    -   |
+-----------+--------+--------+
|   Total   |   22   |   200  |
+-----------+--------+--------+
