Search.setIndex({"titles": ["Arty-A7 board", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "ETHPHY", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester Arty-A7", "Interrupt Controller", "LEDS", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "ETHPHY", "I2C", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester Data Center DRAM Tester", "Interrupt Controller", "LEDS", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "ETHPHY", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester DDR5 Test Board", "Interrupt Controller", "LEDS", "MAIN", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "PHYCRG", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "ETHPHY", "I2C", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester DDR5 Tester", "Interrupt Controller", "LEDS", "MAIN", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "ETHPHY", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester LPDDR4 Test Board", "Interrupt Controller", "LEDS", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "CONTROLLER_SETTINGS", "CTRL", "DDRCTRL", "DDRPHY", "DFI_SWITCH", "I2C", "IDENTIFIER_MEM", "Documentation for Row Hammer Tester ZCU104", "Interrupt Controller", "LEDS", "PAYLOAD_EXECUTOR", "READER", "ROWHAMMER", "SDRAM", "SDRAM_CHECKER", "SDRAM_GENERATOR", "TIMER0", "UART", "WRITER", "Data Center DRAM Tester", "DDR5 Test Board", "DDR5 Tester", "DRAM modules", "General", "Welcome to Rowhammer tester!", "LPDDR4 Test Board", "Playbook", "User guide", "Visualization", "ZCU104 board"], "terms": {"The": [0, 2, 9, 11, 12, 17, 19, 21, 29, 31, 32, 37, 39, 41, 48, 51, 52, 57, 59, 62, 70, 73, 74, 79, 81, 83, 90, 92, 93, 98, 100, 102, 109, 111, 112, 117, 119, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "allow": [0, 12, 13, 17, 19, 32, 33, 37, 39, 52, 53, 57, 59, 74, 75, 79, 81, 93, 94, 98, 100, 112, 113, 117, 119, 122, 123, 124, 127, 128, 129, 130], "test": [0, 120, 122, 125, 127, 130], "its": [0, 128, 130], "ddr3": [0, 128], "modul": [0, 9, 12, 13, 19, 29, 32, 33, 39, 48, 52, 53, 59, 60, 70, 74, 75, 81, 90, 93, 94, 100, 109, 112, 113, 119, 120, 121, 122, 124, 125, 126, 127, 128, 129, 130], "i": [0, 5, 11, 12, 13, 17, 18, 19, 24, 31, 32, 33, 37, 38, 39, 44, 51, 52, 53, 57, 58, 59, 65, 73, 74, 75, 79, 80, 81, 86, 92, 93, 94, 98, 99, 100, 105, 111, 112, 113, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129], "design": [0, 60, 127, 128], "around": [0, 128], "artix": 0, "7": [0, 60, 126, 127], "field": [0, 2, 6, 11, 14, 15, 16, 17, 18, 21, 25, 26, 31, 34, 35, 36, 37, 38, 41, 43, 45, 51, 54, 55, 56, 57, 58, 62, 64, 66, 67, 73, 76, 77, 78, 79, 80, 83, 87, 92, 95, 96, 97, 98, 99, 102, 106, 111, 114, 115, 116, 117, 118, 128], "programm": [0, 122, 130], "gate": 0, "arrai": 0, "fpga": [0, 120, 121, 122, 124, 126, 128, 130], "from": [0, 5, 11, 12, 13, 24, 31, 32, 33, 44, 51, 52, 53, 65, 73, 74, 75, 86, 92, 93, 94, 105, 111, 112, 113, 120, 121, 122, 123, 124, 126, 127, 129, 130], "xilinx": [0, 60, 126, 130], "follow": [0, 9, 29, 48, 70, 90, 109, 120, 121, 122, 123, 124, 127, 128, 130], "instruct": [0, 11, 31, 51, 73, 92, 111, 120, 121, 122, 124, 127, 128, 130], "explain": [0, 120, 121, 122, 127], "how": [0, 120, 121, 122, 127, 128, 129, 130], "set": [0, 5, 12, 17, 18, 19, 24, 32, 37, 38, 39, 44, 52, 57, 58, 59, 65, 74, 79, 80, 81, 86, 93, 98, 99, 100, 105, 112, 117, 118, 119, 120, 121, 123, 124, 126, 127, 128, 130], "up": [0, 9, 29, 48, 70, 90, 109, 120, 121, 124, 128, 129, 130], "connect": [0, 120, 121, 122, 124, 126, 127, 128, 129, 130], "usb": [0, 120, 121, 122, 125, 126, 130], "ethernet": [0, 120, 121, 126, 128, 130], "cabl": [0, 120, 121, 122, 126, 130], "your": [0, 120, 121, 122, 124, 126, 127, 128, 129, 130], "comput": [0, 120, 121, 122, 126, 128], "network": [0, 120, 121, 122, 125, 126], "": [0, 2, 10, 17, 21, 30, 37, 41, 49, 57, 62, 71, 79, 83, 91, 98, 102, 110, 117, 120, 121, 122, 123, 124, 126, 127, 128, 129], "ip": [0, 120, 121, 122, 126, 128, 130], "address": [0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 126, 127, 128, 130], "192": [0, 32, 74, 93, 112, 120, 121, 122, 126, 128, 130], "168": [0, 120, 121, 122, 126, 128, 130], "100": [0, 120, 121, 122, 126, 128, 130], "50": [0, 120, 121, 122, 126, 128, 130], "so": [0, 12, 32, 52, 74, 93, 112, 120, 121, 122, 123, 126, 128, 129, 130], "you": [0, 9, 29, 48, 70, 90, 109, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "could": [0, 120, 121, 122, 126, 128, 130], "e": [0, 120, 121, 122, 123, 126, 128, 130], "g": [0, 120, 121, 122, 123, 126, 130], "us": [0, 2, 11, 12, 13, 17, 19, 21, 31, 32, 33, 37, 39, 41, 51, 52, 53, 57, 59, 62, 73, 74, 75, 79, 81, 83, 92, 93, 94, 98, 100, 102, 111, 112, 113, 117, 119, 120, 121, 122, 124, 125, 126, 127], "2": [0, 14, 34, 54, 76, 95, 114, 120, 121, 122, 123, 124, 126, 127, 128, 130], "24": [0, 120, 121, 122, 126, 128], "ip_address": [0, 120, 121, 122, 126, 128, 130], "environ": [0, 120, 121, 122, 123, 124, 126, 128], "variabl": [0, 120, 121, 122, 126, 128], "can": [0, 2, 12, 13, 17, 19, 21, 32, 33, 37, 39, 41, 52, 53, 57, 59, 62, 74, 75, 79, 81, 83, 93, 94, 98, 100, 102, 112, 113, 117, 119, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "modifi": [0, 120, 121, 122, 126, 128], "next": [0, 12, 13, 32, 33, 52, 53, 74, 75, 93, 94, 112, 113, 120, 121, 122, 124, 126, 127, 128], "gener": [0, 9, 17, 29, 37, 48, 57, 60, 70, 79, 90, 98, 109, 117, 120, 121, 122, 125, 126, 128, 129, 130], "bitstream": [0, 120, 121, 122, 125, 126], "export": [0, 120, 121, 122, 126, 127, 128, 130], "target": [0, 120, 121, 123, 124, 125, 126, 127, 128, 129, 130], "make": [0, 12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 120, 121, 122, 123, 124, 126, 127, 128, 130], "build": [0, 120, 121, 123, 125, 126, 128, 129, 130], "thi": [0, 2, 5, 9, 11, 12, 13, 17, 18, 19, 21, 24, 29, 31, 32, 33, 37, 38, 39, 41, 44, 48, 51, 52, 53, 57, 58, 59, 60, 62, 65, 70, 73, 74, 75, 79, 80, 81, 83, 86, 90, 92, 93, 94, 98, 99, 100, 102, 105, 109, 111, 112, 113, 117, 118, 119, 122, 124, 127, 128, 129, 130], "default": [0, 14, 34, 43, 54, 64, 76, 95, 114, 122, 123, 124, 126, 127, 128, 129, 130], "xc7a35ticsg324": 0, "1l": 0, "To": [0, 12, 17, 18, 19, 32, 37, 38, 39, 52, 57, 58, 59, 74, 79, 80, 81, 93, 98, 99, 100, 112, 117, 118, 119, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "xc7a100tcsg324": 0, "1": [0, 2, 9, 11, 12, 14, 17, 18, 19, 21, 29, 31, 32, 34, 37, 38, 39, 41, 43, 48, 51, 52, 54, 57, 58, 59, 62, 64, 70, 73, 74, 76, 79, 80, 81, 83, 90, 92, 93, 95, 98, 99, 100, 102, 109, 111, 112, 114, 117, 118, 119, 122, 124, 127, 128, 130], "target_arg": [0, 121, 122], "variant": 0, "result": [0, 13, 33, 53, 75, 94, 113, 120, 121, 122, 123, 126, 127, 128, 129, 130], "locat": [0, 12, 13, 32, 33, 52, 53, 74, 75, 93, 94, 112, 113, 120, 121, 122, 124, 126, 127, 130], "gatewar": [0, 120, 121, 122, 124, 126, 128, 130], "digilent_arti": 0, "bit": [0, 7, 11, 12, 17, 18, 19, 27, 31, 32, 34, 35, 36, 37, 38, 39, 43, 46, 50, 51, 52, 54, 57, 58, 59, 64, 68, 72, 73, 74, 76, 77, 78, 79, 80, 81, 88, 92, 93, 98, 99, 100, 107, 111, 112, 114, 117, 118, 119, 120, 121, 122, 124, 126, 127, 128, 130], "upload": [0, 120, 121, 122, 126, 128], "By": [0, 120, 121, 122, 126, 128, 129, 130], "type": [0, 120, 121, 122, 126, 128, 129, 130], "without": [0, 120, 121, 122, 124, 126, 128, 130], "litex": [0, 120, 121, 122, 124, 126, 127, 128], "file": [0, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "invok": [0, 120, 121, 122, 126], "vivado": [0, 120, 121, 122, 124, 126, 130], "save": [0, 120, 121, 122, 123, 124, 126, 128], "flash": [0, 120, 121, 122, 126], "memori": [0, 5, 7, 11, 12, 19, 24, 27, 31, 32, 39, 44, 46, 51, 52, 59, 65, 68, 73, 74, 81, 86, 88, 92, 93, 100, 105, 107, 111, 112, 119, 120, 121, 122, 123, 124, 126, 130], "load": [0, 17, 37, 57, 79, 98, 117, 120, 121, 122, 124, 125, 126, 128], "upon": [0, 120, 121, 122, 126], "devic": [0, 9, 29, 48, 70, 90, 109, 120, 121, 122, 126, 127, 128, 130], "power": [0, 120, 121, 122, 126, 130], "after": [0, 12, 32, 52, 74, 93, 112, 120, 121, 122, 123, 124, 126, 127, 128, 129, 130], "prog": [0, 120, 121, 122, 126], "button": [0, 120, 121, 122, 126, 130], "press": [0, 120, 121, 122, 126, 128, 130], "0xf0001000": [1, 20, 40, 61, 82, 101], "0x0": [1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 122, 130], "enabl": [1, 13, 14, 17, 18, 20, 33, 34, 37, 38, 40, 53, 54, 57, 58, 61, 75, 76, 79, 80, 82, 94, 95, 98, 99, 101, 113, 114, 117, 118, 120, 121, 122, 127, 128, 129, 130], "disabl": [1, 12, 13, 17, 18, 20, 32, 33, 37, 38, 40, 52, 53, 57, 58, 61, 74, 75, 79, 80, 82, 93, 94, 98, 99, 101, 112, 113, 117, 118, 121, 122, 127, 128, 130], "refresh": [1, 5, 20, 24, 40, 44, 61, 65, 82, 86, 101, 105, 127, 128], "command": [1, 5, 11, 20, 24, 31, 40, 44, 51, 54, 61, 65, 73, 76, 82, 86, 92, 101, 105, 111, 123, 124, 127, 128, 130], "send": [1, 20, 40, 61, 82, 101, 128], "0xf0005000": [2, 21, 45, 62, 87, 102], "0xf0005004": [2, 21, 45, 62, 87, 102], "0xf0005008": [2, 21, 45, 62, 87, 102], "name": [2, 6, 11, 14, 15, 16, 17, 18, 21, 25, 26, 31, 34, 35, 36, 37, 38, 41, 43, 45, 51, 54, 55, 56, 57, 58, 62, 64, 66, 67, 73, 76, 77, 78, 79, 80, 83, 87, 92, 95, 96, 97, 98, 99, 102, 106, 111, 114, 115, 116, 117, 118, 120, 121, 122, 124, 126, 127, 128, 130], "descript": [2, 6, 11, 14, 15, 16, 17, 18, 21, 25, 26, 31, 34, 35, 36, 37, 38, 41, 43, 45, 51, 54, 55, 56, 57, 58, 62, 64, 66, 67, 73, 76, 77, 78, 79, 80, 83, 87, 92, 95, 96, 97, 98, 99, 102, 106, 111, 114, 115, 116, 117, 118], "0": [2, 5, 9, 11, 12, 14, 17, 18, 19, 21, 24, 29, 31, 32, 34, 35, 36, 37, 38, 39, 41, 43, 44, 48, 50, 51, 52, 54, 57, 58, 59, 62, 64, 65, 70, 72, 73, 74, 76, 77, 78, 79, 80, 81, 83, 86, 90, 92, 93, 95, 98, 99, 100, 102, 105, 109, 111, 112, 114, 117, 118, 119, 122, 124, 127, 128, 130], "soc_rst": [2, 21, 41, 62, 83, 102], "write": [2, 5, 11, 12, 13, 14, 17, 18, 19, 21, 24, 31, 32, 33, 34, 37, 38, 39, 41, 44, 51, 52, 53, 57, 58, 59, 62, 65, 73, 74, 75, 79, 80, 81, 83, 86, 92, 93, 94, 95, 98, 99, 100, 102, 105, 111, 112, 113, 114, 117, 118, 119, 122, 127, 128, 130], "reset": [2, 14, 21, 34, 41, 54, 60, 62, 76, 83, 95, 102, 114, 122, 127, 128], "full": [2, 18, 21, 38, 41, 58, 62, 80, 83, 99, 102, 118, 128], "soc": [2, 21, 41, 62, 83, 102, 122, 123, 128], "puls": [2, 21, 41, 62, 83, 102], "cpu_rst": [2, 21, 41, 62, 83, 102], "cpu": [2, 9, 14, 17, 21, 29, 34, 37, 41, 48, 54, 57, 62, 70, 76, 79, 83, 90, 95, 98, 102, 109, 114, 117, 128], "hold": [2, 21, 41, 62, 83, 102], "0x4": [2, 3, 4, 5, 6, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 31, 32, 33, 34, 35, 36, 37, 38, 39, 41, 42, 43, 44, 45, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 62, 63, 64, 65, 66, 67, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 83, 84, 85, 86, 87, 92, 93, 94, 95, 96, 97, 98, 99, 100, 102, 103, 104, 105, 106, 111, 112, 113, 114, 115, 116, 117, 118, 119], "scratch": [2, 21, 41, 62, 83, 102], "space": [2, 12, 19, 21, 32, 39, 41, 52, 59, 62, 74, 81, 83, 93, 100, 102, 112, 119, 128, 130], "verifi": [2, 21, 41, 62, 83, 102, 125, 127, 128], "softwar": [2, 14, 17, 21, 34, 37, 41, 54, 57, 62, 76, 79, 83, 95, 98, 102, 114, 117, 122, 124, 128, 130], "read": [2, 11, 13, 14, 21, 31, 33, 34, 41, 51, 53, 62, 73, 75, 83, 92, 94, 95, 102, 111, 113, 114, 127, 128, 129], "access": [2, 12, 13, 19, 21, 32, 33, 39, 41, 52, 53, 59, 62, 74, 75, 81, 83, 93, 94, 100, 102, 112, 113, 119, 122, 125, 127, 128], "wishbon": [2, 21, 41, 62, 83, 102, 122], "csr": [2, 5, 12, 19, 21, 24, 32, 39, 41, 44, 52, 59, 62, 65, 74, 81, 83, 86, 93, 100, 102, 105, 112, 119, 124], "bu": [2, 14, 21, 34, 41, 54, 62, 76, 83, 95, 102, 114, 122, 123, 128], "ar": [2, 9, 11, 21, 29, 31, 41, 48, 51, 62, 70, 73, 83, 90, 92, 102, 109, 111, 122, 123, 124, 126, 127, 128, 129, 130], "work": [2, 21, 41, 62, 83, 102, 123, 127, 130], "correctli": [2, 21, 41, 62, 83, 102, 122, 123, 130], "initi": [2, 11, 12, 19, 21, 31, 32, 39, 41, 43, 51, 52, 54, 59, 62, 64, 73, 74, 76, 81, 83, 92, 93, 100, 102, 111, 112, 119, 127, 130], "valu": [2, 5, 11, 12, 13, 14, 17, 21, 24, 31, 32, 33, 34, 37, 41, 43, 44, 51, 52, 53, 54, 57, 62, 64, 65, 73, 74, 75, 76, 79, 83, 86, 92, 93, 94, 95, 98, 102, 105, 111, 112, 113, 114, 117, 123, 127, 128], "0x1234578": [2, 21, 41, 62, 83, 102], "endian": [2, 21, 41, 62, 83, 102], "0x8": [2, 4, 5, 6, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 23, 24, 25, 31, 32, 33, 34, 35, 36, 37, 38, 39, 41, 43, 44, 45, 51, 52, 53, 54, 55, 56, 57, 58, 59, 62, 64, 65, 66, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 83, 85, 86, 87, 92, 93, 94, 95, 96, 97, 98, 99, 100, 102, 104, 105, 111, 112, 113, 114, 115, 116, 117, 118, 119, 130], "total": [2, 21, 41, 62, 83, 102, 127, 128, 129], "number": [2, 9, 11, 12, 13, 19, 21, 29, 31, 32, 33, 39, 41, 48, 51, 52, 53, 59, 62, 70, 73, 74, 75, 81, 83, 90, 92, 93, 94, 100, 102, 109, 111, 112, 113, 119, 123, 127, 128, 129, 130], "error": [2, 21, 41, 62, 83, 102, 122, 127, 128, 130], "timeout": [2, 21, 41, 62, 83, 102, 128], "sinc": [2, 21, 41, 62, 83, 102, 128], "start": [2, 12, 13, 17, 19, 21, 32, 33, 37, 39, 41, 52, 53, 57, 59, 62, 74, 75, 79, 81, 83, 93, 94, 98, 100, 102, 112, 113, 117, 119, 122, 124, 127, 128, 129, 130], "0xf0001800": [3, 22, 42, 63, 84, 103], "0xf0001804": [3, 22, 42, 63, 84, 103], "0xf0000800": [4, 23, 43, 64, 85, 104], "0xf0000804": [4, 23, 43, 64, 85, 104], "0xf0000808": [4, 23, 43, 64, 85, 104], "0xf000080c": [4, 23, 43, 64, 85, 104], "0xf0000810": [4, 23, 43, 64, 85, 104], "0xf0000814": [4, 23, 43, 64, 85, 104], "0xf0000818": [4, 23, 43, 64, 85, 104], "0xf000081c": [4, 23, 43, 64, 85, 104], "0xf0000820": [4, 23, 43, 64, 85, 104], "0xf0000824": [4, 23, 43, 64, 85, 104], "0xf0000828": [4, 23, 43, 64, 85, 104], "0xf000082c": [4, 23, 43, 64, 85, 104], "0xf0000830": [4, 23, 43, 64, 85, 104], "0xc": [4, 12, 13, 14, 15, 16, 17, 18, 19, 23, 32, 33, 34, 35, 36, 37, 38, 39, 43, 52, 53, 54, 55, 56, 57, 58, 59, 64, 72, 74, 75, 76, 77, 78, 79, 80, 81, 85, 93, 94, 95, 96, 97, 98, 99, 100, 104, 112, 113, 114, 115, 116, 117, 118, 119, 130], "0x10": [4, 12, 14, 15, 16, 17, 18, 19, 23, 32, 34, 35, 36, 37, 38, 39, 43, 52, 54, 55, 56, 57, 58, 59, 64, 72, 74, 76, 77, 78, 79, 80, 81, 85, 93, 95, 96, 97, 98, 99, 100, 104, 112, 114, 115, 116, 117, 118, 119], "0x14": [4, 12, 14, 15, 16, 17, 18, 19, 23, 32, 34, 35, 36, 37, 38, 39, 43, 52, 54, 55, 56, 57, 58, 59, 64, 72, 74, 76, 77, 78, 79, 80, 81, 85, 93, 95, 96, 97, 98, 99, 100, 104, 112, 114, 115, 116, 117, 118, 119], "0x18": [4, 12, 14, 15, 16, 17, 18, 19, 23, 32, 34, 35, 36, 37, 38, 39, 43, 52, 54, 55, 56, 57, 58, 59, 64, 72, 74, 76, 77, 78, 79, 80, 81, 85, 93, 95, 96, 97, 98, 99, 100, 104, 112, 114, 115, 116, 117, 118, 119], "0x1c": [4, 12, 14, 15, 16, 17, 18, 19, 23, 32, 34, 35, 36, 37, 38, 39, 43, 52, 54, 55, 56, 57, 58, 59, 64, 72, 74, 76, 77, 78, 79, 80, 81, 85, 93, 95, 96, 97, 98, 99, 100, 104, 112, 114, 115, 116, 117, 118, 119], "0x20": [4, 12, 14, 15, 18, 19, 23, 32, 34, 35, 36, 38, 39, 43, 52, 54, 55, 58, 59, 64, 74, 76, 77, 78, 80, 81, 85, 93, 95, 96, 99, 100, 104, 112, 114, 115, 118, 119], "0x24": [4, 12, 14, 18, 19, 23, 32, 34, 35, 36, 38, 39, 43, 52, 54, 58, 59, 64, 74, 76, 77, 78, 80, 81, 85, 93, 95, 99, 100, 104, 112, 114, 118, 119], "0x28": [4, 12, 14, 18, 19, 23, 32, 34, 35, 36, 38, 39, 43, 52, 54, 58, 59, 64, 74, 76, 77, 78, 80, 81, 85, 93, 95, 99, 100, 104, 112, 114, 118, 119], "0x2c": [4, 12, 14, 18, 23, 32, 34, 35, 38, 43, 52, 54, 58, 64, 74, 76, 77, 80, 85, 93, 95, 99, 104, 112, 114, 118], "0x30": [4, 12, 14, 18, 23, 32, 34, 38, 43, 52, 54, 58, 64, 74, 76, 80, 85, 93, 95, 99, 104, 112, 114, 118], "0xf0004000": [5, 31, 51, 73, 92, 111], "0xf0004004": [5, 31, 51, 73, 92, 111], "0xf0004008": [5, 31, 51, 73, 92, 111], "count": [5, 11, 12, 19, 24, 31, 32, 39, 44, 51, 52, 59, 65, 73, 74, 81, 86, 92, 93, 100, 105, 111, 112, 119, 122, 127, 128, 129], "all": [5, 11, 14, 24, 31, 34, 43, 44, 51, 54, 64, 65, 73, 76, 86, 92, 95, 105, 111, 114, 122, 124, 127, 128, 129, 130], "issu": [5, 24, 44, 65, 86, 105, 127, 128], "both": [5, 17, 24, 37, 44, 57, 65, 79, 86, 98, 105, 117, 127, 128], "control": [5, 8, 10, 13, 14, 24, 28, 30, 33, 34, 44, 47, 49, 53, 54, 60, 65, 69, 71, 75, 76, 86, 89, 91, 94, 95, 105, 108, 110, 113, 114, 123, 124, 125, 127, 129], "payload": [5, 11, 24, 31, 44, 51, 65, 73, 86, 92, 105, 111, 124, 125, 128], "executor": [5, 11, 24, 31, 44, 51, 65, 73, 86, 92, 105, 111, 124, 127, 128], "latch": [5, 17, 24, 37, 44, 57, 65, 79, 86, 98, 105, 117], "intern": [5, 24, 44, 65, 86, 105, 130], "counter": [5, 11, 24, 31, 44, 51, 65, 73, 86, 92, 105, 111], "mode": [5, 17, 24, 37, 44, 54, 57, 65, 76, 79, 86, 98, 105, 117, 122, 124, 130], "trasit": [5, 24, 44, 65, 86, 105], "mc": [5, 24, 44, 65, 86, 105], "pe": [5, 24, 44, 65, 86, 105], "refresh_upd": [5, 24, 44, 65, 86, 105], "If": [5, 12, 24, 32, 44, 52, 65, 74, 86, 93, 105, 112, 123, 124, 127, 128, 129, 130], "differ": [5, 13, 24, 33, 44, 53, 65, 75, 86, 94, 105, 113, 122, 123, 127, 128, 129, 130], "than": [5, 11, 12, 19, 24, 31, 32, 39, 44, 51, 52, 59, 65, 73, 74, 81, 86, 92, 93, 100, 105, 111, 112, 119, 127, 130], "transit": [5, 24, 44, 65, 86, 105], "peform": [5, 24, 44, 65, 86, 105], "onli": [5, 24, 44, 65, 86, 105, 123, 127, 128, 130], "when": [5, 9, 11, 12, 13, 17, 18, 19, 24, 29, 31, 32, 33, 37, 38, 39, 44, 48, 51, 52, 53, 57, 58, 59, 65, 70, 73, 74, 75, 79, 80, 81, 86, 90, 92, 93, 94, 98, 99, 100, 105, 109, 111, 112, 113, 117, 118, 119, 122, 123, 127, 128, 130], "match": [5, 24, 44, 65, 86, 105, 128, 130], "current": [5, 12, 17, 18, 24, 32, 37, 38, 44, 52, 57, 58, 65, 74, 79, 80, 86, 93, 98, 99, 105, 112, 117, 118, 124, 127, 128, 130], "forc": [5, 24, 44, 65, 86, 105, 122, 128], "an": [5, 9, 17, 24, 29, 37, 44, 48, 57, 65, 70, 79, 86, 90, 98, 105, 109, 117, 120, 121, 122, 123, 124, 127, 128, 129, 130], "updat": [5, 17, 24, 37, 44, 57, 65, 79, 86, 98, 105, 117, 130], "refresh_count": [5, 24, 44, 65, 86, 105], "0xf0002000": [6, 33, 53, 75, 94, 113], "0xf0002004": [6, 33, 53, 75, 94, 113], "0xf0002008": [6, 33, 53, 75, 94, 113], "0xf0005800": [7, 25, 46, 66, 88, 107], "8": [7, 27, 46, 68, 88, 107, 122, 127, 128, 130], "x": [7, 27, 46, 68, 88, 107, 122, 128, 129, 130], "110": 7, "interrupt": [8, 28, 47, 69, 89, 108], "led": [8, 28, 47, 69, 89, 108, 130], "ddrphy": [8, 28, 47, 69, 89, 108], "controller_set": [8, 28, 47, 69, 89, 108], "ddrctrl": [8, 28, 47, 69, 89, 108], "ethphi": [8, 28, 47, 69, 89], "rowhamm": [8, 28, 47, 69, 89, 108, 123, 127, 128, 129, 130], "writer": [8, 28, 47, 69, 89, 108], "reader": [8, 28, 47, 69, 89, 108], "dfi_switch": [8, 28, 47, 69, 89, 108], "payload_executor": [8, 28, 47, 69, 89, 108], "ctrl": [8, 28, 47, 69, 89, 108, 128], "identifier_mem": [8, 28, 47, 69, 89, 108], "sdram": [8, 28, 47, 69, 89, 108, 121, 122, 128], "sdram_check": [8, 28, 47, 69, 89, 108], "sdram_gener": [8, 28, 47, 69, 89, 108], "timer0": [8, 9, 28, 29, 47, 48, 69, 70, 89, 90, 108, 109], "uart": [8, 9, 28, 29, 47, 48, 69, 70, 89, 90, 108, 109, 122, 128], "ha": [9, 11, 13, 17, 29, 31, 33, 37, 48, 51, 53, 57, 70, 73, 75, 79, 90, 92, 94, 98, 109, 111, 113, 117, 122, 128, 129, 130], "eventmanag": [9, 29, 48, 70, 90, 109], "base": [9, 29, 48, 70, 90, 109, 124, 127, 130], "system": [9, 29, 48, 70, 90, 109, 123, 124, 128, 130], "individu": [9, 17, 18, 29, 37, 38, 48, 57, 58, 70, 79, 80, 90, 98, 99, 109, 117, 118], "event": [9, 17, 18, 29, 37, 38, 48, 57, 58, 70, 79, 80, 90, 98, 99, 109, 117, 118], "which": [9, 11, 12, 13, 19, 29, 31, 32, 33, 39, 48, 51, 52, 53, 59, 70, 73, 74, 75, 81, 90, 92, 93, 94, 100, 109, 111, 112, 113, 119, 123, 124, 127, 128, 129, 130], "wire": [9, 29, 48, 70, 90, 109, 130], "central": [9, 29, 48, 70, 90, 109], "occur": [9, 17, 18, 29, 37, 38, 48, 57, 58, 70, 79, 80, 90, 98, 99, 109, 117, 118, 129], "should": [9, 29, 48, 70, 90, 109, 122, 123, 124, 126, 127, 128, 130], "look": [9, 29, 48, 70, 90, 109, 124, 128, 129, 130], "specif": [9, 29, 48, 60, 70, 90, 109, 122, 127, 128, 129], "tabl": [9, 29, 48, 70, 90, 109, 127], "call": [9, 29, 48, 70, 90, 109, 127, 129], "relev": [9, 29, 48, 70, 90, 109, 123], "0xf0000000": [10, 30, 49, 71, 91, 110], "output": [10, 30, 49, 71, 91, 110, 122, 123, 127, 129, 130], "execut": [11, 31, 51, 73, 92, 111, 122, 124, 127, 128, 129], "dram": [11, 12, 13, 19, 31, 32, 33, 39, 51, 52, 53, 59, 73, 74, 75, 81, 92, 93, 94, 100, 111, 112, 113, 119, 122, 124, 125, 126, 127, 128, 129], "decod": [11, 31, 51, 73, 92, 111], "32": [11, 12, 31, 32, 34, 35, 36, 50, 51, 52, 72, 73, 74, 77, 78, 92, 93, 111, 112, 114, 122, 127, 128, 130], "format": [11, 31, 51, 73, 92, 111, 128], "most": [11, 31, 51, 73, 92, 111, 123, 128, 129], "same": [11, 31, 51, 73, 92, 111, 127, 128, 130], "except": [11, 31, 51, 73, 92, 111], "loop": [11, 31, 51, 73, 92, 111, 127], "constant": [11, 31, 51, 73, 92, 111, 127], "timeslic": [11, 31, 51, 73, 92, 111], "noop": [11, 31, 51, 73, 92, 111], "special": [11, 31, 51, 73, 92, 111, 128], "case": [11, 31, 51, 73, 92, 111, 123, 127, 128], "interpret": [11, 31, 51, 73, 92, 111, 127], "stop": [11, 12, 13, 17, 31, 32, 33, 37, 51, 52, 53, 57, 73, 74, 75, 79, 92, 93, 94, 98, 111, 112, 113, 117, 127, 128], "encount": [11, 12, 31, 32, 51, 52, 73, 74, 92, 93, 111, 112], "get": [11, 12, 19, 31, 32, 39, 51, 52, 59, 73, 74, 81, 92, 93, 100, 111, 112, 119, 122, 123, 127, 128, 129, 130], "finish": [11, 31, 51, 73, 92, 111, 128, 130], "immedi": [11, 31, 51, 73, 92, 111], "note": [11, 12, 31, 32, 51, 52, 73, 74, 92, 93, 111, 112, 123, 127, 128, 130], "cycl": [11, 17, 31, 37, 51, 57, 73, 79, 92, 98, 111, 117, 123, 127], "take": [11, 31, 51, 73, 92, 111, 128], "mean": [11, 31, 51, 73, 92, 111, 122, 128, 129], "other": [11, 31, 51, 73, 92, 111, 123, 124, 128, 130], "illeg": [11, 31, 51, 73, 92, 111], "although": [11, 31, 51, 73, 92, 111, 128], "silent": [11, 31, 51, 73, 92, 111], "have": [11, 12, 13, 17, 18, 19, 31, 32, 33, 37, 38, 39, 51, 52, 53, 57, 58, 59, 73, 74, 75, 79, 80, 81, 92, 93, 94, 98, 99, 100, 111, 112, 113, 117, 118, 119, 122, 123, 124, 127, 128, 129, 130], "note2": [11, 31, 51, 73, 92, 111], "jump": [11, 31, 51, 73, 92, 111, 128], "time": [11, 31, 51, 73, 92, 111, 123, 124, 127, 128, 130], "code": [11, 31, 51, 73, 92, 111, 124, 128, 130], "insid": [11, 31, 51, 73, 92, 111, 124, 128, 129], "effect": [11, 17, 18, 31, 37, 38, 51, 57, 58, 73, 79, 80, 92, 98, 99, 111, 117, 118, 127], "op": [11, 31, 51, 73, 92, 111], "0b000": [11, 31, 51, 73, 92, 111], "0b111": [11, 31, 51, 73, 92, 111], "act": [11, 31, 51, 73, 92, 111], "0b100": [11, 31, 51, 73, 92, 111], "pre": [11, 31, 51, 73, 92, 111, 130], "0b101": [11, 31, 51, 73, 92, 111], "ref": [11, 31, 51, 73, 92, 111], "0b110": [11, 31, 51, 73, 92, 111], "zqc": [11, 31, 51, 73, 92, 111], "0b001": [11, 31, 51, 73, 92, 111], "0b010": [11, 31, 51, 73, 92, 111], "lsb": [11, 31, 51, 73, 92, 111], "msb": [11, 31, 51, 73, 92, 111], "dfi": [11, 14, 31, 34, 51, 54, 73, 76, 92, 95, 111, 114, 124], "op_cod": [11, 31, 51, 73, 92, 111], "timeslice_noop": [11, 31, 51, 73, 92, 111], "where": [11, 31, 51, 73, 92, 111, 122, 127, 128], "depend": [11, 31, 51, 73, 92, 111, 125], "one": [11, 31, 51, 73, 92, 111, 122, 123, 124, 127, 128, 129, 130], "rank": [11, 31, 51, 73, 92, 111, 122], "bank": [11, 13, 14, 31, 33, 34, 51, 53, 73, 75, 92, 94, 95, 111, 113, 114, 128, 130], "column": [11, 14, 31, 34, 51, 73, 92, 95, 111, 114, 127, 129], "row": [11, 12, 13, 14, 19, 31, 32, 33, 34, 39, 51, 52, 53, 59, 73, 74, 75, 81, 92, 93, 94, 95, 100, 111, 112, 113, 114, 119, 125, 129], "0xf0004800": [11, 26, 41, 67, 83, 106], "0xf0004804": [11, 26, 41, 67, 83, 106], "0xf0004808": [11, 41, 83], "statu": [11, 31, 51, 73, 92, 111, 124, 128, 130], "readi": [11, 12, 19, 31, 32, 39, 51, 52, 59, 73, 74, 81, 92, 93, 100, 111, 112, 119, 128, 130], "indic": [11, 12, 19, 31, 32, 39, 51, 52, 59, 73, 74, 81, 92, 93, 100, 111, 112, 119, 128, 129, 130], "run": [11, 31, 51, 73, 92, 111, 122, 124, 129, 130], "overflow": [11, 31, 51, 73, 92, 111], "scratchpad": [11, 31, 51, 73, 92, 111], "overflown": [11, 31, 51, 73, 92, 111], "due": [11, 12, 19, 31, 32, 39, 51, 52, 59, 73, 74, 81, 92, 93, 100, 111, 112, 119, 128, 129], "sent": [11, 31, 51, 73, 92, 111, 128], "dure": [11, 31, 51, 73, 92, 111, 123, 127, 128, 130], "data": [11, 12, 14, 19, 31, 32, 34, 39, 51, 52, 59, 73, 74, 81, 92, 93, 95, 100, 111, 112, 114, 119, 125, 127, 128, 130], "store": [11, 12, 19, 31, 32, 39, 51, 52, 59, 73, 74, 81, 92, 93, 100, 111, 112, 119, 124, 127, 128], "dma": [12, 13, 19, 32, 33, 39, 52, 53, 59, 74, 75, 81, 93, 94, 100, 112, 113, 119, 124, 128], "check": [12, 32, 52, 74, 93, 112, 122, 123, 127, 129, 130], "content": [12, 32, 52, 74, 93, 112, 122, 123, 128, 130], "against": [12, 32, 52, 74, 93, 112, 127, 128], "predefin": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "provid": [12, 17, 19, 32, 37, 39, 52, 57, 59, 74, 79, 81, 93, 98, 100, 112, 117, 119, 122, 123, 124, 127, 128, 129, 130], "ram": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "mem_addr": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "mem_data": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "limit": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "data_mask": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "For": [12, 17, 19, 32, 37, 39, 52, 57, 59, 74, 79, 81, 93, 98, 100, 112, 117, 119, 122, 124, 127, 128, 129, 130], "exampl": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 122, 123, 129, 130], "mem_adr": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "fill": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 127, 128], "0x04": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0x02": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0x03": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0xff": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0xaa": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0x55": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "0b01": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "written": [12, 17, 19, 32, 37, 39, 52, 57, 59, 74, 79, 81, 93, 98, 100, 112, 117, 119, 128], "wrap": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "mask": [12, 19, 32, 39, 52, 54, 59, 74, 76, 81, 93, 100, 112, 119, 122], "rang": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "being": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128, 130], "configur": [12, 13, 19, 32, 33, 39, 52, 53, 59, 74, 75, 81, 93, 94, 100, 112, 113, 119, 124, 125, 128], "mem_mask": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "sure": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 124, 126, 128, 130], "desir": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "transfer": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 122, 124, 127, 128], "oper": [12, 13, 19, 32, 33, 39, 43, 52, 53, 54, 59, 64, 74, 75, 76, 81, 93, 94, 100, 112, 113, 119, 124, 127, 128], "ongo": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "It": [12, 32, 52, 60, 74, 93, 112, 124, 126, 127, 128, 129, 130], "scan": [12, 32, 52, 74, 93, 112], "area": [12, 32, 52, 74, 93, 112, 127], "compar": [12, 32, 52, 74, 93, 112, 127, 130], "skip_fifo": [12, 32, 52, 74, 93, 112], "each": [12, 13, 32, 33, 52, 53, 74, 75, 93, 94, 112, 113, 123, 124, 127, 128, 129], "examin": [12, 32, 52, 74, 93, 112, 123], "wait": [12, 32, 52, 74, 93, 112], "until": [12, 32, 52, 74, 93, 112, 127], "error_readi": [12, 32, 52, 74, 93, 112], "Then": [12, 32, 52, 74, 93, 112, 120, 121, 122, 123, 126, 127, 128, 129, 130], "error_offset": [12, 32, 52, 74, 93, 112], "error_data": [12, 32, 52, 74, 93, 112], "error_expect": [12, 32, 52, 74, 93, 112], "continu": [12, 32, 52, 74, 93, 112], "error_continu": [12, 32, 52, 74, 93, 112], "behaviour": [12, 32, 52, 74, 93, 112], "entir": [12, 32, 52, 74, 93, 112, 128], "final": [12, 32, 52, 74, 93, 112, 124], "error_count": [12, 32, 52, 74, 93, 112], "repres": [12, 32, 52, 74, 93, 112, 127], "erron": [12, 32, 52, 74, 93, 112], "progress": [12, 32, 52, 74, 93, 112, 127, 128, 130], "done": [12, 32, 52, 74, 93, 112, 128], "0xf0003800": [12, 24, 44, 65, 86, 105], "0xf0003804": [12, 24, 44, 65, 86, 105], "0xf0003808": [12, 24, 44, 65, 86, 105], "0xf000380c": 12, "0xf0003810": 12, "0xf0003814": 12, "0xf0003818": 12, "0xf000381c": 12, "0xf0003820": 12, "0xf0003824": 12, "0xf0003828": 12, "0xf000382c": 12, "0xf0003830": 12, "0xf0003834": 12, "0xf0003838": 12, "0xf000383c": 12, "0xf0003840": 12, "0xf0003844": 12, "0xf0003848": 12, "0xf000384c": 12, "0xf0003850": 12, "0xf0003854": 12, "0xf0003858": 12, "modulo": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 127], "calcul": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "rather": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "complet": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "divisior": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119], "divisor": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 127], "select": [12, 14, 19, 32, 34, 39, 52, 54, 59, 74, 76, 81, 93, 95, 100, 112, 114, 119, 130], "invert": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 127], "detect": [12, 32, 52, 74, 93, 112, 128, 130], "skip": [12, 32, 52, 74, 93, 112, 122, 130], "user": [12, 17, 32, 37, 52, 57, 74, 79, 93, 98, 112, 117, 123, 124, 125, 130], "fifo": [12, 18, 32, 38, 52, 58, 74, 80, 93, 99, 112, 118, 130], "offset": [12, 32, 52, 74, 93, 112, 128], "0x34": [12, 14, 18, 23, 32, 34, 38, 43, 52, 54, 58, 64, 74, 76, 80, 85, 93, 95, 99, 104, 112, 114, 118], "96": [12, 32, 72, 74, 93, 112, 114], "127": [12, 32, 72, 74, 93, 112, 114, 124], "reader_error_data": [12, 32, 52, 74, 93, 112], "0x38": [12, 14, 18, 23, 32, 34, 38, 43, 52, 54, 58, 64, 74, 76, 80, 85, 93, 95, 99, 104, 112, 114, 118], "64": [12, 32, 72, 74, 93, 112, 114, 127, 129, 130], "95": [12, 32, 72, 74, 93, 112, 114], "0x3c": [12, 14, 18, 23, 32, 34, 38, 43, 52, 54, 58, 64, 74, 76, 80, 85, 93, 95, 99, 104, 112, 114, 118], "63": [12, 32, 34, 50, 52, 72, 74, 93, 112, 114], "0x40": [12, 14, 23, 32, 34, 43, 52, 54, 64, 74, 76, 85, 93, 95, 104, 112, 114], "31": [12, 32, 34, 35, 36, 50, 52, 72, 74, 77, 78, 93, 112, 114, 128], "0x44": [12, 14, 23, 32, 34, 43, 52, 54, 64, 74, 76, 85, 93, 95, 104, 112, 114], "reader_error_expect": [12, 32, 52, 74, 93, 112], "expect": [12, 17, 32, 37, 52, 57, 74, 79, 93, 98, 112, 117, 127, 128], "0x48": [12, 14, 23, 32, 34, 43, 52, 54, 64, 74, 76, 85, 93, 95, 104, 112, 114], "0x4c": [12, 14, 23, 32, 34, 43, 54, 64, 74, 76, 85, 93, 95, 104, 112, 114], "0x50": [12, 14, 23, 32, 34, 43, 54, 64, 74, 76, 85, 93, 95, 104, 112, 114], "0x54": [12, 14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 104, 112, 114], "0x58": [12, 14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "hammer": [13, 33, 53, 75, 94, 113, 125, 127], "attack": [13, 33, 53, 75, 94, 113, 124, 127, 129], "perform": [13, 33, 53, 75, 94, 113, 127], "two": [13, 33, 53, 75, 94, 113, 122, 127, 128, 129, 130], "map": [13, 33, 53, 75, 94, 113, 122, 125], "singl": [13, 14, 33, 34, 53, 75, 94, 95, 113, 114, 122, 127, 128, 129], "altern": [13, 33, 53, 75, 94, 113, 128], "given": [13, 33, 53, 75, 94, 113, 127, 128], "repeatedli": [13, 33, 53, 75, 94, 113], "open": [13, 33, 53, 75, 94, 113, 120, 121, 122, 126, 130], "close": [13, 33, 53, 75, 94, 113, 128], "0xf0002800": [13, 39, 59, 81, 100, 119], "0xf0002804": [13, 39, 59, 81, 100, 119], "0xf0002808": [13, 39, 59, 81, 100, 119], "0xf000280c": [13, 39, 59, 81, 100, 119], "first": [13, 33, 53, 75, 94, 113, 120, 121, 122, 123, 126, 127, 128, 129, 130], "second": [13, 33, 53, 75, 94, 113, 128, 130], "freeli": [13, 33, 53, 75, 94, 113], "clear": [13, 17, 18, 33, 37, 38, 53, 57, 58, 75, 79, 80, 94, 98, 99, 113, 117, 118], "befor": [13, 33, 53, 75, 94, 113, 123, 128, 130], "0xf0006000": [14, 27, 50, 68, 95, 114], "0xf0006004": [14, 50, 95, 114], "0xf0006008": [14, 95, 114], "0xf000600c": [14, 95, 114], "0xf0006010": [14, 95, 114], "0xf0006014": [14, 95, 114], "0xf0006018": [14, 95, 114], "0xf000601c": [14, 95, 114], "0xf0006020": [14, 95, 114], "0xf0006024": [14, 95, 114], "0xf0006028": [14, 95, 114], "0xf000602c": [14, 95, 114], "0xf0006030": [14, 95, 114], "0xf0006034": [14, 95, 114], "0xf0006038": [14, 95, 114], "0xf000603c": [14, 95, 114], "0xf0006040": [14, 95, 114], "0xf0006044": [14, 95, 114], "0xf0006048": [14, 95, 114], "0xf000604c": [14, 95, 114], "0xf0006050": [14, 95, 114], "0xf0006054": [14, 95, 114], "0xf0006058": [14, 95, 114], "0xf000605c": [14, 95, 114], "0xf0006060": [14, 95, 114], "0xf0006064": [14, 95, 114], "0xf0006068": [14, 95, 114], "0xf000606c": [14, 95, 114], "0xf0006070": [14, 95, 114], "0xf0006074": [14, 95, 114], "0xf0006078": [14, 95, 114], "0xf000607c": [14, 95, 114], "0xf0006080": [14, 95, 114], "0xf0006084": [14, 95, 114], "0xf0006088": [14, 95, 114], "0xf000608c": [14, 95, 114], "0xf0006090": [14, 95, 114], "0xf0006094": [14, 95, 114], "0xf0006098": [14, 95, 114], "0xf000609c": [14, 95, 114], "0xf00060a0": [14, 95, 114], "0xf00060a4": [14, 95, 114], "0xf00060a8": [14, 95, 114], "0xf00060ac": [14, 95, 114], "0xf00060b0": [14, 95, 114], "0xf00060b4": [14, 95, 114], "0xf00060b8": [14, 95, 114], "0xf00060bc": [14, 95, 114], "0xf00060c0": [14, 95, 114], "0xf00060c4": [14, 95, 114], "0xf00060c8": [14, 95, 114], "0xf00060cc": [14, 95, 114], "0xf00060d0": [14, 95, 114], "0xf00060d4": [14, 95, 114], "0xf00060d8": [14, 95, 114], "signal": [14, 34, 54, 76, 95, 114, 128], "common": [14, 34, 54, 76, 95, 114, 127, 128], "phase": [14, 34, 54, 76, 95, 114], "sel": [14, 34, 54, 76, 95, 114], "0b0": [14, 34, 54, 76, 95, 114], "0b1": [14, 34, 54, 76, 95, 114], "hardwar": [14, 34, 54, 76, 95, 114, 120, 121, 122, 126, 127, 128], "cke": [14, 34, 54, 76, 95, 114], "clock": [14, 17, 34, 37, 54, 57, 76, 79, 95, 98, 114, 117, 122, 123, 130], "odt": [14, 34, 54, 76, 95, 114], "die": [14, 34, 54, 76, 95, 114], "termin": [14, 34, 54, 76, 95, 114, 128, 130], "3": [14, 34, 54, 76, 95, 114, 122, 124, 127, 128, 130], "reset_n": [14, 34, 54, 76, 95, 114], "c": [14, 34, 54, 76, 95, 114, 122, 124, 128, 129, 130], "chip": [14, 34, 54, 76, 95, 114, 123, 127, 128, 130], "we": [14, 34, 95, 114, 127, 128, 130], "ca": [14, 34, 54, 76, 95, 114], "strobe": [14, 34, 95, 114], "ra": [14, 34, 95, 114], "4": [14, 34, 54, 76, 95, 114, 122, 127, 128, 129, 130], "wren": [14, 34, 95, 114], "5": [14, 34, 54, 76, 95, 114, 122, 124, 127, 128], "rden": [14, 34, 95, 114], "0x5c": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x60": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x64": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x68": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x6c": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x70": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x74": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x78": [14, 32, 34, 43, 54, 64, 74, 76, 93, 95, 112, 114], "0x7c": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x80": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x84": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x88": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x8c": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x90": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x94": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x98": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0x9c": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xa0": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xa4": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xa8": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xac": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xb0": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xb4": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xb8": [14, 34, 43, 54, 64, 76, 95, 112, 114], "0xbc": [14, 34, 43, 54, 64, 76, 95, 114], "0xc0": [14, 34, 43, 54, 64, 76, 95, 114], "0xc4": [14, 34, 43, 54, 64, 76, 95, 114], "0xc8": [14, 34, 43, 54, 64, 76, 95, 114], "0xcc": [14, 34, 43, 54, 64, 76, 95, 114], "0xd0": [14, 34, 54, 64, 76, 95, 114], "0xd4": [14, 34, 54, 64, 76, 95, 114], "0xd8": [14, 34, 54, 64, 76, 95, 114], "0xf0006800": [15, 34, 54, 72, 96, 115], "0xf0006804": [15, 34, 54, 72, 96, 115], "0xf0006808": [15, 34, 54, 72, 96, 115], "0xf000680c": [15, 34, 54, 72, 96, 115], "0xf0006810": [15, 34, 54, 72, 96, 115], "0xf0006814": [15, 34, 54, 72, 96, 115], "0xf0006818": [15, 34, 54, 72, 96, 115], "0xf000681c": [15, 34, 54, 72, 96, 115], "0xf0006820": [15, 34, 54, 96, 115], "0xf0007000": [16, 35, 55, 76, 97, 116], "0xf0007004": [16, 35, 55, 76, 97, 116], "0xf0007008": [16, 35, 55, 76, 97, 116], "0xf000700c": [16, 35, 55, 76, 97, 116], "0xf0007010": [16, 35, 55, 76, 97, 116], "0xf0007014": [16, 35, 55, 76, 97, 116], "0xf0007018": [16, 35, 55, 76, 97, 116], "0xf000701c": [16, 35, 55, 76, 97, 116], "core": [17, 37, 57, 79, 98, 117, 130], "implement": [17, 37, 57, 79, 98, 117, 122, 124, 127, 130], "countdown": [17, 37, 57, 79, 98, 117], "variou": [17, 37, 57, 79, 98, 117, 120, 121, 122, 127], "poll": [17, 37, 57, 79, 98, 117], "return": [17, 37, 57, 79, 98, 117], "One": [17, 37, 57, 79, 98, 117, 129, 130], "shot": [17, 37, 57, 79, 98, 117], "itself": [17, 37, 57, 79, 98, 117, 128], "reach": [17, 37, 57, 79, 98, 117, 127], "period": [17, 37, 57, 79, 98, 117], "re": [17, 37, 57, 79, 98, 117, 124, 128], "en": [17, 37, 57, 79, 98, 117], "automat": [17, 37, 57, 79, 98, 117, 123, 124], "reload": [17, 37, 57, 79, 98, 117, 128], "update_valu": [17, 37, 57, 79, 98, 117], "need": [17, 37, 57, 79, 98, 117, 122, 123, 124, 127, 128, 129, 130], "durat": [17, 37, 57, 79, 98, 117], "advertis": [17, 37, 57, 79, 98, 117], "irq": [17, 37, 57, 79, 98, 117], "elaps": [17, 37, 57, 79, 98, 117, 128], "also": [17, 37, 57, 79, 98, 117, 123, 124, 127, 128, 129, 130], "do": [17, 37, 57, 79, 98, 117, 124, 128, 130], "know": [17, 37, 57, 79, 98, 117], "0xf0007800": [17, 36, 56, 77, 98, 117], "0xf0007804": [17, 36, 56, 77, 98, 117], "0xf0007808": [17, 36, 56, 77, 98, 117], "0xf000780c": [17, 36, 56, 77, 98, 117], "0xf0007810": [17, 36, 56, 77, 98, 117], "0xf0007814": [17, 36, 56, 77, 98, 117], "0xf0007818": [17, 36, 56, 77, 98, 117], "0xf000781c": [17, 36, 56, 77, 98, 117], "In": [17, 37, 54, 57, 76, 79, 98, 117, 120, 122, 124, 127, 128, 130], "specifi": [17, 37, 57, 79, 98, 117, 122, 123, 127, 128, 130], "flag": [17, 37, 57, 79, 98, 117, 128, 129], "trigger": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118, 128], "A": [17, 37, 57, 79, 98, 117, 124, 127, 128, 129, 130], "contain": [17, 18, 37, 38, 57, 58, 60, 79, 80, 98, 99, 117, 118, 122, 123, 127, 128], "raw": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118], "level": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118, 122, 127, 128], "zero": [17, 37, 57, 79, 98, 117], "correspond": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118, 127], "fall": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118, 128], "edg": [17, 18, 37, 38, 57, 58, 79, 80, 98, 99, 117, 118], "0xf0008000": [18, 37, 57, 78, 99, 118], "0xf0008004": [18, 37, 57, 78, 99, 118], "0xf0008008": [18, 37, 57, 78, 99, 118], "0xf000800c": [18, 37, 57, 78, 99, 118], "0xf0008010": [18, 37, 57, 78, 99, 118], "0xf0008014": [18, 37, 57, 78, 99, 118], "0xf0008018": [18, 37, 57, 78, 99, 118], "0xf000801c": [18, 37, 57, 78, 99, 118], "0xf0008020": [18, 78, 99, 118], "0xf0008024": [18, 78, 99, 118], "0xf0008028": [18, 78, 99, 118], "0xf000802c": [18, 99, 118], "0xf0008030": [18, 99, 118], "0xf0008034": [18, 99, 118], "0xf0008038": [18, 99, 118], "0xf000803c": [18, 99, 118], "tx": [18, 38, 58, 80, 99, 118, 130], "rx": [18, 38, 58, 80, 99, 118, 130], "empti": [18, 38, 58, 80, 99, 118, 130], "0xf0003000": [19, 32, 52, 74, 93, 112], "0xf0003004": [19, 32, 52, 74, 93, 112], "0xf0003008": [19, 32, 52, 74, 93, 112], "0xf000300c": [19, 32, 52, 74, 93, 112], "0xf0003010": [19, 32, 52, 74, 93, 112], "0xf0003014": [19, 32, 52, 74, 93, 112], "0xf0003018": [19, 32, 52, 74, 93, 112], "0xf000301c": [19, 32, 52, 74, 93, 112], "0xf0003020": [19, 32, 52, 74, 93, 112], "0xf0003024": [19, 32, 52, 74, 93, 112], "0xf0003028": [19, 32, 52, 74, 93, 112], "0xf0000834": [23, 43, 64, 85, 104], "0xf0000838": [23, 43, 64, 85, 104], "0xf000083c": [23, 43, 64, 85, 104], "0xf0000840": [23, 43, 64, 85, 104], "0xf0000844": [23, 43, 64, 85, 104], "0xf0000848": [23, 43, 64, 85, 104], "0xf000084c": [23, 43, 64, 85, 104], "0xf0000850": [23, 43, 64, 85, 104], "0xf0005804": [25, 66], "0xf0005808": [25, 66], "109": [27, 68], "i2c": [28, 69, 108, 123], "0xf000302c": [32, 52, 74, 93, 112], "0xf0003030": [32, 52, 74, 93, 112], "0xf0003034": [32, 52, 74, 93, 112], "0xf0003038": [32, 52, 74, 93, 112], "0xf000303c": [32, 52, 74, 93, 112], "0xf0003040": [32, 52, 74, 93, 112], "0xf0003044": [32, 52, 74, 93, 112], "0xf0003048": [32, 52, 74, 93, 112], "0xf000304c": [32, 74, 93, 112], "0xf0003050": [32, 74, 93, 112], "0xf0003054": [32, 74, 93, 112], "0xf0003058": [32, 74, 93, 112], "0xf000305c": [32, 74, 93, 112], "0xf0003060": [32, 74, 93, 112], "0xf0003064": [32, 74, 93, 112], "0xf0003068": [32, 74, 93, 112], "0xf000306c": [32, 74, 93, 112], "0xf0003070": [32, 74, 93, 112], "0xf0003074": [32, 74, 93, 112], "0xf0003078": [32, 74, 93, 112], "224": [32, 74, 93, 112], "255": [32, 74, 93, 112, 128], "223": [32, 74, 93, 112], "160": [32, 74, 93, 112], "191": [32, 74, 93, 112], "128": [32, 74, 93, 112], "159": [32, 74, 93, 112], "0xf000200c": [33, 53, 75, 94, 113], "0xf0006824": [34, 54], "0xf0006828": [34, 54], "0xf000682c": [34, 54], "0xf0006830": [34, 54], "0xf0006834": [34, 54], "0xf0006838": [34, 54], "0xf000683c": [34, 54], "0xf0006840": [34, 54], "0xf0006844": [34, 54], "0xf0006848": [34, 54], "0xf000684c": [34, 54], "0xf0006850": [34, 54], "0xf0006854": [34, 54], "0xf0006858": [34, 54], "0xf000685c": [34, 54], "0xf0006860": [34, 54], "0xf0006864": [34, 54], "0xf0006868": [34, 54], "0xf000686c": [34, 54], "0xf0006870": [34, 54], "0xf0006874": [34, 54], "0xf0006878": [34, 54], "0xf000687c": [34, 54], "0xf0006880": [34, 54], "0xf0006884": [34, 54], "0xf0006888": [34, 54], "0xf000688c": [34, 54], "0xf0006890": [34, 54], "0xf0006894": [34, 54], "0xf0006898": [34, 54], "0xf000689c": [34, 54], "0xf00068a0": [34, 54], "0xf00068a4": [34, 54], "0xf00068a8": [34, 54], "0xf00068ac": [34, 54], "0xf00068b0": [34, 54], "0xf00068b4": [34, 54], "0xf00068b8": [34, 54], "0xf00068bc": [34, 54], "0xf00068c0": [34, 54], "0xf00068c4": [34, 54], "0xf00068c8": [34, 54], "0xf00068cc": [34, 54], "0xf00068d0": [34, 54], "0xf00068d4": [34, 54], "0xf00068d8": [34, 54], "0xf00068dc": [34, 54], "0xf00068e0": [34, 54], "0xf00068e4": [34, 54], "0xf00068e8": [34, 54], "0xf00068ec": [34, 54], "0xf00068f0": [34, 54], "0xf00068f4": [34, 54], "0xf00068f8": [34, 54], "0xf00068fc": [34, 54], "0xf0006900": [34, 54], "0xf0006904": [34, 54], "0xf0006908": [34, 54], "0xf000690c": [34, 54], "0xf0006910": [34, 54], "0xf0006914": [34, 54], "0xf0006918": [34, 54], "0xf000691c": [34, 54], "0xf0006920": [34, 54], "0xf0006924": [34, 54], "0xf0006928": [34, 54], "0xf000692c": [34, 54], "0xf0006930": [34, 54], "0xf0006934": [34, 54], "0xf0006938": [34, 54], "sdram_dfii_pi0_wrdata": [34, 114], "sdram_dfii_pi0_rddata": [34, 114], "sdram_dfii_pi1_wrdata": [34, 114], "sdram_dfii_pi1_rddata": [34, 114], "sdram_dfii_pi2_wrdata": [34, 114], "sdram_dfii_pi2_rddata": [34, 114], "sdram_dfii_pi3_wrdata": [34, 114], "sdram_dfii_pi3_rddata": [34, 114], "0xdc": [34, 54, 64, 76, 95, 114], "0xe0": [34, 54, 64, 76, 95, 114], "0xe4": [34, 54, 64, 76, 95, 114], "0xe8": [34, 54, 64, 76, 95, 114], "0xec": [34, 54, 64, 76, 95, 114], "0xf0": [34, 54, 64, 76, 95, 114], "0xf4": [34, 54, 64, 76, 95, 114], "0xf8": [34, 54, 64, 76, 95, 114], "0xfc": [34, 54, 64, 76, 95, 114], "0x100": [34, 54, 64, 76, 95, 114], "0x104": [34, 54, 64, 76, 95, 114], "0x108": [34, 54, 64, 76, 95, 114], "0x10c": [34, 54, 64, 76, 95, 114], "0x110": [34, 54, 64, 76, 95, 114], "0x114": [34, 54, 64, 76, 95, 114], "0x118": [34, 54, 64, 76, 95, 114], "0x11c": [34, 54, 64, 76, 95, 114], "0x120": [34, 54, 64, 76, 95, 114], "0x124": [34, 54, 64, 76, 95, 114], "0x128": [34, 54, 64, 76, 95, 114], "0x12c": [34, 54, 64, 76, 95, 114], "0x130": [34, 54, 64, 76, 95, 114], "0x134": [34, 54, 64, 76, 95, 114], "0x138": [34, 54, 64, 76, 114], "0xf0007020": [35, 55, 76], "0xf0007024": [35, 76], "0xf0007028": [35, 76], "0xf000702c": [35, 76], "sdram_checker_bas": [35, 77], "sdram_checker_end": [35, 77], "sdram_checker_length": [35, 77], "0xf0007820": [36, 77], "0xf0007824": [36, 77], "0xf0007828": [36, 77], "sdram_generator_bas": [36, 78], "sdram_generator_end": [36, 78], "sdram_generator_length": [36, 78], "0xf0008800": [38, 58, 79], "0xf0008804": [38, 58, 79], "0xf0008808": [38, 58, 79], "0xf000880c": [38, 58, 79], "0xf0008810": [38, 58, 79], "0xf0008814": [38, 58, 79], "0xf0008818": [38, 58, 79], "0xf000881c": [38, 58, 79], "0xf0008820": [38, 58], "0xf0008824": [38, 58], "0xf0008828": [38, 58], "0xf000882c": [38, 58], "0xf0008830": [38, 58], "0xf0008834": [38, 58], "0xf0008838": [38, 58], "0xf000883c": [38, 58], "0xf0002810": [39, 59, 81, 100, 119], "0xf0002814": [39, 59, 81, 100, 119], "0xf0002818": [39, 59, 81, 100, 119], "0xf000281c": [39, 59, 81, 100, 119], "0xf0002820": [39, 59, 81, 100, 119], "0xf0002824": [39, 59, 81, 100, 119], "0xf0002828": [39, 59, 81, 100, 119], "0xf0000854": [43, 64, 104], "0xf0000858": [43, 64], "0xf000085c": [43, 64], "0xf0000860": [43, 64], "0xf0000864": [43, 64], "0xf0000868": [43, 64], "0xf000086c": [43, 64], "0xf0000870": [43, 64], "0xf0000874": [43, 64], "0xf0000878": [43, 64], "0xf000087c": [43, 64], "0xf0000880": [43, 64], "0xf0000884": [43, 64], "0xf0000888": [43, 64], "0xf000088c": [43, 64], "0xf0000890": [43, 64], "0xf0000894": [43, 64], "0xf0000898": [43, 64], "0xf000089c": [43, 64], "0xf00008a0": [43, 64], "0xf00008a4": [43, 64], "0xf00008a8": [43, 64], "0xf00008ac": [43, 64], "0xf00008b0": [43, 64], "0xf00008b4": [43, 64], "0xf00008b8": [43, 64], "0xf00008bc": [43, 64], "0xf00008c0": [43, 64], "0xf00008c4": [43, 64], "0xf00008c8": [43, 64], "0xf00008cc": [43, 64], "initial_st": [43, 54, 64, 76], "108": [46, 88], "main": [47, 69, 121], "main_dq_remap": 50, "0xf000693c": 54, "0xf0006940": 54, "0xf0006944": 54, "0xf0006948": 54, "0xf000694c": 54, "0xf0006950": 54, "0xf0006954": 54, "0xf0006958": 54, "0xf000695c": 54, "0xf0006960": 54, "0xf0006964": 54, "0xf0006968": 54, "0xf000696c": 54, "0xf0006970": 54, "0xf0006974": 54, "0xf0006978": 54, "0xf000697c": 54, "0xf0006980": 54, "mode_2n": [54, 76], "1n": [54, 76], "2n": [54, 76], "cmd": 54, "injector": [54, 76], "ddr5": [54, 76, 125, 128], "13": [54, 76, 128], "14": [54, 76, 127, 130], "wrdata": [54, 76], "0x13c": [54, 64, 76], "0x140": [54, 64, 76], "0x144": [54, 64, 76], "0x148": [54, 64, 76], "0x14c": [54, 64, 76], "0x150": [54, 64, 76], "0x154": [54, 64, 76], "0x158": [54, 64, 76], "0x15c": [54, 64, 76], "0x160": [54, 64, 76], "0x164": [54, 64, 76], "0x168": [54, 64, 76], "0x16c": [54, 64, 76], "0x170": [54, 64, 76], "0x174": [54, 76], "0x178": [54, 76], "0x17c": [54, 76], "0x180": [54, 76], "seri": [60, 127, 128], "s7ddr5": 60, "phy": [60, 122, 124, 127, 128, 130], "add": [60, 122, 123, 128, 130], "bufmrc": 60, "multi": 60, "region": [60, 128], "udimm": 60, "rdimm": [60, 120, 122, 128], "bufr": 60, "sequenc": [60, 124, 127, 128], "iserd": 60, "correct": [60, 124, 126, 128, 130], "document": [60, 122, 128], "advisori": 60, "oserd": 60, "0xf00008d0": 64, "0xf00008d4": 64, "0xf00008d8": 64, "0xf00008dc": 64, "0xf00008e0": 64, "0xf00008e4": 64, "0xf00008e8": 64, "0xf00008ec": 64, "0xf00008f0": 64, "0xf00008f4": 64, "0xf00008f8": 64, "0xf00008fc": 64, "0xf0000900": 64, "0xf0000904": 64, "0xf0000908": 64, "0xf000090c": 64, "0xf0000910": 64, "0xf0000914": 64, "0xf0000918": 64, "0xf000091c": 64, "0xf0000920": 64, "0xf0000924": 64, "0xf0000928": 64, "0xf000092c": 64, "0xf0000930": 64, "0xf0000934": 64, "0xf0000938": 64, "0xf000093c": 64, "0xf0000940": 64, "0xf0000944": 64, "0xf0000948": 64, "0xf000094c": 64, "0xf0000950": 64, "0xf0000954": 64, "0xf0000958": 64, "0xf000095c": 64, "0xf0000960": 64, "0xf0000964": 64, "0xf0000968": 64, "0xf000096c": 64, "0xf0000970": 64, "phycrg": 69, "main_a_dq_remap": 72, "main_b_dq_remap": 72, "0xf0007030": 76, "0xf0007034": 76, "0xf0007038": 76, "0xf000703c": 76, "0xf0007040": 76, "0xf0007044": 76, "0xf0007048": 76, "0xf000704c": 76, "0xf0007050": 76, "0xf0007054": 76, "0xf0007058": 76, "0xf000705c": 76, "0xf0007060": 76, "0xf0007064": 76, "0xf0007068": 76, "0xf000706c": 76, "0xf0007070": 76, "0xf0007074": 76, "0xf0007078": 76, "0xf000707c": 76, "0xf0007080": 76, "0xf0007084": 76, "0xf0007088": 76, "0xf000708c": 76, "0xf0007090": 76, "0xf0007094": 76, "0xf0007098": 76, "0xf000709c": 76, "0xf00070a0": 76, "0xf00070a4": 76, "0xf00070a8": 76, "0xf00070ac": 76, "0xf00070b0": 76, "0xf00070b4": 76, "0xf00070b8": 76, "0xf00070bc": 76, "0xf00070c0": 76, "0xf00070c4": 76, "0xf00070c8": 76, "0xf00070cc": 76, "0xf00070d0": 76, "0xf00070d4": 76, "0xf00070d8": 76, "0xf00070dc": 76, "0xf00070e0": 76, "0xf00070e4": 76, "0xf00070e8": 76, "0xf00070ec": 76, "0xf00070f0": 76, "0xf00070f4": 76, "0xf00070f8": 76, "0xf00070fc": 76, "0xf0007100": 76, "0xf0007104": 76, "0xf0007108": 76, "0xf000710c": 76, "0xf0007110": 76, "0xf0007114": 76, "0xf0007118": 76, "0xf000711c": 76, "0xf0007120": 76, "0xf0007124": 76, "0xf0007128": 76, "0xf000712c": 76, "0xf0007130": 76, "0xf0007134": 76, "0xf0007138": 76, "0xf000713c": 76, "0xf0007140": 76, "0xf0007144": 76, "0xf0007148": 76, "0xf000714c": 76, "0xf0007150": 76, "0xf0007154": 76, "0xf0007158": 76, "0xf000715c": 76, "0xf0007160": 76, "0xf0007164": 76, "0xf0007168": 76, "0xf000716c": 76, "0xf0007170": 76, "0xf0007174": 76, "0xf0007178": 76, "0xf000717c": 76, "0xf0007180": 76, "0xf0007184": 76, "0xf0007188": 76, "0xf000718c": 76, "0xf0007190": 76, "0xf0007194": 76, "0xf0007198": 76, "0xf000719c": 76, "0xf00071a0": 76, "0xf00071a4": 76, "0xf00071a8": 76, "0xf00071ac": 76, "0xf00071b0": 76, "0xf00071b4": 76, "0xf00071b8": 76, "0xf00071bc": 76, "0xf00071c0": 76, "0xf00071c4": 76, "0xf00071c8": 76, "a_control": 76, "a_cmd": 76, "6": [76, 127, 128], "b_control": 76, "b_cmd": 76, "15": [76, 128], "0x184": 76, "0x188": 76, "0x18c": 76, "0x190": 76, "0x194": 76, "0x198": 76, "0x19c": 76, "0x1a0": 76, "0x1a4": 76, "0x1a8": 76, "0x1ac": 76, "0x1b0": 76, "0x1b4": 76, "0x1b8": 76, "0x1bc": 76, "0x1c0": 76, "0x1c4": 76, "0x1c8": 76, "0xf000782c": 77, "35": [77, 78], "0xf0009000": 80, "0xf0009004": 80, "0xf0009008": 80, "0xf000900c": 80, "0xf0009010": 80, "0xf0009014": 80, "0xf0009018": 80, "0xf000901c": 80, "0xf0009020": 80, "0xf0009024": 80, "0xf0009028": 80, "0xf000902c": 80, "0xf0009030": 80, "0xf0009034": 80, "0xf0009038": 80, "0xf000903c": 80, "0xf00060dc": [95, 114], "0xf00060e0": [95, 114], "0xf00060e4": [95, 114], "0xf00060e8": [95, 114], "0xf00060ec": [95, 114], "0xf00060f0": [95, 114], "0xf00060f4": [95, 114], "0xf00060f8": [95, 114], "0xf00060fc": [95, 114], "0xf0006100": [95, 114], "0xf0006104": [95, 114], "0xf0006108": [95, 114], "0xf000610c": [95, 114], "0xf0006110": [95, 114], "0xf0006114": [95, 114], "0xf0006118": [95, 114], "0xf000611c": [95, 114], "0xf0006120": [95, 114], "0xf0006124": [95, 114], "0xf0006128": [95, 114], "0xf000612c": [95, 114], "0xf0006130": [95, 114], "0xf0006134": [95, 114], "113": 107, "0xf000307c": 112, "0xf0003080": 112, "0xf0003084": 112, "0xf0003088": 112, "0xf000308c": 112, "0xf0003090": 112, "0xf0003094": 112, "0xf0003098": 112, "0xf000309c": 112, "0xf00030a0": 112, "0xf00030a4": 112, "0xf00030a8": 112, "0xf00030ac": 112, "0xf00030b0": 112, "0xf00030b4": 112, "0xf00030b8": 112, "480": 112, "511": 112, "448": 112, "479": 112, "416": 112, "447": 112, "384": 112, "415": 112, "352": 112, "383": 112, "320": [112, 127], "351": 112, "288": 112, "319": 112, "256": [112, 121, 122, 128], "287": 112, "0xf0006138": 114, "sourc": [120, 121, 122, 124, 127, 128, 130], "platform": [120, 121, 122, 124, 126, 127, 128], "experi": [120, 121, 122, 127], "ddr4": [120, 128, 130], "regist": [120, 122, 124, 125, 128], "dual": [120, 122], "line": [120, 122, 128], "found": [120, 121, 122, 123, 126, 128, 130], "github": [120, 121, 122, 124, 126, 129, 130], "http": [120, 121, 122, 124, 126, 129, 130], "com": [120, 121, 122, 124, 126, 129, 130], "antmicro": [120, 121, 122, 124, 126], "plug": [120, 121, 122, 128], "socket": [120, 121, 122, 126], "turn": [120, 121, 122, 130], "switch": [120, 121, 122, 128, 130], "ddr4_datacenter_test_board": [120, 128], "antmicro_datacenter_ddr4_test_board": 120, "There": [120, 121, 122, 123, 126, 127, 128, 130], "jtag": [120, 121, 122, 126, 130], "spi": [120, 121, 122], "jumper": [120, 121, 122, 126], "mode2": [120, 121, 126], "right": [120, 121, 122, 126, 128], "side": [120, 121, 122, 124, 126, 127, 128, 130], "unless": [120, 121, 122, 126], "receiv": [120, 121, 122, 126], "via": [120, 121, 122, 126, 128], "x4": 121, "x8": 121, "embed": 121, "testb": [121, 126], "lpddr4": [121, 125, 128], "ddr5_test_board": [121, 128], "l2": [121, 122], "size": [121, 122, 128, 130], "iodelai": [121, 122], "clk": [121, 122], "freq": [121, 122], "400e6": [121, 122], "bio": [121, 122], "lto": [121, 122], "rw": [121, 122, 130], "hw": [121, 122, 130], "cach": [121, 122], "byte": [121, 122, 127, 128, 130], "acceler": [121, 122], "antmicro_ddr5_test_board": 121, "board": [122, 123, 125, 129], "ddr5_tester": [122, 128], "mtc10f1084s1rc": 122, "antmicro_ddr5_test": 122, "anoth": [122, 128], "tagret": 122, "ddr5_tester_linux": 122, "capabl": 122, "defin": [122, 127, 128], "custom": [122, 123, 126], "util": [122, 124, 125], "requir": [122, 123, 124, 127, 128, 130], "argument": [122, 123, 127, 128, 129, 130], "synthesi": 122, "analysi": [122, 127], "tool": [122, 124, 128, 129, 130], "Will": 122, "produc": 122, "frequenc": [122, 123], "vexriscv": 122, "smp": 122, "nativ": 122, "litedram": [122, 123, 124], "interfac": [122, 128, 130], "32b": 122, "wide": [122, 124], "addition": 122, "either": [122, 127], "remot": 122, "machin": 122, "local": [122, 125, 128, 130], "mac": [122, 128], "makefil": [122, 128], "onto": 122, "help": [122, 123, 127, 128, 130], "openfpgaload": [122, 124], "3e6": 122, "order": [122, 123, 128, 130], "assign": [122, 127], "addr": 122, "dev": [122, 124, 128, 130], "eth": 122, "link": [122, 128], "been": [122, 130], "mai": [122, 124, 127, 128, 130], "consol": [122, 128, 130], "picocom": [122, 128, 130], "b": [122, 124, 129, 130], "115200": [122, 130], "ttyusb2": 122, "point": [122, 130], "sever": [122, 123], "method": [122, 127, 128, 130], "recommend": [122, 130], "netboot": 122, "vari": 122, "between": [122, 127, 128], "distribut": [122, 129], "As": [122, 128, 130], "here": [122, 123, 127, 128, 130], "quick": 122, "guid": [122, 125, 130], "arch": [122, 130], "firstli": 122, "equip": 122, "alreadi": [122, 124, 129, 130], "pacman": 122, "hpa": 122, "etc": [122, 128, 130], "conf": 122, "d": [122, 128, 129, 130], "tftpd": 122, "suggest": 122, "process": [122, 124, 127, 130], "tftp_usernam": 122, "tftpd_option": 122, "secur": [122, 130], "tftp_directori": 122, "srv": [122, 128], "tftp_address": 122, "69": 122, "whilst": 122, "port": [122, 128, 130], "root": [122, 128], "directori": [122, 124, 127, 128, 129, 130], "servic": 122, "systemctl": [122, 128], "properli": 122, "cd": [122, 124, 127, 128, 129], "echo": [122, 128], "appear": [122, 128], "home": 122, "binari": 122, "kernel": 122, "imag": [122, 125], "compil": [122, 124, 130], "devicetre": 122, "opensbi": 122, "fw_jump": 122, "bin": [122, 123, 124, 127, 128, 130], "rootf": [122, 130], "cpio": 122, "those": [122, 124, 128], "obtain": [122, 123], "buildroot_ext": 122, "buildroot": [122, 130], "extern": [122, 128, 130], "git": [122, 124, 128, 129, 130], "clone": [122, 124, 129, 130], "branch": [122, 124], "2023": 122, "05": 122, "pushd": 122, "br2_extern": [122, 130], "pwd": 122, "ddr5_vexriscv_defconfig": 122, "mv": 122, "alongsid": 122, "arg": [122, 128], "within": [122, 127], "json": [122, 124, 127, 128, 129], "0x40000000": [122, 128], "rv32": 122, "dtb": [122, 130], "0x40ef0000": 122, "0x42000000": 122, "0x40f00000": 122, "bootarg": 122, "r1": 122, "0x00000000": [122, 128], "r2": 122, "r3": 122, "place": 122, "success": 122, "similar": [122, 128], "log": [122, 128, 129], "print": [122, 128], "copi": [122, 128, 129, 130], "7395804": 122, "2463": 122, "22128128": 122, "1007056": 122, "program": [122, 128], "liftoff": 122, "v1": 122, "g84c6dc1": 122, "____": 122, "_____": 122, "__": 122, "_": 122, "___": 122, "featur": [122, 130], "medeleg": 122, "hart": 122, "ipi": 122, "aclint": 122, "mswi": 122, "timer": 122, "mtimer": 122, "100000000hz": 122, "litex_uart": 122, "000000": 122, "version": [122, 124], "11": [122, 127, 128], "riscv32": 122, "gnu": 122, "gcc": [122, 124, 130], "br_real": 122, "154": 122, "g787a633711": 122, "ld": 122, "binutil": 122, "38": 122, "mon": 122, "sep": 122, "25": 122, "10": [122, 127, 128], "52": [122, 128], "22": [122, 124, 128], "cest": 122, "earlycon": [122, 130], "sbi0": 122, "o": [122, 128, 130], "printk": 122, "bootconsol": 122, "At": 122, "veri": 122, "end": [122, 128], "greet": 122, "welcom": [122, 130], "login": [122, 130], "v": [122, 124, 129], "__________________": 122, "risc": [122, 124], "65": 122, "model": 122, "sdram_simulation_model": 122, "py": [122, 123, 124, 125, 127], "simphi": 122, "These": [122, 123, 127, 130], "simsoc": 122, "python3": [122, 124, 129], "third_parti": 122, "sub": 122, "channel": [122, 130], "dq": [122, 125], "ratio": 122, "csca": 122, "seq": 122, "mr": 122, "prompt": [122, 130], "serial": [122, 128, 130], "rowhammer_test": [123, 127, 128], "find": [123, 128, 130], "sens": 123, "easili": 123, "replac": [123, 130], "zcu104": [123, 125, 128], "On": [123, 124, 130], "would": [123, 124, 127, 128, 130], "necessari": [123, 124, 128, 130], "desold": 123, "solder": 123, "out": [123, 127, 128, 129], "box": 123, "support": [123, 127, 128, 130], "mani": [123, 127, 129], "list": [123, 127, 128], "definit": 123, "develop": [123, 124, 126, 128], "more": [123, 127, 130], "conveni": [123, 130], "tester": [123, 127, 128, 130], "repositori": [123, 124, 128], "directli": [123, 127, 128, 130], "ensur": [123, 124, 130], "pull": 123, "request": 123, "creat": [123, 127, 128, 130], "exist": 123, "ones": 123, "refer": [123, 128], "class": [123, 125, 128], "deriv": 123, "sdrammodul": 123, "helper": 123, "ddr4modul": 123, "geometri": 123, "datasheet": 123, "nanosecond": [123, 128], "element": 123, "tupl": 123, "ck": 123, "n": [123, 128, 130], "none": [123, 128], "highest": 123, "dimm": [123, 126, 128, 130], "possibl": [123, 128, 130], "essenti": [123, 124], "paramet": [123, 127, 128], "over": [123, 127, 130], "script": [123, 124, 127, 128, 129, 130], "spd_eeprom": 123, "prepar": [123, 125, 127, 128], "describ": [123, 127, 128, 130], "python": [123, 124, 127, 128, 129, 130], "mta4atf51264hz": 123, "3g2j1": 123, "show": [123, 128, 129, 130], "125e6": 123, "must": [123, 128, 130], "pass": [123, 128, 129], "determin": 123, "abl": [123, 130], "boot": [123, 128, 130], "built": [123, 128, 129, 130], "pin": 123, "rout": [123, 130], "r": [123, 124], "addit": [123, 129], "action": 123, "aim": 124, "project": [124, 130], "vulner": 124, "setup": [124, 125], "consist": [124, 130], "applic": 124, "diagram": 124, "illustr": 124, "swappabl": 124, "bulk": 124, "traffic": [124, 128, 130], "dedic": 124, "fast": 124, "temporarili": 124, "disconnect": [124, 128], "sram": 124, "translat": [124, 127], "them": [124, 127, 128, 129, 130], "reconnect": 124, "commun": [124, 128], "etherbon": [124, 128, 130], "bridg": [124, 128], "venv": [124, 127, 128, 129], "veril": [124, 128], "openocd": 124, "ubuntu": 124, "18": [124, 127, 130], "04": 124, "lt": 124, "apt": 124, "autoconf": 124, "cmake": 124, "flex": 124, "bison": 124, "libftdi": 124, "libjson": 124, "libev": 124, "libtinfo": 124, "uml": 124, "wheel": 124, "protobuf": 124, "libcairo2": 124, "libftdi1": 124, "libhidapi": 124, "hidraw0": 124, "libudev": 124, "pkg": 124, "config": [124, 127, 130], "tree": [124, 130], "zlib1g": 124, "zip": 124, "unzip": 124, "help2man": 124, "curl": 124, "ethtool": [124, 128], "some": [124, 127, 128, 129], "debian": 124, "problem": [124, 127, 128], "broken": 124, "libc6": 124, "break": 124, "libgcc": 124, "9": [124, 127, 128], "19": [124, 130], "solv": 124, "libtool": 124, "libusb": 124, "now": [124, 130], "rest": [124, 128, 130], "recurs": 124, "dep": 124, "last": [124, 127], "download": [124, 130], "includ": [124, 126, 130], "toolchain": 124, "virtual": [124, 128], "under": 124, "enter": [124, 127, 130], "activ": [124, 127, 128], "new": [124, 125, 129, 130], "shell": [124, 128], "env": 124, "bash": 124, "virtualenv": 124, "pip": 124, "2020": [124, 130], "newer": 124, "avail": [124, 128, 130], "path": [124, 129, 130], "TO": [124, 130], "settings64": 124, "sh": [124, 130], "put": 124, "bashrc": 124, "init": 124, "hard": [124, 130], "thing": 124, "like": [124, 128, 129, 130], "direnv": 124, "sampl": [124, 130], "envrc": 124, "assum": [124, 128, 130], "want": [124, 128, 130], "later": 124, "share": 124, "someon": 124, "pack": 124, "top": [124, 129, 130], "csv": [124, 128], "def": 124, "sdram_init": 124, "litedram_set": 124, "commit": 124, "wai": [124, 128, 130], "part": [124, 127, 129, 130], "auto": [124, 128, 130], "static": [124, 128, 130], "doc": 124, "txt": 124, "m": [124, 127, 128, 129, 130], "sphinx": 124, "html": 124, "index": [124, 127], "easier": 124, "autobuild": 124, "ignor": [124, 128], "view": [124, 128, 129], "browser": 124, "8000": 124, "architectur": [125, 127], "instal": [125, 128, 130], "packag": 125, "adapt": 125, "simul": 125, "visual": 125, "plot": 125, "bitflip": [125, 128], "logs2plot": 125, "per": [125, 127], "pad": 125, "logs2dq": 125, "f4pga": 125, "logs2vi": 125, "playbook": 125, "ad": [125, 128, 130], "spd": 125, "eeprom": 125, "arti": [125, 127, 128], "a7": [125, 128], "sd": 125, "card": 125, "microusb": 125, "ssh": 125, "center": 125, "linux": [125, 130], "group": [125, 127, 128, 129], "kintex": 126, "xc7k70t": 126, "fbg484": 126, "micron": 126, "mt53e256m16d1": 126, "insert": [126, 130], "posit": [126, 127], "vddq": 126, "j10": 126, "1v1": 126, "lpddr4_test_board": [126, 128], "antmicro_lpddr4_test_board": 126, "simplifi": 127, "relat": 127, "reserv": 127, "purpos": [127, 128], "bypass": [127, 128], "Of": 127, "cours": 127, "t": [127, 128, 130], "exce": 127, "add_argu": 127, "1024": [127, 128, 129], "shown": [127, 130], "chapter": [127, 128], "don": [127, 128], "ani": [127, 128, 130], "own": [127, 128], "physic": [127, 128], "layout": 127, "logic": [127, 130], "natur": 127, "adjac": 127, "affect": [127, 128, 129], "aggressor": [127, 129], "deal": 127, "dispar": 127, "enumer": 127, "strategi": 127, "trivialrowmap": 127, "typearowmap": 127, "complex": 127, "revers": 127, "engin": 127, "research": 127, "typebrowmap": 127, "multipli": 127, "taken": 127, "paper": 127, "respons": 127, "instanc": [127, 128], "even": [127, 128], "nr_row": 127, "max_row": 127, "maxim": 127, "chosen": 127, "half": 127, "doubl": 127, "repeat": 127, "weight": 127, "distanc": [127, 128], "pattern": [127, 130], "distance_on": 127, "doe": [127, 128, 130], "compon": [127, 130], "double_sid": 127, "distance_two": 127, "attack_rows_start": 127, "max_attack_row_idx": 127, "rel": 127, "decoy_rows_start": 127, "decoi": 127, "placebo": 127, "situat": 127, "awai": [127, 128], "victim": [127, 129], "keep": 127, "outcom": 127, "reus": 127, "payload_gener": 127, "combin": [127, 128], "simpl": [127, 128, 129, 130], "rowgener": 127, "term": 127, "multipl": [127, 128], "payload_generator_config": 127, "row_map": 127, "row_gener": 127, "row_generator_config": 127, "verbos": 127, "true": 127, "fals": 127, "fill_loc": 127, "permit": 127, "shrink": 127, "just": [127, 130], "read_count": [127, 128], "were": [127, 130], "example_row_list_": 127, "cfg": [127, 130], "signific": 127, "amount": 127, "declar": 127, "minimalist": 127, "repo": [127, 130], "accordingli": 127, "example_row_list_minim": 127, "65536": 127, "12": [127, 128], "16": [127, 128, 129, 130], "tra": 127, "trp": 127, "trefi": 127, "782": 127, "trfc": 127, "unit": 127, "930": 127, "repetit": 127, "93": 127, "10kb": 127, "00kb": 127, "toggl": 127, "010k": 127, "x10": 127, "1903": 127, "019": 127, "738": 127, "3338": 127, "1287": 127, "measur": 127, "character": 127, "toler": 127, "inform": [127, 128], "about": [127, 128], "suscept": 127, "increas": 127, "intens": 127, "read_count_step": 127, "conduct": 127, "fewer": 127, "34": 127, "much": [127, 128], "increment": [127, 128], "2x": 127, "initial_read_count": 127, "unspecifi": 127, "baselin": 127, "retent": 127, "collect": 127, "distant": 127, "first_dummy_row": 127, "dummi": 127, "iters_per_row": 127, "histogram": 127, "appropri": 127, "label": [127, 129], "example_hammer_": 127, "example_hammer_minim": 127, "3072": 127, "186": 127, "04kb": 127, "x2": 127, "1263": 127, "013": 127, "647": 127, "323": 127, "phenomenon": 127, "neighbour": 127, "flip": [127, 128], "u": [127, 128, 130], "candid": 127, "maximum": 127, "minimum": 127, "dilut": 127, "proce": 127, "pure": 127, "doesn": [127, 128], "record": 127, "onc": 127, "reduc": 127, "step": [127, 128, 130], "retri": 127, "lowest": 127, "linear": 127, "scale": 127, "exponenti": 127, "present": [127, 130], "see": [127, 128, 129, 130], "white": 127, "max_total_read_count": 127, "iter": [127, 128], "decrement": 127, "outer": 127, "initial_dilut": 127, "begin": 127, "inner": 127, "dilution_multipli": 127, "style": 127, "actual": 127, "three": 127, "thei": [127, 130], "portion": 127, "max_dilut": 127, "reiniti": 127, "optim": 127, "inversion_divisor": 127, "inversion_mask": 127, "0b10": 127, "27": 127, "max_iter": 127, "row_pattern": 127, "bitwis": 127, "0b10010010": 127, "through": [127, 130], "our": 127, "mod": 127, "off": [127, 130], "whole": 127, "below": [127, 128], "real": 128, "exploit": 128, "properti": 128, "drain": 128, "charg": 128, "observ": 128, "howev": [128, 130], "environment": 128, "ddr": 128, "datacent": 128, "choos": 128, "1gbe": 128, "figur": 128, "sudo": [128, 130], "lshw": 128, "short": 128, "r8152": 128, "driver": 128, "displai": [128, 129], "ether": 128, "fpga0": 128, "systemd": 128, "macaddress": 128, "xx": 128, "alwai": 128, "manag": 128, "networkmanag": 128, "nmcli": 128, "con": 128, "ifnam": 128, "ipv4": 128, "manual": 128, "legaci": 128, "hotplug": 128, "ifac": 128, "inet": 128, "sai": 128, "state": [128, 130], "otherwis": 128, "restart": [128, 130], "ifup": 128, "udevadm": 128, "unplug": 128, "back": 128, "networkctl": 128, "libusb_open": 128, "fail": [128, 129], "libusb_error_access": 128, "try": 128, "permiss": 128, "ftdi": [128, 130], "tty": 128, "l": [128, 130], "ttyusb": [128, 130], "addus": 128, "usernam": 128, "litex_serv": 128, "option": [128, 129, 130], "chang": [128, 130], "conflict": [128, 130], "date": 128, "rememb": 128, "regular": 128, "slower": 128, "hw_rowhamm": [128, 129], "block": 128, "faster": 128, "regard": 128, "intend": 128, "read_count_rang": 128, "k": 128, "regardless": 128, "divid": 128, "equal": 128, "1000": 128, "500": 128, "normal": 128, "talk": 128, "That": 128, "precharg": 128, "report": 128, "pair": [128, 129], "With": [128, 130], "dictat": 128, "nrow": 128, "express": 128, "form": 128, "And": 128, "deactiv": 128, "achiev": 128, "becaus": 128, "sequenti": 128, "abov": [128, 130], "const": 128, "random": 128, "instead": [128, 130], "sleep": 128, "happen": 128, "impli": 128, "100e9": 128, "all_0": 128, "all_1": 128, "01_in_row": 128, "0xaaaaaaaa": 128, "hex": 128, "01_per_row": 128, "odd": 128, "rand_per_row": 128, "512": 128, "10e6": 128, "54": 128, "133": 128, "warn": 128, "word": 128, "16777216": 128, "ok": 128, "10000000": 128, "00m": 128, "reenabl": 128, "30": 128, "53": 128, "55": 128, "132": 128, "134": 128, "performd": 128, "59": 128, "previou": 128, "60": 128, "10e4": 128, "subsequ": [128, 130], "summari": 128, "dir": [128, 129, 130], "42": 128, "1m": 128, "1e6": 128, "10e5": 128, "20e4": 128, "soon": 128, "exit": 128, "40": 128, "script_nam": 128, "h": 128, "few": 128, "accept": 128, "bounc": 128, "anim": 128, "light": 128, "move": 128, "time_m": 128, "adjust": 128, "interv": 128, "identif": 128, "identifi": 128, "hash": 128, "xc7k160tffg676": 128, "e7854fdd16d5f958e616bbb4976a97962ee9197d": 128, "2022": 128, "07": 128, "46": 128, "dump": 128, "0x82000000": 128, "ctrl_reset": 128, "0x82000004": 128, "0x12345678": 128, "ctrl_scratch": 128, "0x82000008": 128, "ctrl_bus_error": 128, "0x82002000": 128, "uart_rxtx": 128, "0x82002004": 128, "0x00000001": 128, "uart_txful": 128, "0x82002008": 128, "uart_rxempti": 128, "0x8200200c": 128, "0x00000003": 128, "uart_ev_statu": 128, "0x82002010": 128, "uart_ev_pend": 128, "serv": 128, "m0": 128, "b0": 128, "11111111111110000000000000000000": 128, "delai": [128, 130], "06": 128, "b1": 128, "00000000000000111111111111111000": 128, "21": [128, 130], "08": [128, 130], "b2": 128, "00000000000000000000000000000011": 128, "01": 128, "b3": 128, "00000000000000000000000000000000": 128, "b4": 128, "b5": 128, "b6": 128, "b7": 128, "best": 128, "b01": 128, "m1": 128, "11111111111111000000000000000000": 128, "00000000000000000000000000000001": 128, "00": 128, "memtest": 128, "2mib": 128, "0x40200000": 128, "memspe": 128, "speed": 128, "12mib": 128, "succeed": 128, "proceed": 128, "basic": 128, "sometim": 128, "swap": 128, "procedur": 128, "instanti": 128, "fabric": 128, "train": 128, "failur": 128, "cannot": 128, "emul": 128, "host": [128, 130], "litex_term": 128, "ship": 128, "advis": 128, "minicom": [128, 130], "wors": 128, "reboot": [128, 130], "kei": 128, "crossov": 128, "pt": 128, "backend": 128, "v3": 128, "flowcontrol": 128, "baudrat": 128, "1000000": 128, "pariti": 128, "databit": 128, "stopbit": 128, "escap": 128, "noinit": 128, "noreset": 128, "hangup": 128, "nolock": 128, "send_cmd": 128, "sz": 128, "vv": 128, "receive_cmd": 128, "rz": 128, "imap": 128, "omap": 128, "emap": 128, "crcrlf": 128, "delb": 128, "logfil": 128, "initstr": 128, "exit_aft": 128, "9mib": 128, "q": 128, "esc": 128, "abort": 128, "sl5ddsmmkekro": 128, "No": 128, "medium": 128, "coupl": 128, "mem_test": 128, "previous": 128, "gib": 128, "origin": 128, "mem_list": 128, "sdram_test": 128, "sdram_hw_test": 128, "3rd": 128, "burst_length": 128, "everi": [128, 129], "bigger": 128, "function": 128, "introduc": 128, "subcommand": 128, "0x10000": 128, "burst": 128, "189": 128, "sec": 128, "000": 128, "kib": 128, "61": 128, "114": 128, "kibp": 128, "591": 128, "mib": 128, "321": 128, "797": 128, "mibp": 128, "litescop": 128, "gather": 128, "debug": 128, "depth": [128, 130], "wa": [128, 130], "arty_litescop": 128, "cp": [128, 130], "server": [128, 129, 130], "separ": 128, "vcd": 128, "gtkwave": 128, "intermedi": 128, "sim": 128, "investig": 128, "fst": 128, "wrapper": 128, "disallow": 128, "interfer": 128, "tun": 128, "valid": 128, "tunctl": 128, "ifconfig": 128, "iptabl": 128, "input": 128, "j": [128, 130], "caus": 128, "draw": 129, "databas": 129, "graph": 129, "across": 129, "your_error_summari": 129, "y": [129, 130], "axi": [129, 130], "color": 129, "tile": 129, "annot": 129, "explicitli": 129, "zoom": 129, "interest": 129, "matplotlib": 129, "bottom": 129, "left": 129, "corner": 129, "statist": 129, "click": 129, "pop": 129, "window": 129, "themselv": 129, "differenti": 129, "standard": 129, "deviat": 129, "log_directori": 129, "similarli": 129, "chipsalli": 129, "npm": 129, "vis_directori": 129, "dist": 129, "product": 129, "8080": 129, "aggresor": 129, "zynq": 130, "ultrascal": 130, "mpsoc": 130, "p": 130, "quad": 130, "arm": 130, "cortex": 130, "a53": 130, "pl": 130, "reason": 130, "pc": 130, "firmwar": 130, "proper": 130, "sw6": 130, "fmc": 130, "lpc": 130, "connector": 130, "j5": 130, "hdmi": 130, "detail": 130, "evalu": 130, "ug1267": 130, "ON": 130, "easiest": 130, "img": 130, "releas": 130, "microsd": 130, "slot": 130, "lsblk": 130, "maj": 130, "min": 130, "rm": 130, "ro": 130, "mountpoint": 130, "sda": 130, "931": 130, "5g": 130, "disk": 130, "sda1": 130, "sdb": 130, "8g": 130, "sdb1": 130, "17": 130, "128m": 130, "media": 130, "sdb2": 130, "nvme0n1": 130, "259": 130, "476": 130, "9g": 130, "nvme0n1p1": 130, "512m": 130, "nvme0n1p2": 130, "4g": 130, "partit": 130, "damag": 130, "drive": 130, "unmount": 130, "umount": 130, "accord": 130, "dd": 130, "oflag": 130, "sync": 130, "4m": 130, "successfulli": 130, "mount": 130, "brows": 130, "hasn": 130, "mkdir": 130, "mnt": 130, "fat32": 130, "startup": 130, "prebuilt": 130, "come": 130, "fresh": 130, "onboard": 130, "red": 130, "green": 130, "four": 130, "circular": 130, "further": 130, "chain": 130, "uart0": 130, "mio18": 130, "uart1": 130, "mio20": 130, "uart2": 130, "28": 130, "ttyusbx": 130, "among": 130, "ttyusb0": 130, "ttyusb3": 130, "ttyusb1": 130, "password": 130, "section": 130, "ping": 130, "transmit": 130, "56": 130, "84": 130, "icmp_seq": 130, "ttl": 130, "332": 130, "072": 130, "081": 130, "edit": 130, "fairli": 130, "minim": 130, "vi": 130, "editor": 130, "new_ip_address": 130, "remov": 130, "passwordless": 130, "simplic": 130, "pose": 130, "risk": 130, "sshd_config": 130, "mmcblk0p1": 130, "autom": 130, "entri": 130, "fstab": 130, "vfat": 130, "scp": 130, "futur": 130, "revis": 130, "still": 130, "fsbl": 130, "spl": 130, "link1": 130, "link2": 130, "pmu": 130, "wiki": 130, "atlassian": 130, "net": 130, "page": 130, "18842462": 130, "18841798": 130, "eval": 130, "hpm0": 130, "fpd": 130, "hpm1": 130, "carrier": 130, "usr": 130, "tclsh": 130, "hwdsgn": 130, "open_hw_design": 130, "base_zynq_mpsoc_wrapp": 130, "hdf": 130, "generate_app": 130, "standalon": 130, "proc": 130, "psu_cortexa53_0": 130, "app": 130, "zynqmp_fsbl": 130, "sw": 130, "psu_pmu_0": 130, "zynqmp_pmufw": 130, "pmufw": 130, "set_repo_path": 130, "xlnx": 130, "create_sw_design": 130, "device_tre": 130, "generate_target": 130, "dt": 130, "close_hw_design": 130, "current_hw_design": 130, "miss": 130, "node": 130, "pcw": 130, "dtsi": 130, "gem3": 130, "rgmii": 130, "id": 130, "okai": 130, "ptp": 130, "enet": 130, "phy0": 130, "reg": 130, "ti": 130, "0xa": 130, "0x1": 130, "rxctrl": 130, "strap": 130, "worka": 130, "blob": 130, "nostdinc": 130, "undef": 130, "d__dts__": 130, "assembl": 130, "cpp": 130, "dtc": 130, "trust": 130, "e6eea88b14aaf456c49f9c7e6747584224648cb9": 130, "tag": 130, "xlnx_rebase_v2": 130, "d8fc4b3b70bccf1577dab69f6ddfd4ada9a93bac": 130, "v2018": 130, "22b71b41620dac13c69267d2b7898ebfb14c954": 130, "xlnx_rebase_v5": 130, "4_2020": 130, "appli": 130, "patch": 130, "zynqmp": 130, "config_use_bootarg": 130, "config_bootarg": 130, "clk_ignore_unus": 130, "ttyps0": 130, "mmcblk0p2": 130, "rootwait": 130, "earlyprintk": 130, "rootfstyp": 130, "ext4": 130, "config_use_bootcommand": 130, "config_bootcommand": 130, "mmc": 130, "0x2000000": 130, "files": 130, "0x3000000": 130, "booti": 130, "unfold": 130, "distclean": 130, "nproc": 130, "plat": 130, "reset_to_bl31": 130, "xilinx_zynqmp_zcu104_revc_defconfig": 130, "menuconfig": 130, "earlier": 130, "arm64": 130, "xilinx_zynqmp_defconfig": 130, "mkbootimag": 130, "bif": 130, "fsbl_config": 130, "a53_x64": 130, "elf": 130, "pmufw_imag": 130, "destination_cpu": 130, "exception_level": 130, "el": 130, "bl31": 130, "filepath": 130, "checkout": 130, "f45925a951318e9e53bead80b363e004301adc6f": 130, "avoid": 130, "fakeroot": 130, "everyth": 130, "zynqmp_zcu104_defconfig": 130, "fdisk": 130, "xxx": 130, "usual": 130, "scheme": 130, "mkf": 130, "fat": 130, "f": 130, "our_sd_card_partition_1": 130, "our_sd_card_partition_2": 130, "reva": 130, "our_sd_card": 130}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"arti": [0, 8], "a7": [0, 8], "board": [0, 47, 89, 120, 121, 126, 128, 130], "configur": [0, 120, 121, 122, 126, 127, 130], "controller_set": [1, 20, 40, 61, 82, 101], "allow": [1, 20, 40, 61, 82, 101], "chang": [1, 20, 40, 61, 82, 101, 127], "litedramcontrol": [1, 20, 40, 61, 82, 101], "behaviour": [1, 20, 40, 61, 82, 101], "runtim": [1, 20, 40, 61, 82, 101], "regist": [1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119], "list": [1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119], "controller_settings_refresh": [1, 20, 40, 61, 82, 101], "ctrl": [2, 21, 41, 62, 83, 102], "ctrl__reset": [2, 21, 41, 62, 83, 102], "ctrl_scratch": [2, 21, 41, 62, 83, 102], "ctrl_bus_error": [2, 21, 41, 62, 83, 102], "ddrctrl": [3, 22, 42, 63, 84, 103], "ddrctrl_init_don": [3, 22, 42, 63, 84, 103], "ddrctrl_init_error": [3, 22, 42, 63, 84, 103], "ddrphy": [4, 23, 43, 64, 85, 104], "ddrphy_rst": [4, 23, 85, 104], "ddrphy_dly_sel": [4, 23, 85, 104], "ddrphy_half_sys8x_tap": [4, 23, 85, 104], "ddrphy_wlevel_en": [4, 23, 85, 104], "ddrphy_wlevel_strob": [4, 23, 85, 104], "ddrphy_rdly_dq_rst": [4, 23, 85, 104], "ddrphy_rdly_dq_inc": [4, 23, 85, 104], "ddrphy_rdly_dq_bitslip_rst": [4, 23, 85, 104], "ddrphy_rdly_dq_bitslip": [4, 23, 85, 104], "ddrphy_wdly_dq_bitslip_rst": [4, 23, 85, 104], "ddrphy_wdly_dq_bitslip": [4, 23, 85, 104], "ddrphy_rdphas": [4, 23, 85, 104], "ddrphy_wrphas": [4, 23, 85, 104], "dfi_switch": [5, 24, 44, 65, 86, 105], "dfi_switch_refresh_count": [5, 24, 44, 65, 86, 105], "dfi_switch_at_refresh": [5, 24, 44, 65, 86, 105], "dfi_switch_refresh_upd": [5, 24, 44, 65, 86, 105], "ethphi": [6, 25, 45, 66, 87], "ethphy_crg_reset": [6, 25, 45, 66, 87], "ethphy_mdio_w": [6, 25, 45, 66, 87], "ethphy_mdio_r": [6, 25, 45, 66, 87], "identifier_mem": [7, 27, 46, 68, 88, 107], "document": [8, 28, 47, 69, 89, 108, 124, 125], "row": [8, 28, 47, 69, 89, 108, 127, 128], "hammer": [8, 28, 47, 69, 89, 108, 128], "tester": [8, 28, 47, 60, 69, 89, 108, 120, 122, 124, 125], "modul": [8, 28, 47, 69, 89, 108, 123], "group": [8, 28, 47, 69, 89, 108], "interrupt": [9, 29, 48, 70, 90, 109], "control": [9, 29, 48, 70, 90, 109, 128, 130], "assign": [9, 29, 48, 70, 90, 109], "led": [10, 30, 49, 71, 91, 110, 128], "leds_out": [10, 30, 49, 71, 91, 110], "payload_executor": [11, 31, 51, 73, 92, 111], "payload_executor_start": [11, 31, 51, 73, 92, 111], "payload_executor_statu": [11, 31, 51, 73, 92, 111], "payload_executor_read_count": [11, 31, 51, 73, 92, 111], "reader": [12, 32, 52, 74, 93, 112], "pattern": [12, 19, 32, 39, 52, 59, 74, 81, 93, 100, 112, 119, 128], "read": [12, 32, 52, 74, 93, 112, 123], "error": [12, 32, 52, 74, 93, 112], "reader_start": [12, 32, 52, 74, 93, 112], "reader_readi": [12, 32, 52, 74, 93, 112], "reader_modulo": [12, 32, 52, 74, 93, 112], "reader_count": [12, 32, 52, 74, 93, 112], "reader_don": [12, 32, 52, 74, 93, 112], "reader_mem_mask": [12, 32, 52, 74, 93, 112], "reader_data_mask": [12, 32, 52, 74, 93, 112], "reader_data_div": [12, 32, 52, 74, 93, 112], "reader_inverter_divisor_mask": [12, 32, 52, 74, 93, 112], "reader_inverter_selection_mask": [12, 32, 52, 74, 93, 112], "reader_error_count": [12, 32, 52, 74, 93, 112], "reader_skip_fifo": [12, 32, 52, 74, 93, 112], "reader_error_offset": [12, 32, 52, 74, 93, 112], "reader_error_data3": [12, 32, 74, 93, 112], "reader_error_data2": [12, 32, 74, 93, 112], "reader_error_data1": [12, 32, 52, 74, 93, 112], "reader_error_data0": [12, 32, 52, 74, 93, 112], "reader_error_expected3": [12, 32, 74, 93, 112], "reader_error_expected2": [12, 32, 74, 93, 112], "reader_error_expected1": [12, 32, 52, 74, 93, 112], "reader_error_expected0": [12, 32, 52, 74, 93, 112], "reader_error_readi": [12, 32, 52, 74, 93, 112], "reader_error_continu": [12, 32, 52, 74, 93, 112], "rowhamm": [13, 33, 53, 75, 94, 113, 122, 124, 125], "rowhammer_en": [13, 33, 53, 75, 94, 113], "rowhammer_address1": [13, 33, 53, 75, 94, 113], "rowhammer_address2": [13, 33, 53, 75, 94, 113], "rowhammer_count": [13, 33, 53, 75, 94, 113], "sdram": [14, 34, 54, 76, 95, 114], "sdram_dfii_control": [14, 34, 54, 76, 95, 114], "sdram_dfii_pi0_command": [14, 34, 95, 114], "sdram_dfii_pi0_command_issu": [14, 34, 95, 114], "sdram_dfii_pi0_address": [14, 34, 95, 114], "sdram_dfii_pi0_baddress": [14, 34, 95, 114], "sdram_dfii_pi0_wrdata": [14, 95], "sdram_dfii_pi0_rddata": [14, 95], "sdram_dfii_pi1_command": [14, 34, 95, 114], "sdram_dfii_pi1_command_issu": [14, 34, 95, 114], "sdram_dfii_pi1_address": [14, 34, 95, 114], "sdram_dfii_pi1_baddress": [14, 34, 95, 114], "sdram_dfii_pi1_wrdata": [14, 95], "sdram_dfii_pi1_rddata": [14, 95], "sdram_dfii_pi2_command": [14, 34, 95, 114], "sdram_dfii_pi2_command_issu": [14, 34, 95, 114], "sdram_dfii_pi2_address": [14, 34, 95, 114], "sdram_dfii_pi2_baddress": [14, 34, 95, 114], "sdram_dfii_pi2_wrdata": [14, 95], "sdram_dfii_pi2_rddata": [14, 95], "sdram_dfii_pi3_command": [14, 34, 95, 114], "sdram_dfii_pi3_command_issu": [14, 34, 95, 114], "sdram_dfii_pi3_address": [14, 34, 95, 114], "sdram_dfii_pi3_baddress": [14, 34, 95, 114], "sdram_dfii_pi3_wrdata": [14, 95], "sdram_dfii_pi3_rddata": [14, 95], "sdram_controller_trp": [14, 34, 54, 76, 95, 114], "sdram_controller_trcd": [14, 34, 54, 76, 95, 114], "sdram_controller_twr": [14, 34, 54, 76, 95, 114], "sdram_controller_twtr": [14, 34, 54, 76, 95, 114], "sdram_controller_trefi": [14, 34, 54, 76, 95, 114], "sdram_controller_trfc": [14, 34, 54, 76, 95, 114], "sdram_controller_tfaw": [14, 34, 54, 76, 95, 114], "sdram_controller_tccd": [14, 34, 54, 76, 95, 114], "sdram_controller_tccd_wr": [14, 34, 54, 76, 95, 114], "sdram_controller_trtp": [14, 34, 54, 76, 95, 114], "sdram_controller_trrd": [14, 34, 54, 76, 95, 114], "sdram_controller_trc": [14, 34, 54, 76, 95, 114], "sdram_controller_tra": [14, 34, 54, 76, 95, 114], "sdram_controller_tzqc": [14, 34, 114], "sdram_controller_last_addr_0": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_0": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_1": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_1": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_2": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_2": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_3": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_3": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_4": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_4": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_5": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_5": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_6": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_6": [14, 34, 54, 76, 95, 114], "sdram_controller_last_addr_7": [14, 34, 54, 76, 95, 114], "sdram_controller_last_active_row_7": [14, 34, 54, 76, 95, 114], "sdram_check": [15, 35, 55, 77, 96, 115], "sdram_checker_reset": [15, 35, 55, 77, 96, 115], "sdram_checker_start": [15, 35, 55, 77, 96, 115], "sdram_checker_don": [15, 35, 55, 77, 96, 115], "sdram_checker_bas": [15, 55, 96, 115], "sdram_checker_end": [15, 55, 96, 115], "sdram_checker_length": [15, 55, 96, 115], "sdram_checker_random": [15, 35, 55, 77, 96, 115], "sdram_checker_tick": [15, 35, 55, 77, 96, 115], "sdram_checker_error": [15, 35, 55, 77, 96, 115], "sdram_gener": [16, 36, 56, 78, 97, 116], "sdram_generator_reset": [16, 36, 56, 78, 97, 116], "sdram_generator_start": [16, 36, 56, 78, 97, 116], "sdram_generator_don": [16, 36, 56, 78, 97, 116], "sdram_generator_bas": [16, 56, 97, 116], "sdram_generator_end": [16, 56, 97, 116], "sdram_generator_length": [16, 56, 97, 116], "sdram_generator_random": [16, 36, 56, 78, 97, 116], "sdram_generator_tick": [16, 36, 56, 78, 97, 116], "timer0": [17, 37, 57, 79, 98, 117], "timer": [17, 37, 57, 79, 98, 117], "timer0_load": [17, 37, 57, 79, 98, 117], "timer0_reload": [17, 37, 57, 79, 98, 117], "timer0_en": [17, 37, 57, 79, 98, 117], "timer0_update_valu": [17, 37, 57, 79, 98, 117], "timer0_valu": [17, 37, 57, 79, 98, 117], "timer0_ev_statu": [17, 37, 57, 79, 98, 117], "timer0_ev_pend": [17, 37, 57, 79, 98, 117], "timer0_ev_en": [17, 37, 57, 79, 98, 117], "uart": [18, 38, 58, 80, 99, 118], "uart_rxtx": [18, 38, 58, 80, 99, 118], "uart_txful": [18, 38, 58, 80, 99, 118], "uart_rxempti": [18, 38, 58, 80, 99, 118], "uart_ev_statu": [18, 38, 58, 80, 99, 118], "uart_ev_pend": [18, 38, 58, 80, 99, 118], "uart_ev_en": [18, 38, 58, 80, 99, 118], "uart_txempti": [18, 38, 58, 80, 99, 118], "uart_rxful": [18, 38, 58, 80, 99, 118], "uart_xover_rxtx": [18, 38, 58, 80, 99, 118], "uart_xover_txful": [18, 38, 58, 80, 99, 118], "uart_xover_rxempti": [18, 38, 58, 80, 99, 118], "uart_xover_ev_statu": [18, 38, 58, 80, 99, 118], "uart_xover_ev_pend": [18, 38, 58, 80, 99, 118], "uart_xover_ev_en": [18, 38, 58, 80, 99, 118], "uart_xover_txempti": [18, 38, 58, 80, 99, 118], "uart_xover_rxful": [18, 38, 58, 80, 99, 118], "writer": [19, 39, 59, 81, 100, 119], "writer_start": [19, 39, 59, 81, 100, 119], "writer_readi": [19, 39, 59, 81, 100, 119], "writer_modulo": [19, 39, 59, 81, 100, 119], "writer_count": [19, 39, 59, 81, 100, 119], "writer_don": [19, 39, 59, 81, 100, 119], "writer_mem_mask": [19, 39, 59, 81, 100, 119], "writer_data_mask": [19, 39, 59, 81, 100, 119], "writer_data_div": [19, 39, 59, 81, 100, 119], "writer_inverter_divisor_mask": [19, 39, 59, 81, 100, 119], "writer_inverter_selection_mask": [19, 39, 59, 81, 100, 119], "writer_last_address": [19, 39, 59, 81, 100, 119], "ddrphy_cdly_rst": [23, 85, 104], "ddrphy_cdly_inc": [23, 85, 104], "ddrphy_wdly_dq_rst": [23, 85, 104], "ddrphy_wdly_dq_inc": [23, 85, 104], "ddrphy_wdly_dqs_rst": [23, 85, 104], "ddrphy_wdly_dqs_inc": [23, 85, 104], "ddrphy_alert": 23, "ddrphy_rst_alert": 23, "i2c": [26, 67, 106], "i2c_w": [26, 67, 106], "i2c_r": [26, 67, 106], "data": [28, 120, 123], "center": [28, 120], "dram": [28, 120, 123], "reader_error_data7": [32, 74, 93, 112], "reader_error_data6": [32, 74, 93, 112], "reader_error_data5": [32, 74, 93, 112], "reader_error_data4": [32, 74, 93, 112], "reader_error_expected7": [32, 74, 93, 112], "reader_error_expected6": [32, 74, 93, 112], "reader_error_expected5": [32, 74, 93, 112], "reader_error_expected4": [32, 74, 93, 112], "sdram_dfii_pi0_wrdata1": [34, 114], "sdram_dfii_pi0_wrdata0": [34, 114], "sdram_dfii_pi0_rddata1": [34, 114], "sdram_dfii_pi0_rddata0": [34, 114], "sdram_dfii_pi1_wrdata1": [34, 114], "sdram_dfii_pi1_wrdata0": [34, 114], "sdram_dfii_pi1_rddata1": [34, 114], "sdram_dfii_pi1_rddata0": [34, 114], "sdram_dfii_pi2_wrdata1": [34, 114], "sdram_dfii_pi2_wrdata0": [34, 114], "sdram_dfii_pi2_rddata1": [34, 114], "sdram_dfii_pi2_rddata0": [34, 114], "sdram_dfii_pi3_wrdata1": [34, 114], "sdram_dfii_pi3_wrdata0": [34, 114], "sdram_dfii_pi3_rddata1": [34, 114], "sdram_dfii_pi3_rddata0": [34, 114], "sdram_controller_last_addr_8": [34, 54, 76], "sdram_controller_last_active_row_8": [34, 54, 76], "sdram_controller_last_addr_9": [34, 54, 76], "sdram_controller_last_active_row_9": [34, 54, 76], "sdram_controller_last_addr_10": [34, 54, 76], "sdram_controller_last_active_row_10": [34, 54, 76], "sdram_controller_last_addr_11": [34, 54, 76], "sdram_controller_last_active_row_11": [34, 54, 76], "sdram_controller_last_addr_12": [34, 54, 76], "sdram_controller_last_active_row_12": [34, 54, 76], "sdram_controller_last_addr_13": [34, 54, 76], "sdram_controller_last_active_row_13": [34, 54, 76], "sdram_controller_last_addr_14": [34, 54, 76], "sdram_controller_last_active_row_14": [34, 54, 76], "sdram_controller_last_addr_15": [34, 54, 76], "sdram_controller_last_active_row_15": [34, 54, 76], "sdram_checker_base1": [35, 77], "sdram_checker_base0": [35, 77], "sdram_checker_end1": [35, 77], "sdram_checker_end0": [35, 77], "sdram_checker_length1": [35, 77], "sdram_checker_length0": [35, 77], "sdram_generator_base1": [36, 78], "sdram_generator_base0": [36, 78], "sdram_generator_end1": [36, 78], "sdram_generator_end0": [36, 78], "sdram_generator_length1": [36, 78], "sdram_generator_length0": [36, 78], "ddrphy_csrmodule_enable_fifo": [43, 64], "ddrphy_csrmodule_rst": [43, 64], "ddrphy_csrmodule_rdimm_mod": [43, 64], "ddrphy_csrmodule_rdphas": [43, 64], "ddrphy_csrmodule_wrphas": [43, 64], "ddrphy_csrmodule_alert": [43, 64], "ddrphy_csrmodule_alert_reduc": [43, 64], "ddrphy_csrmodule_sample_alert": [43, 64], "ddrphy_csrmodule_reset_alert": [43, 64], "ddrphy_csrmodule_ckdly_rst": [43, 64], "ddrphy_csrmodule_ckdly_inc": [43, 64], "ddrphy_csrmodule_preambl": 43, "ddrphy_csrmodule_wlevel_en": 43, "ddrphy_csrmodule_par_en": 43, "ddrphy_csrmodule_par_valu": 43, "ddrphy_csrmodule_discard_rd_fifo": 43, "ddrphy_csrmodule_dly_sel": 43, "ddrphy_csrmodule_dq_dqs_ratio": 43, "ddrphy_csrmodule_ck_rdly_inc": 43, "ddrphy_csrmodule_ck_rdly_rst": 43, "ddrphy_csrmodule_ck_rddli": 43, "ddrphy_csrmodule_ck_rddly_preambl": 43, "ddrphy_csrmodule_ck_wdly_inc": 43, "ddrphy_csrmodule_ck_wdly_rst": 43, "ddrphy_csrmodule_ck_wdly_dq": 43, "ddrphy_csrmodule_ck_wddly_inc": 43, "ddrphy_csrmodule_ck_wddly_rst": 43, "ddrphy_csrmodule_dq_dly_sel": 43, "ddrphy_csrmodule_csdly_rst": 43, "ddrphy_csrmodule_csdly_inc": 43, "ddrphy_csrmodule_cadly_rst": 43, "ddrphy_csrmodule_cadly_inc": 43, "ddrphy_csrmodule_pardly_rst": 43, "ddrphy_csrmodule_pardly_inc": 43, "ddrphy_csrmodule_csdli": 43, "ddrphy_csrmodule_cadli": 43, "ddrphy_csrmodule_rdly_dq_rst": 43, "ddrphy_csrmodule_rdly_dq_inc": 43, "ddrphy_csrmodule_rdly_dqs_rst": 43, "ddrphy_csrmodule_rdly_dqs_inc": 43, "ddrphy_csrmodule_rdly_dq": 43, "ddrphy_csrmodule_wdly_dq_rst": 43, "ddrphy_csrmodule_wdly_dq_inc": 43, "ddrphy_csrmodule_wdly_dm_rst": 43, "ddrphy_csrmodule_wdly_dm_inc": 43, "ddrphy_csrmodule_wdly_dqs_rst": 43, "ddrphy_csrmodule_wdly_dqs_inc": 43, "ddrphy_csrmodule_wdly_dq": 43, "ddrphy_csrmodule_wdly_dm": 43, "ddr5": [47, 60, 69, 121, 122], "test": [47, 89, 121, 124, 126, 128], "main": [50, 72], "main_dq_remapping1": 50, "main_dq_remapping0": 50, "sdram_dfii_force_issu": [54, 76], "sdram_dfii_cmdinjector_command_storag": 54, "sdram_dfii_cmdinjector_command_storage_wr_mask": 54, "sdram_dfii_cmdinjector_phase_addr": 54, "sdram_dfii_cmdinjector_store_continuous_cmd": 54, "sdram_dfii_cmdinjector_store_singleshot_cmd": 54, "sdram_dfii_cmdinjector_single_shot": 54, "sdram_dfii_cmdinjector_issue_command": 54, "sdram_dfii_cmdinjector_wrdata_select": 54, "sdram_dfii_cmdinjector_wrdata": 54, "sdram_dfii_cmdinjector_wrdata_": 54, "sdram_dfii_cmdinjector_wrdata_stor": 54, "sdram_dfii_cmdinjector_setup": 54, "sdram_dfii_cmdinjector_sampl": 54, "sdram_dfii_cmdinjector_result_arrai": 54, "sdram_dfii_cmdinjector_reset": 54, "sdram_dfii_cmdinjector_rddata_select": 54, "sdram_dfii_cmdinjector_rddata_capture_cnt": 54, "sdram_dfii_cmdinjector_rddata": 54, "sdram_controller_last_addr_16": [54, 76], "sdram_controller_last_active_row_16": [54, 76], "sdram_controller_last_addr_17": [54, 76], "sdram_controller_last_active_row_17": [54, 76], "sdram_controller_last_addr_18": [54, 76], "sdram_controller_last_active_row_18": [54, 76], "sdram_controller_last_addr_19": [54, 76], "sdram_controller_last_active_row_19": [54, 76], "sdram_controller_last_addr_20": [54, 76], "sdram_controller_last_active_row_20": [54, 76], "sdram_controller_last_addr_21": [54, 76], "sdram_controller_last_active_row_21": [54, 76], "sdram_controller_last_addr_22": [54, 76], "sdram_controller_last_active_row_22": [54, 76], "sdram_controller_last_addr_23": [54, 76], "sdram_controller_last_active_row_23": [54, 76], "sdram_controller_last_addr_24": [54, 76], "sdram_controller_last_active_row_24": [54, 76], "sdram_controller_last_addr_25": [54, 76], "sdram_controller_last_active_row_25": [54, 76], "sdram_controller_last_addr_26": [54, 76], "sdram_controller_last_active_row_26": [54, 76], "sdram_controller_last_addr_27": [54, 76], "sdram_controller_last_active_row_27": [54, 76], "sdram_controller_last_addr_28": [54, 76], "sdram_controller_last_active_row_28": [54, 76], "sdram_controller_last_addr_29": [54, 76], "sdram_controller_last_active_row_29": [54, 76], "sdram_controller_last_addr_30": [54, 76], "sdram_controller_last_active_row_30": [54, 76], "sdram_controller_last_addr_31": [54, 76], "sdram_controller_last_active_row_31": [54, 76], "phycrg": 60, "s7crgphy": 60, "clock": 60, "tree": 60, "ddrphy_csrmodule_a_preambl": 64, "ddrphy_csrmodule_a_wlevel_en": 64, "ddrphy_csrmodule_a_par_en": 64, "ddrphy_csrmodule_a_par_valu": 64, "ddrphy_csrmodule_a_discard_rd_fifo": 64, "ddrphy_csrmodule_a_dly_sel": 64, "ddrphy_csrmodule_a_dq_dqs_ratio": 64, "ddrphy_csrmodule_a_ck_rdly_inc": 64, "ddrphy_csrmodule_a_ck_rdly_rst": 64, "ddrphy_csrmodule_a_ck_rddli": 64, "ddrphy_csrmodule_a_ck_rddly_preambl": 64, "ddrphy_csrmodule_a_ck_wdly_inc": 64, "ddrphy_csrmodule_a_ck_wdly_rst": 64, "ddrphy_csrmodule_a_ck_wdly_dq": 64, "ddrphy_csrmodule_a_ck_wddly_inc": 64, "ddrphy_csrmodule_a_ck_wddly_rst": 64, "ddrphy_csrmodule_a_dq_dly_sel": 64, "ddrphy_csrmodule_a_csdly_rst": 64, "ddrphy_csrmodule_a_csdly_inc": 64, "ddrphy_csrmodule_a_cadly_rst": 64, "ddrphy_csrmodule_a_cadly_inc": 64, "ddrphy_csrmodule_a_pardly_rst": 64, "ddrphy_csrmodule_a_pardly_inc": 64, "ddrphy_csrmodule_a_csdli": 64, "ddrphy_csrmodule_a_cadli": 64, "ddrphy_csrmodule_a_rdly_dq_rst": 64, "ddrphy_csrmodule_a_rdly_dq_inc": 64, "ddrphy_csrmodule_a_rdly_dqs_rst": 64, "ddrphy_csrmodule_a_rdly_dqs_inc": 64, "ddrphy_csrmodule_a_rdly_dq": 64, "ddrphy_csrmodule_a_wdly_dq_rst": 64, "ddrphy_csrmodule_a_wdly_dq_inc": 64, "ddrphy_csrmodule_a_wdly_dm_rst": 64, "ddrphy_csrmodule_a_wdly_dm_inc": 64, "ddrphy_csrmodule_a_wdly_dqs_rst": 64, "ddrphy_csrmodule_a_wdly_dqs_inc": 64, "ddrphy_csrmodule_a_wdly_dq": 64, "ddrphy_csrmodule_a_wdly_dm": 64, "ddrphy_csrmodule_b_preambl": 64, "ddrphy_csrmodule_b_wlevel_en": 64, "ddrphy_csrmodule_b_par_en": 64, "ddrphy_csrmodule_b_par_valu": 64, "ddrphy_csrmodule_b_discard_rd_fifo": 64, "ddrphy_csrmodule_b_dly_sel": 64, "ddrphy_csrmodule_b_dq_dqs_ratio": 64, "ddrphy_csrmodule_b_ck_rdly_inc": 64, "ddrphy_csrmodule_b_ck_rdly_rst": 64, "ddrphy_csrmodule_b_ck_rddli": 64, "ddrphy_csrmodule_b_ck_rddly_preambl": 64, "ddrphy_csrmodule_b_ck_wdly_inc": 64, "ddrphy_csrmodule_b_ck_wdly_rst": 64, "ddrphy_csrmodule_b_ck_wdly_dq": 64, "ddrphy_csrmodule_b_ck_wddly_inc": 64, "ddrphy_csrmodule_b_ck_wddly_rst": 64, "ddrphy_csrmodule_b_dq_dly_sel": 64, "ddrphy_csrmodule_b_csdly_rst": 64, "ddrphy_csrmodule_b_csdly_inc": 64, "ddrphy_csrmodule_b_cadly_rst": 64, "ddrphy_csrmodule_b_cadly_inc": 64, "ddrphy_csrmodule_b_pardly_rst": 64, "ddrphy_csrmodule_b_pardly_inc": 64, "ddrphy_csrmodule_b_csdli": 64, "ddrphy_csrmodule_b_cadli": 64, "ddrphy_csrmodule_b_rdly_dq_rst": 64, "ddrphy_csrmodule_b_rdly_dq_inc": 64, "ddrphy_csrmodule_b_rdly_dqs_rst": 64, "ddrphy_csrmodule_b_rdly_dqs_inc": 64, "ddrphy_csrmodule_b_rdly_dq": 64, "ddrphy_csrmodule_b_wdly_dq_rst": 64, "ddrphy_csrmodule_b_wdly_dq_inc": 64, "ddrphy_csrmodule_b_wdly_dm_rst": 64, "ddrphy_csrmodule_b_wdly_dm_inc": 64, "ddrphy_csrmodule_b_wdly_dqs_rst": 64, "ddrphy_csrmodule_b_wdly_dqs_inc": 64, "ddrphy_csrmodule_b_wdly_dq": 64, "ddrphy_csrmodule_b_wdly_dm": 64, "main_a_dq_remapping3": 72, "main_a_dq_remapping2": 72, "main_a_dq_remapping1": 72, "main_a_dq_remapping0": 72, "main_b_dq_remapping3": 72, "main_b_dq_remapping2": 72, "main_b_dq_remapping1": 72, "main_b_dq_remapping0": 72, "sdram_dfii_a_cmdinjector_command_storag": 76, "sdram_dfii_a_cmdinjector_command_storage_wr_mask": 76, "sdram_dfii_a_cmdinjector_phase_addr": 76, "sdram_dfii_a_cmdinjector_store_continuous_cmd": 76, "sdram_dfii_a_cmdinjector_store_singleshot_cmd": 76, "sdram_dfii_a_cmdinjector_single_shot": 76, "sdram_dfii_a_cmdinjector_issue_command": 76, "sdram_dfii_a_cmdinjector_wrdata_select": 76, "sdram_dfii_a_cmdinjector_wrdata": 76, "sdram_dfii_a_cmdinjector_wrdata_": 76, "sdram_dfii_a_cmdinjector_wrdata_stor": 76, "sdram_dfii_a_cmdinjector_setup": 76, "sdram_dfii_a_cmdinjector_sampl": 76, "sdram_dfii_a_cmdinjector_result_arrai": 76, "sdram_dfii_a_cmdinjector_reset": 76, "sdram_dfii_a_cmdinjector_rddata_select": 76, "sdram_dfii_a_cmdinjector_rddata_capture_cnt": 76, "sdram_dfii_a_cmdinjector_rddata": 76, "sdram_dfii_b_cmdinjector_command_storag": 76, "sdram_dfii_b_cmdinjector_command_storage_wr_mask": 76, "sdram_dfii_b_cmdinjector_phase_addr": 76, "sdram_dfii_b_cmdinjector_store_continuous_cmd": 76, "sdram_dfii_b_cmdinjector_store_singleshot_cmd": 76, "sdram_dfii_b_cmdinjector_single_shot": 76, "sdram_dfii_b_cmdinjector_issue_command": 76, "sdram_dfii_b_cmdinjector_wrdata_select": 76, "sdram_dfii_b_cmdinjector_wrdata": 76, "sdram_dfii_b_cmdinjector_wrdata_": 76, "sdram_dfii_b_cmdinjector_wrdata_stor": 76, "sdram_dfii_b_cmdinjector_setup": 76, "sdram_dfii_b_cmdinjector_sampl": 76, "sdram_dfii_b_cmdinjector_result_arrai": 76, "sdram_dfii_b_cmdinjector_reset": 76, "sdram_dfii_b_cmdinjector_rddata_select": 76, "sdram_dfii_b_cmdinjector_rddata_capture_cnt": 76, "sdram_dfii_b_cmdinjector_rddata": 76, "ddrphy_rdly_dqs_rst": 85, "ddrphy_rdly_dqs_inc": 85, "lpddr4": [89, 126], "sdram_dfii_pi4_command": 95, "sdram_dfii_pi4_command_issu": 95, "sdram_dfii_pi4_address": 95, "sdram_dfii_pi4_baddress": 95, "sdram_dfii_pi4_wrdata": 95, "sdram_dfii_pi4_rddata": 95, "sdram_dfii_pi5_command": 95, "sdram_dfii_pi5_command_issu": 95, "sdram_dfii_pi5_address": 95, "sdram_dfii_pi5_baddress": 95, "sdram_dfii_pi5_wrdata": 95, "sdram_dfii_pi5_rddata": 95, "sdram_dfii_pi6_command": 95, "sdram_dfii_pi6_command_issu": 95, "sdram_dfii_pi6_address": 95, "sdram_dfii_pi6_baddress": 95, "sdram_dfii_pi6_wrdata": 95, "sdram_dfii_pi6_rddata": 95, "sdram_dfii_pi7_command": 95, "sdram_dfii_pi7_command_issu": 95, "sdram_dfii_pi7_address": 95, "sdram_dfii_pi7_baddress": 95, "sdram_dfii_pi7_wrdata": 95, "sdram_dfii_pi7_rddata": 95, "ddrphy_en_vtc": 104, "ddrphy_cdly_valu": 104, "ddrphy_wdly_dqs_inc_count": 104, "zcu104": [108, 130], "reader_error_data15": 112, "reader_error_data14": 112, "reader_error_data13": 112, "reader_error_data12": 112, "reader_error_data11": 112, "reader_error_data10": 112, "reader_error_data9": 112, "reader_error_data8": 112, "reader_error_expected15": 112, "reader_error_expected14": 112, "reader_error_expected13": 112, "reader_error_expected12": 112, "reader_error_expected11": 112, "reader_error_expected10": 112, "reader_error_expected9": 112, "reader_error_expected8": 112, "sdram_dfii_pi0_wrdata3": 114, "sdram_dfii_pi0_wrdata2": 114, "sdram_dfii_pi0_rddata3": 114, "sdram_dfii_pi0_rddata2": 114, "sdram_dfii_pi1_wrdata3": 114, "sdram_dfii_pi1_wrdata2": 114, "sdram_dfii_pi1_rddata3": 114, "sdram_dfii_pi1_rddata2": 114, "sdram_dfii_pi2_wrdata3": 114, "sdram_dfii_pi2_wrdata2": 114, "sdram_dfii_pi2_rddata3": 114, "sdram_dfii_pi2_rddata2": 114, "sdram_dfii_pi3_wrdata3": 114, "sdram_dfii_pi3_wrdata2": 114, "sdram_dfii_pi3_rddata3": 114, "sdram_dfii_pi3_rddata2": 114, "target": 122, "linux": 122, "base": 122, "option": 122, "ethernet": 122, "etherbon": 122, "build": [122, 124], "interact": 122, "set": 122, "up": 122, "tftp": 122, "server": 122, "boot": 122, "simul": [122, 128], "ad": 123, "new": 123, "spd": 123, "eeprom": 123, "us": [123, 128, 129, 130], "gener": [124, 127], "architectur": 124, "instal": 124, "depend": 124, "packag": 124, "bitstream": [124, 130], "local": 124, "welcom": 125, "hardwar": 125, "gatewar": 125, "playbook": 127, "payload": 127, "memori": [127, 128], "size": 127, "map": 127, "class": 127, "evenrowgener": 127, "halfdoublerowgener": 127, "avail": 127, "rowlistpayloadgener": 127, "hammertolerancepayloadgener": 127, "halfdoubleanalysispayloadgener": 127, "invers": 127, "exampl": [127, 128], "user": 128, "guid": 128, "network": [128, 130], "usb": 128, "adapt": 128, "setup": [128, 130], "attack": 128, "mode": 128, "output": 128, "select": 128, "cell": 128, "retent": 128, "measur": 128, "util": 128, "run": 128, "demo": 128, "py": [128, 129], "check": 128, "version": 128, "csr": 128, "dump_reg": 128, "initi": 128, "mem": 128, "enter": 128, "bio": 128, "bios_consol": 128, "perform": 128, "from": 128, "bist": 128, "mem_bist": 128, "benchmark": 128, "logic": 128, "analyz": 128, "visual": 129, "plot": 129, "bitflip": 129, "logs2plot": 129, "per": 129, "dq": 129, "pad": 129, "logs2dq": 129, "f4pga": 129, "logs2vi": 129, "prepar": 130, "sd": 130, "card": 130, "load": 130, "verifi": 130, "i": 130, "microusb": 130, "modifi": 130, "ssh": 130, "access": 130, "imag": 130, "bootload": 130, "kernel": 130, "root": 130, "filesystem": 130, "flash": 130, "format": 130, "manual": 130, "genimag": 130}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Arty-A7 board": [[0, "arty-a7-board"]], "Board configuration": [[0, "board-configuration"], [120, "board-configuration"], [121, "board-configuration"], [126, "board-configuration"], [130, "board-configuration"]], "CONTROLLER_SETTINGS": [[1, "controller-settings"], [20, "controller-settings"], [40, "controller-settings"], [61, "controller-settings"], [82, "controller-settings"], [101, "controller-settings"]], "Allows to change LiteDRAMController behaviour at runtime": [[1, "allows-to-change-litedramcontroller-behaviour-at-runtime"], [20, "allows-to-change-litedramcontroller-behaviour-at-runtime"], [40, "allows-to-change-litedramcontroller-behaviour-at-runtime"], [61, "allows-to-change-litedramcontroller-behaviour-at-runtime"], [82, "allows-to-change-litedramcontroller-behaviour-at-runtime"], [101, "allows-to-change-litedramcontroller-behaviour-at-runtime"]], "Register Listing for CONTROLLER_SETTINGS": [[1, "register-listing-for-controller-settings"], [20, "register-listing-for-controller-settings"], [40, "register-listing-for-controller-settings"], [61, "register-listing-for-controller-settings"], [82, "register-listing-for-controller-settings"], [101, "register-listing-for-controller-settings"]], "CONTROLLER_SETTINGS_REFRESH": [[1, "controller-settings-refresh"], [20, "controller-settings-refresh"], [40, "controller-settings-refresh"], [61, "controller-settings-refresh"], [82, "controller-settings-refresh"], [101, "controller-settings-refresh"]], "CTRL": [[2, "ctrl"], [21, "ctrl"], [41, "ctrl"], [62, "ctrl"], [83, "ctrl"], [102, "ctrl"]], "Register Listing for CTRL": [[2, "register-listing-for-ctrl"], [21, "register-listing-for-ctrl"], [41, "register-listing-for-ctrl"], [62, "register-listing-for-ctrl"], [83, "register-listing-for-ctrl"], [102, "register-listing-for-ctrl"]], "CTRL__RESET": [[2, "ctrl-reset"], [21, "ctrl-reset"], [41, "ctrl-reset"], [62, "ctrl-reset"], [83, "ctrl-reset"], [102, "ctrl-reset"]], "CTRL_SCRATCH": [[2, "ctrl-scratch"], [21, "ctrl-scratch"], [41, "ctrl-scratch"], [62, "ctrl-scratch"], [83, "ctrl-scratch"], [102, "ctrl-scratch"]], "CTRL_BUS_ERRORS": [[2, "ctrl-bus-errors"], [21, "ctrl-bus-errors"], [41, "ctrl-bus-errors"], [62, "ctrl-bus-errors"], [83, "ctrl-bus-errors"], [102, "ctrl-bus-errors"]], "DDRCTRL": [[3, "ddrctrl"], [22, "ddrctrl"], [42, "ddrctrl"], [63, "ddrctrl"], [84, "ddrctrl"], [103, "ddrctrl"]], "Register Listing for DDRCTRL": [[3, "register-listing-for-ddrctrl"], [22, "register-listing-for-ddrctrl"], [42, "register-listing-for-ddrctrl"], [63, "register-listing-for-ddrctrl"], [84, "register-listing-for-ddrctrl"], [103, "register-listing-for-ddrctrl"]], "DDRCTRL_INIT_DONE": [[3, "ddrctrl-init-done"], [22, "ddrctrl-init-done"], [42, "ddrctrl-init-done"], [63, "ddrctrl-init-done"], [84, "ddrctrl-init-done"], [103, "ddrctrl-init-done"]], "DDRCTRL_INIT_ERROR": [[3, "ddrctrl-init-error"], [22, "ddrctrl-init-error"], [42, "ddrctrl-init-error"], [63, "ddrctrl-init-error"], [84, "ddrctrl-init-error"], [103, "ddrctrl-init-error"]], "DDRPHY": [[4, "ddrphy"], [23, "ddrphy"], [43, "ddrphy"], [64, "ddrphy"], [85, "ddrphy"], [104, "ddrphy"]], "Register Listing for DDRPHY": [[4, "register-listing-for-ddrphy"], [23, "register-listing-for-ddrphy"], [43, "register-listing-for-ddrphy"], [64, "register-listing-for-ddrphy"], [85, "register-listing-for-ddrphy"], [104, "register-listing-for-ddrphy"]], "DDRPHY_RST": [[4, "ddrphy-rst"], [23, "ddrphy-rst"], [85, "ddrphy-rst"], [104, "ddrphy-rst"]], "DDRPHY_DLY_SEL": [[4, "ddrphy-dly-sel"], [23, "ddrphy-dly-sel"], [85, "ddrphy-dly-sel"], [104, "ddrphy-dly-sel"]], "DDRPHY_HALF_SYS8X_TAPS": [[4, "ddrphy-half-sys8x-taps"], [23, "ddrphy-half-sys8x-taps"], [85, "ddrphy-half-sys8x-taps"], [104, "ddrphy-half-sys8x-taps"]], "DDRPHY_WLEVEL_EN": [[4, "ddrphy-wlevel-en"], [23, "ddrphy-wlevel-en"], [85, "ddrphy-wlevel-en"], [104, "ddrphy-wlevel-en"]], "DDRPHY_WLEVEL_STROBE": [[4, "ddrphy-wlevel-strobe"], [23, "ddrphy-wlevel-strobe"], [85, "ddrphy-wlevel-strobe"], [104, "ddrphy-wlevel-strobe"]], "DDRPHY_RDLY_DQ_RST": [[4, "ddrphy-rdly-dq-rst"], [23, "ddrphy-rdly-dq-rst"], [85, "ddrphy-rdly-dq-rst"], [104, "ddrphy-rdly-dq-rst"]], "DDRPHY_RDLY_DQ_INC": [[4, "ddrphy-rdly-dq-inc"], [23, "ddrphy-rdly-dq-inc"], [85, "ddrphy-rdly-dq-inc"], [104, "ddrphy-rdly-dq-inc"]], "DDRPHY_RDLY_DQ_BITSLIP_RST": [[4, "ddrphy-rdly-dq-bitslip-rst"], [23, "ddrphy-rdly-dq-bitslip-rst"], [85, "ddrphy-rdly-dq-bitslip-rst"], [104, "ddrphy-rdly-dq-bitslip-rst"]], "DDRPHY_RDLY_DQ_BITSLIP": [[4, "ddrphy-rdly-dq-bitslip"], [23, "ddrphy-rdly-dq-bitslip"], [85, "ddrphy-rdly-dq-bitslip"], [104, "ddrphy-rdly-dq-bitslip"]], "DDRPHY_WDLY_DQ_BITSLIP_RST": [[4, "ddrphy-wdly-dq-bitslip-rst"], [23, "ddrphy-wdly-dq-bitslip-rst"], [85, "ddrphy-wdly-dq-bitslip-rst"], [104, "ddrphy-wdly-dq-bitslip-rst"]], "DDRPHY_WDLY_DQ_BITSLIP": [[4, "ddrphy-wdly-dq-bitslip"], [23, "ddrphy-wdly-dq-bitslip"], [85, "ddrphy-wdly-dq-bitslip"], [104, "ddrphy-wdly-dq-bitslip"]], "DDRPHY_RDPHASE": [[4, "ddrphy-rdphase"], [23, "ddrphy-rdphase"], [85, "ddrphy-rdphase"], [104, "ddrphy-rdphase"]], "DDRPHY_WRPHASE": [[4, "ddrphy-wrphase"], [23, "ddrphy-wrphase"], [85, "ddrphy-wrphase"], [104, "ddrphy-wrphase"]], "DFI_SWITCH": [[5, "dfi-switch"], [24, "dfi-switch"], [44, "dfi-switch"], [65, "dfi-switch"], [86, "dfi-switch"], [105, "dfi-switch"]], "Register Listing for DFI_SWITCH": [[5, "register-listing-for-dfi-switch"], [24, "register-listing-for-dfi-switch"], [44, "register-listing-for-dfi-switch"], [65, "register-listing-for-dfi-switch"], [86, "register-listing-for-dfi-switch"], [105, "register-listing-for-dfi-switch"]], "DFI_SWITCH_REFRESH_COUNT": [[5, "dfi-switch-refresh-count"], [24, "dfi-switch-refresh-count"], [44, "dfi-switch-refresh-count"], [65, "dfi-switch-refresh-count"], [86, "dfi-switch-refresh-count"], [105, "dfi-switch-refresh-count"]], "DFI_SWITCH_AT_REFRESH": [[5, "dfi-switch-at-refresh"], [24, "dfi-switch-at-refresh"], [44, "dfi-switch-at-refresh"], [65, "dfi-switch-at-refresh"], [86, "dfi-switch-at-refresh"], [105, "dfi-switch-at-refresh"]], "DFI_SWITCH_REFRESH_UPDATE": [[5, "dfi-switch-refresh-update"], [24, "dfi-switch-refresh-update"], [44, "dfi-switch-refresh-update"], [65, "dfi-switch-refresh-update"], [86, "dfi-switch-refresh-update"], [105, "dfi-switch-refresh-update"]], "ETHPHY": [[6, "ethphy"], [25, "ethphy"], [45, "ethphy"], [66, "ethphy"], [87, "ethphy"]], "Register Listing for ETHPHY": [[6, "register-listing-for-ethphy"], [25, "register-listing-for-ethphy"], [45, "register-listing-for-ethphy"], [66, "register-listing-for-ethphy"], [87, "register-listing-for-ethphy"]], "ETHPHY_CRG_RESET": [[6, "ethphy-crg-reset"], [25, "ethphy-crg-reset"], [45, "ethphy-crg-reset"], [66, "ethphy-crg-reset"], [87, "ethphy-crg-reset"]], "ETHPHY_MDIO_W": [[6, "ethphy-mdio-w"], [25, "ethphy-mdio-w"], [45, "ethphy-mdio-w"], [66, "ethphy-mdio-w"], [87, "ethphy-mdio-w"]], "ETHPHY_MDIO_R": [[6, "ethphy-mdio-r"], [25, "ethphy-mdio-r"], [45, "ethphy-mdio-r"], [66, "ethphy-mdio-r"], [87, "ethphy-mdio-r"]], "IDENTIFIER_MEM": [[7, "identifier-mem"], [7, "id1"], [27, "identifier-mem"], [27, "id1"], [46, "identifier-mem"], [46, "id1"], [68, "identifier-mem"], [68, "id1"], [88, "identifier-mem"], [88, "id1"], [107, "identifier-mem"], [107, "id1"]], "Register Listing for IDENTIFIER_MEM": [[7, "register-listing-for-identifier-mem"], [27, "register-listing-for-identifier-mem"], [46, "register-listing-for-identifier-mem"], [68, "register-listing-for-identifier-mem"], [88, "register-listing-for-identifier-mem"], [107, "register-listing-for-identifier-mem"]], "Documentation for Row Hammer Tester Arty-A7": [[8, "documentation-for-row-hammer-tester-arty-a7"]], "Modules": [[8, "modules"], [28, "modules"], [47, "modules"], [69, "modules"], [89, "modules"], [108, "modules"]], "Register Groups": [[8, "register-groups"], [28, "register-groups"], [47, "register-groups"], [69, "register-groups"], [89, "register-groups"], [108, "register-groups"]], "Interrupt Controller": [[9, "interrupt-controller"], [29, "interrupt-controller"], [48, "interrupt-controller"], [70, "interrupt-controller"], [90, "interrupt-controller"], [109, "interrupt-controller"]], "Assigned Interrupts": [[9, "assigned-interrupts"], [29, "assigned-interrupts"], [48, "assigned-interrupts"], [70, "assigned-interrupts"], [90, "assigned-interrupts"], [109, "assigned-interrupts"]], "LEDS": [[10, "leds"], [30, "leds"], [49, "leds"], [71, "leds"], [91, "leds"], [110, "leds"]], "Register Listing for LEDS": [[10, "register-listing-for-leds"], [30, "register-listing-for-leds"], [49, "register-listing-for-leds"], [71, "register-listing-for-leds"], [91, "register-listing-for-leds"], [110, "register-listing-for-leds"]], "LEDS_OUT": [[10, "leds-out"], [30, "leds-out"], [49, "leds-out"], [71, "leds-out"], [91, "leds-out"], [110, "leds-out"]], "PAYLOAD_EXECUTOR": [[11, "payload-executor"], [31, "payload-executor"], [51, "payload-executor"], [73, "payload-executor"], [92, "payload-executor"], [111, "payload-executor"]], "Register Listing for PAYLOAD_EXECUTOR": [[11, "register-listing-for-payload-executor"], [31, "register-listing-for-payload-executor"], [51, "register-listing-for-payload-executor"], [73, "register-listing-for-payload-executor"], [92, "register-listing-for-payload-executor"], [111, "register-listing-for-payload-executor"]], "PAYLOAD_EXECUTOR_START": [[11, "payload-executor-start"], [31, "payload-executor-start"], [51, "payload-executor-start"], [73, "payload-executor-start"], [92, "payload-executor-start"], [111, "payload-executor-start"]], "PAYLOAD_EXECUTOR_STATUS": [[11, "payload-executor-status"], [31, "payload-executor-status"], [51, "payload-executor-status"], [73, "payload-executor-status"], [92, "payload-executor-status"], [111, "payload-executor-status"]], "PAYLOAD_EXECUTOR_READ_COUNT": [[11, "payload-executor-read-count"], [31, "payload-executor-read-count"], [51, "payload-executor-read-count"], [73, "payload-executor-read-count"], [92, "payload-executor-read-count"], [111, "payload-executor-read-count"]], "READER": [[12, "reader"], [32, "reader"], [52, "reader"], [74, "reader"], [93, "reader"], [112, "reader"]], "Pattern": [[12, "pattern"], [19, "pattern"], [32, "pattern"], [39, "pattern"], [52, "pattern"], [59, "pattern"], [74, "pattern"], [81, "pattern"], [93, "pattern"], [100, "pattern"], [112, "pattern"], [119, "pattern"]], "Reading errors": [[12, "reading-errors"], [32, "reading-errors"], [52, "reading-errors"], [74, "reading-errors"], [93, "reading-errors"], [112, "reading-errors"]], "Register Listing for READER": [[12, "register-listing-for-reader"], [32, "register-listing-for-reader"], [52, "register-listing-for-reader"], [74, "register-listing-for-reader"], [93, "register-listing-for-reader"], [112, "register-listing-for-reader"]], "READER_START": [[12, "reader-start"], [32, "reader-start"], [52, "reader-start"], [74, "reader-start"], [93, "reader-start"], [112, "reader-start"]], "READER_READY": [[12, "reader-ready"], [32, "reader-ready"], [52, "reader-ready"], [74, "reader-ready"], [93, "reader-ready"], [112, "reader-ready"]], "READER_MODULO": [[12, "reader-modulo"], [32, "reader-modulo"], [52, "reader-modulo"], [74, "reader-modulo"], [93, "reader-modulo"], [112, "reader-modulo"]], "READER_COUNT": [[12, "reader-count"], [32, "reader-count"], [52, "reader-count"], [74, "reader-count"], [93, "reader-count"], [112, "reader-count"]], "READER_DONE": [[12, "reader-done"], [32, "reader-done"], [52, "reader-done"], [74, "reader-done"], [93, "reader-done"], [112, "reader-done"]], "READER_MEM_MASK": [[12, "reader-mem-mask"], [32, "reader-mem-mask"], [52, "reader-mem-mask"], [74, "reader-mem-mask"], [93, "reader-mem-mask"], [112, "reader-mem-mask"]], "READER_DATA_MASK": [[12, "reader-data-mask"], [32, "reader-data-mask"], [52, "reader-data-mask"], [74, "reader-data-mask"], [93, "reader-data-mask"], [112, "reader-data-mask"]], "READER_DATA_DIV": [[12, "reader-data-div"], [32, "reader-data-div"], [52, "reader-data-div"], [74, "reader-data-div"], [93, "reader-data-div"], [112, "reader-data-div"]], "READER_INVERTER_DIVISOR_MASK": [[12, "reader-inverter-divisor-mask"], [32, "reader-inverter-divisor-mask"], [52, "reader-inverter-divisor-mask"], [74, "reader-inverter-divisor-mask"], [93, "reader-inverter-divisor-mask"], [112, "reader-inverter-divisor-mask"]], "READER_INVERTER_SELECTION_MASK": [[12, "reader-inverter-selection-mask"], [32, "reader-inverter-selection-mask"], [52, "reader-inverter-selection-mask"], [74, "reader-inverter-selection-mask"], [93, "reader-inverter-selection-mask"], [112, "reader-inverter-selection-mask"]], "READER_ERROR_COUNT": [[12, "reader-error-count"], [32, "reader-error-count"], [52, "reader-error-count"], [74, "reader-error-count"], [93, "reader-error-count"], [112, "reader-error-count"]], "READER_SKIP_FIFO": [[12, "reader-skip-fifo"], [32, "reader-skip-fifo"], [52, "reader-skip-fifo"], [74, "reader-skip-fifo"], [93, "reader-skip-fifo"], [112, "reader-skip-fifo"]], "READER_ERROR_OFFSET": [[12, "reader-error-offset"], [32, "reader-error-offset"], [52, "reader-error-offset"], [74, "reader-error-offset"], [93, "reader-error-offset"], [112, "reader-error-offset"]], "READER_ERROR_DATA3": [[12, "reader-error-data3"], [32, "reader-error-data3"], [74, "reader-error-data3"], [93, "reader-error-data3"], [112, "reader-error-data3"]], "READER_ERROR_DATA2": [[12, "reader-error-data2"], [32, "reader-error-data2"], [74, "reader-error-data2"], [93, "reader-error-data2"], [112, "reader-error-data2"]], "READER_ERROR_DATA1": [[12, "reader-error-data1"], [32, "reader-error-data1"], [52, "reader-error-data1"], [74, "reader-error-data1"], [93, "reader-error-data1"], [112, "reader-error-data1"]], "READER_ERROR_DATA0": [[12, "reader-error-data0"], [32, "reader-error-data0"], [52, "reader-error-data0"], [74, "reader-error-data0"], [93, "reader-error-data0"], [112, "reader-error-data0"]], "READER_ERROR_EXPECTED3": [[12, "reader-error-expected3"], [32, "reader-error-expected3"], [74, "reader-error-expected3"], [93, "reader-error-expected3"], [112, "reader-error-expected3"]], "READER_ERROR_EXPECTED2": [[12, "reader-error-expected2"], [32, "reader-error-expected2"], [74, "reader-error-expected2"], [93, "reader-error-expected2"], [112, "reader-error-expected2"]], "READER_ERROR_EXPECTED1": [[12, "reader-error-expected1"], [32, "reader-error-expected1"], [52, "reader-error-expected1"], [74, "reader-error-expected1"], [93, "reader-error-expected1"], [112, "reader-error-expected1"]], "READER_ERROR_EXPECTED0": [[12, "reader-error-expected0"], [32, "reader-error-expected0"], [52, "reader-error-expected0"], [74, "reader-error-expected0"], [93, "reader-error-expected0"], [112, "reader-error-expected0"]], "READER_ERROR_READY": [[12, "reader-error-ready"], [32, "reader-error-ready"], [52, "reader-error-ready"], [74, "reader-error-ready"], [93, "reader-error-ready"], [112, "reader-error-ready"]], "READER_ERROR_CONTINUE": [[12, "reader-error-continue"], [32, "reader-error-continue"], [52, "reader-error-continue"], [74, "reader-error-continue"], [93, "reader-error-continue"], [112, "reader-error-continue"]], "ROWHAMMER": [[13, "rowhammer"], [33, "rowhammer"], [53, "rowhammer"], [75, "rowhammer"], [94, "rowhammer"], [113, "rowhammer"]], "Register Listing for ROWHAMMER": [[13, "register-listing-for-rowhammer"], [33, "register-listing-for-rowhammer"], [53, "register-listing-for-rowhammer"], [75, "register-listing-for-rowhammer"], [94, "register-listing-for-rowhammer"], [113, "register-listing-for-rowhammer"]], "ROWHAMMER_ENABLED": [[13, "rowhammer-enabled"], [33, "rowhammer-enabled"], [53, "rowhammer-enabled"], [75, "rowhammer-enabled"], [94, "rowhammer-enabled"], [113, "rowhammer-enabled"]], "ROWHAMMER_ADDRESS1": [[13, "rowhammer-address1"], [33, "rowhammer-address1"], [53, "rowhammer-address1"], [75, "rowhammer-address1"], [94, "rowhammer-address1"], [113, "rowhammer-address1"]], "ROWHAMMER_ADDRESS2": [[13, "rowhammer-address2"], [33, "rowhammer-address2"], [53, "rowhammer-address2"], [75, "rowhammer-address2"], [94, "rowhammer-address2"], [113, "rowhammer-address2"]], "ROWHAMMER_COUNT": [[13, "rowhammer-count"], [33, "rowhammer-count"], [53, "rowhammer-count"], [75, "rowhammer-count"], [94, "rowhammer-count"], [113, "rowhammer-count"]], "SDRAM": [[14, "sdram"], [34, "sdram"], [54, "sdram"], [76, "sdram"], [95, "sdram"], [114, "sdram"]], "Register Listing for SDRAM": [[14, "register-listing-for-sdram"], [34, "register-listing-for-sdram"], [54, "register-listing-for-sdram"], [76, "register-listing-for-sdram"], [95, "register-listing-for-sdram"], [114, "register-listing-for-sdram"]], "SDRAM_DFII_CONTROL": [[14, "sdram-dfii-control"], [34, "sdram-dfii-control"], [54, "sdram-dfii-control"], [76, "sdram-dfii-control"], [95, "sdram-dfii-control"], [114, "sdram-dfii-control"]], "SDRAM_DFII_PI0_COMMAND": [[14, "sdram-dfii-pi0-command"], [34, "sdram-dfii-pi0-command"], [95, "sdram-dfii-pi0-command"], [114, "sdram-dfii-pi0-command"]], "SDRAM_DFII_PI0_COMMAND_ISSUE": [[14, "sdram-dfii-pi0-command-issue"], [34, "sdram-dfii-pi0-command-issue"], [95, "sdram-dfii-pi0-command-issue"], [114, "sdram-dfii-pi0-command-issue"]], "SDRAM_DFII_PI0_ADDRESS": [[14, "sdram-dfii-pi0-address"], [34, "sdram-dfii-pi0-address"], [95, "sdram-dfii-pi0-address"], [114, "sdram-dfii-pi0-address"]], "SDRAM_DFII_PI0_BADDRESS": [[14, "sdram-dfii-pi0-baddress"], [34, "sdram-dfii-pi0-baddress"], [95, "sdram-dfii-pi0-baddress"], [114, "sdram-dfii-pi0-baddress"]], "SDRAM_DFII_PI0_WRDATA": [[14, "sdram-dfii-pi0-wrdata"], [95, "sdram-dfii-pi0-wrdata"]], "SDRAM_DFII_PI0_RDDATA": [[14, "sdram-dfii-pi0-rddata"], [95, "sdram-dfii-pi0-rddata"]], "SDRAM_DFII_PI1_COMMAND": [[14, "sdram-dfii-pi1-command"], [34, "sdram-dfii-pi1-command"], [95, "sdram-dfii-pi1-command"], [114, "sdram-dfii-pi1-command"]], "SDRAM_DFII_PI1_COMMAND_ISSUE": [[14, "sdram-dfii-pi1-command-issue"], [34, "sdram-dfii-pi1-command-issue"], [95, "sdram-dfii-pi1-command-issue"], [114, "sdram-dfii-pi1-command-issue"]], "SDRAM_DFII_PI1_ADDRESS": [[14, "sdram-dfii-pi1-address"], [34, "sdram-dfii-pi1-address"], [95, "sdram-dfii-pi1-address"], [114, "sdram-dfii-pi1-address"]], "SDRAM_DFII_PI1_BADDRESS": [[14, "sdram-dfii-pi1-baddress"], [34, "sdram-dfii-pi1-baddress"], [95, "sdram-dfii-pi1-baddress"], [114, "sdram-dfii-pi1-baddress"]], "SDRAM_DFII_PI1_WRDATA": [[14, "sdram-dfii-pi1-wrdata"], [95, "sdram-dfii-pi1-wrdata"]], "SDRAM_DFII_PI1_RDDATA": [[14, "sdram-dfii-pi1-rddata"], [95, "sdram-dfii-pi1-rddata"]], "SDRAM_DFII_PI2_COMMAND": [[14, "sdram-dfii-pi2-command"], [34, "sdram-dfii-pi2-command"], [95, "sdram-dfii-pi2-command"], [114, "sdram-dfii-pi2-command"]], "SDRAM_DFII_PI2_COMMAND_ISSUE": [[14, "sdram-dfii-pi2-command-issue"], [34, "sdram-dfii-pi2-command-issue"], [95, "sdram-dfii-pi2-command-issue"], [114, "sdram-dfii-pi2-command-issue"]], "SDRAM_DFII_PI2_ADDRESS": [[14, "sdram-dfii-pi2-address"], [34, "sdram-dfii-pi2-address"], [95, "sdram-dfii-pi2-address"], [114, "sdram-dfii-pi2-address"]], "SDRAM_DFII_PI2_BADDRESS": [[14, "sdram-dfii-pi2-baddress"], [34, "sdram-dfii-pi2-baddress"], [95, "sdram-dfii-pi2-baddress"], [114, "sdram-dfii-pi2-baddress"]], "SDRAM_DFII_PI2_WRDATA": [[14, "sdram-dfii-pi2-wrdata"], [95, "sdram-dfii-pi2-wrdata"]], "SDRAM_DFII_PI2_RDDATA": [[14, "sdram-dfii-pi2-rddata"], [95, "sdram-dfii-pi2-rddata"]], "SDRAM_DFII_PI3_COMMAND": [[14, "sdram-dfii-pi3-command"], [34, "sdram-dfii-pi3-command"], [95, "sdram-dfii-pi3-command"], [114, "sdram-dfii-pi3-command"]], "SDRAM_DFII_PI3_COMMAND_ISSUE": [[14, "sdram-dfii-pi3-command-issue"], [34, "sdram-dfii-pi3-command-issue"], [95, "sdram-dfii-pi3-command-issue"], [114, "sdram-dfii-pi3-command-issue"]], "SDRAM_DFII_PI3_ADDRESS": [[14, "sdram-dfii-pi3-address"], [34, "sdram-dfii-pi3-address"], [95, "sdram-dfii-pi3-address"], [114, "sdram-dfii-pi3-address"]], "SDRAM_DFII_PI3_BADDRESS": [[14, "sdram-dfii-pi3-baddress"], [34, "sdram-dfii-pi3-baddress"], [95, "sdram-dfii-pi3-baddress"], [114, "sdram-dfii-pi3-baddress"]], "SDRAM_DFII_PI3_WRDATA": [[14, "sdram-dfii-pi3-wrdata"], [95, "sdram-dfii-pi3-wrdata"]], "SDRAM_DFII_PI3_RDDATA": [[14, "sdram-dfii-pi3-rddata"], [95, "sdram-dfii-pi3-rddata"]], "SDRAM_CONTROLLER_TRP": [[14, "sdram-controller-trp"], [34, "sdram-controller-trp"], [54, "sdram-controller-trp"], [76, "sdram-controller-trp"], [95, "sdram-controller-trp"], [114, "sdram-controller-trp"]], "SDRAM_CONTROLLER_TRCD": [[14, "sdram-controller-trcd"], [34, "sdram-controller-trcd"], [54, "sdram-controller-trcd"], [76, "sdram-controller-trcd"], [95, "sdram-controller-trcd"], [114, "sdram-controller-trcd"]], "SDRAM_CONTROLLER_TWR": [[14, "sdram-controller-twr"], [34, "sdram-controller-twr"], [54, "sdram-controller-twr"], [76, "sdram-controller-twr"], [95, "sdram-controller-twr"], [114, "sdram-controller-twr"]], "SDRAM_CONTROLLER_TWTR": [[14, "sdram-controller-twtr"], [34, "sdram-controller-twtr"], [54, "sdram-controller-twtr"], [76, "sdram-controller-twtr"], [95, "sdram-controller-twtr"], [114, "sdram-controller-twtr"]], "SDRAM_CONTROLLER_TREFI": [[14, "sdram-controller-trefi"], [34, "sdram-controller-trefi"], [54, "sdram-controller-trefi"], [76, "sdram-controller-trefi"], [95, "sdram-controller-trefi"], [114, "sdram-controller-trefi"]], "SDRAM_CONTROLLER_TRFC": [[14, "sdram-controller-trfc"], [34, "sdram-controller-trfc"], [54, "sdram-controller-trfc"], [76, "sdram-controller-trfc"], [95, "sdram-controller-trfc"], [114, "sdram-controller-trfc"]], "SDRAM_CONTROLLER_TFAW": [[14, "sdram-controller-tfaw"], [34, "sdram-controller-tfaw"], [54, "sdram-controller-tfaw"], [76, "sdram-controller-tfaw"], [95, "sdram-controller-tfaw"], [114, "sdram-controller-tfaw"]], "SDRAM_CONTROLLER_TCCD": [[14, "sdram-controller-tccd"], [34, "sdram-controller-tccd"], [54, "sdram-controller-tccd"], [76, "sdram-controller-tccd"], [95, "sdram-controller-tccd"], [114, "sdram-controller-tccd"]], "SDRAM_CONTROLLER_TCCD_WR": [[14, "sdram-controller-tccd-wr"], [34, "sdram-controller-tccd-wr"], [54, "sdram-controller-tccd-wr"], [76, "sdram-controller-tccd-wr"], [95, "sdram-controller-tccd-wr"], [114, "sdram-controller-tccd-wr"]], "SDRAM_CONTROLLER_TRTP": [[14, "sdram-controller-trtp"], [34, "sdram-controller-trtp"], [54, "sdram-controller-trtp"], [76, "sdram-controller-trtp"], [95, "sdram-controller-trtp"], [114, "sdram-controller-trtp"]], "SDRAM_CONTROLLER_TRRD": [[14, "sdram-controller-trrd"], [34, "sdram-controller-trrd"], [54, "sdram-controller-trrd"], [76, "sdram-controller-trrd"], [95, "sdram-controller-trrd"], [114, "sdram-controller-trrd"]], "SDRAM_CONTROLLER_TRC": [[14, "sdram-controller-trc"], [34, "sdram-controller-trc"], [54, "sdram-controller-trc"], [76, "sdram-controller-trc"], [95, "sdram-controller-trc"], [114, "sdram-controller-trc"]], "SDRAM_CONTROLLER_TRAS": [[14, "sdram-controller-tras"], [34, "sdram-controller-tras"], [54, "sdram-controller-tras"], [76, "sdram-controller-tras"], [95, "sdram-controller-tras"], [114, "sdram-controller-tras"]], "SDRAM_CONTROLLER_TZQCS": [[14, "sdram-controller-tzqcs"], [34, "sdram-controller-tzqcs"], [114, "sdram-controller-tzqcs"]], "SDRAM_CONTROLLER_LAST_ADDR_0": [[14, "sdram-controller-last-addr-0"], [34, "sdram-controller-last-addr-0"], [54, "sdram-controller-last-addr-0"], [76, "sdram-controller-last-addr-0"], [95, "sdram-controller-last-addr-0"], [114, "sdram-controller-last-addr-0"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_0": [[14, "sdram-controller-last-active-row-0"], [34, "sdram-controller-last-active-row-0"], [54, "sdram-controller-last-active-row-0"], [76, "sdram-controller-last-active-row-0"], [95, "sdram-controller-last-active-row-0"], [114, "sdram-controller-last-active-row-0"]], "SDRAM_CONTROLLER_LAST_ADDR_1": [[14, "sdram-controller-last-addr-1"], [34, "sdram-controller-last-addr-1"], [54, "sdram-controller-last-addr-1"], [76, "sdram-controller-last-addr-1"], [95, "sdram-controller-last-addr-1"], [114, "sdram-controller-last-addr-1"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_1": [[14, "sdram-controller-last-active-row-1"], [34, "sdram-controller-last-active-row-1"], [54, "sdram-controller-last-active-row-1"], [76, "sdram-controller-last-active-row-1"], [95, "sdram-controller-last-active-row-1"], [114, "sdram-controller-last-active-row-1"]], "SDRAM_CONTROLLER_LAST_ADDR_2": [[14, "sdram-controller-last-addr-2"], [34, "sdram-controller-last-addr-2"], [54, "sdram-controller-last-addr-2"], [76, "sdram-controller-last-addr-2"], [95, "sdram-controller-last-addr-2"], [114, "sdram-controller-last-addr-2"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_2": [[14, "sdram-controller-last-active-row-2"], [34, "sdram-controller-last-active-row-2"], [54, "sdram-controller-last-active-row-2"], [76, "sdram-controller-last-active-row-2"], [95, "sdram-controller-last-active-row-2"], [114, "sdram-controller-last-active-row-2"]], "SDRAM_CONTROLLER_LAST_ADDR_3": [[14, "sdram-controller-last-addr-3"], [34, "sdram-controller-last-addr-3"], [54, "sdram-controller-last-addr-3"], [76, "sdram-controller-last-addr-3"], [95, "sdram-controller-last-addr-3"], [114, "sdram-controller-last-addr-3"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_3": [[14, "sdram-controller-last-active-row-3"], [34, "sdram-controller-last-active-row-3"], [54, "sdram-controller-last-active-row-3"], [76, "sdram-controller-last-active-row-3"], [95, "sdram-controller-last-active-row-3"], [114, "sdram-controller-last-active-row-3"]], "SDRAM_CONTROLLER_LAST_ADDR_4": [[14, "sdram-controller-last-addr-4"], [34, "sdram-controller-last-addr-4"], [54, "sdram-controller-last-addr-4"], [76, "sdram-controller-last-addr-4"], [95, "sdram-controller-last-addr-4"], [114, "sdram-controller-last-addr-4"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_4": [[14, "sdram-controller-last-active-row-4"], [34, "sdram-controller-last-active-row-4"], [54, "sdram-controller-last-active-row-4"], [76, "sdram-controller-last-active-row-4"], [95, "sdram-controller-last-active-row-4"], [114, "sdram-controller-last-active-row-4"]], "SDRAM_CONTROLLER_LAST_ADDR_5": [[14, "sdram-controller-last-addr-5"], [34, "sdram-controller-last-addr-5"], [54, "sdram-controller-last-addr-5"], [76, "sdram-controller-last-addr-5"], [95, "sdram-controller-last-addr-5"], [114, "sdram-controller-last-addr-5"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_5": [[14, "sdram-controller-last-active-row-5"], [34, "sdram-controller-last-active-row-5"], [54, "sdram-controller-last-active-row-5"], [76, "sdram-controller-last-active-row-5"], [95, "sdram-controller-last-active-row-5"], [114, "sdram-controller-last-active-row-5"]], "SDRAM_CONTROLLER_LAST_ADDR_6": [[14, "sdram-controller-last-addr-6"], [34, "sdram-controller-last-addr-6"], [54, "sdram-controller-last-addr-6"], [76, "sdram-controller-last-addr-6"], [95, "sdram-controller-last-addr-6"], [114, "sdram-controller-last-addr-6"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_6": [[14, "sdram-controller-last-active-row-6"], [34, "sdram-controller-last-active-row-6"], [54, "sdram-controller-last-active-row-6"], [76, "sdram-controller-last-active-row-6"], [95, "sdram-controller-last-active-row-6"], [114, "sdram-controller-last-active-row-6"]], "SDRAM_CONTROLLER_LAST_ADDR_7": [[14, "sdram-controller-last-addr-7"], [34, "sdram-controller-last-addr-7"], [54, "sdram-controller-last-addr-7"], [76, "sdram-controller-last-addr-7"], [95, "sdram-controller-last-addr-7"], [114, "sdram-controller-last-addr-7"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_7": [[14, "sdram-controller-last-active-row-7"], [34, "sdram-controller-last-active-row-7"], [54, "sdram-controller-last-active-row-7"], [76, "sdram-controller-last-active-row-7"], [95, "sdram-controller-last-active-row-7"], [114, "sdram-controller-last-active-row-7"]], "SDRAM_CHECKER": [[15, "sdram-checker"], [35, "sdram-checker"], [55, "sdram-checker"], [77, "sdram-checker"], [96, "sdram-checker"], [115, "sdram-checker"]], "Register Listing for SDRAM_CHECKER": [[15, "register-listing-for-sdram-checker"], [35, "register-listing-for-sdram-checker"], [55, "register-listing-for-sdram-checker"], [77, "register-listing-for-sdram-checker"], [96, "register-listing-for-sdram-checker"], [115, "register-listing-for-sdram-checker"]], "SDRAM_CHECKER_RESET": [[15, "sdram-checker-reset"], [35, "sdram-checker-reset"], [55, "sdram-checker-reset"], [77, "sdram-checker-reset"], [96, "sdram-checker-reset"], [115, "sdram-checker-reset"]], "SDRAM_CHECKER_START": [[15, "sdram-checker-start"], [35, "sdram-checker-start"], [55, "sdram-checker-start"], [77, "sdram-checker-start"], [96, "sdram-checker-start"], [115, "sdram-checker-start"]], "SDRAM_CHECKER_DONE": [[15, "sdram-checker-done"], [35, "sdram-checker-done"], [55, "sdram-checker-done"], [77, "sdram-checker-done"], [96, "sdram-checker-done"], [115, "sdram-checker-done"]], "SDRAM_CHECKER_BASE": [[15, "sdram-checker-base"], [55, "sdram-checker-base"], [96, "sdram-checker-base"], [115, "sdram-checker-base"]], "SDRAM_CHECKER_END": [[15, "sdram-checker-end"], [55, "sdram-checker-end"], [96, "sdram-checker-end"], [115, "sdram-checker-end"]], "SDRAM_CHECKER_LENGTH": [[15, "sdram-checker-length"], [55, "sdram-checker-length"], [96, "sdram-checker-length"], [115, "sdram-checker-length"]], "SDRAM_CHECKER_RANDOM": [[15, "sdram-checker-random"], [35, "sdram-checker-random"], [55, "sdram-checker-random"], [77, "sdram-checker-random"], [96, "sdram-checker-random"], [115, "sdram-checker-random"]], "SDRAM_CHECKER_TICKS": [[15, "sdram-checker-ticks"], [35, "sdram-checker-ticks"], [55, "sdram-checker-ticks"], [77, "sdram-checker-ticks"], [96, "sdram-checker-ticks"], [115, "sdram-checker-ticks"]], "SDRAM_CHECKER_ERRORS": [[15, "sdram-checker-errors"], [35, "sdram-checker-errors"], [55, "sdram-checker-errors"], [77, "sdram-checker-errors"], [96, "sdram-checker-errors"], [115, "sdram-checker-errors"]], "SDRAM_GENERATOR": [[16, "sdram-generator"], [36, "sdram-generator"], [56, "sdram-generator"], [78, "sdram-generator"], [97, "sdram-generator"], [116, "sdram-generator"]], "Register Listing for SDRAM_GENERATOR": [[16, "register-listing-for-sdram-generator"], [36, "register-listing-for-sdram-generator"], [56, "register-listing-for-sdram-generator"], [78, "register-listing-for-sdram-generator"], [97, "register-listing-for-sdram-generator"], [116, "register-listing-for-sdram-generator"]], "SDRAM_GENERATOR_RESET": [[16, "sdram-generator-reset"], [36, "sdram-generator-reset"], [56, "sdram-generator-reset"], [78, "sdram-generator-reset"], [97, "sdram-generator-reset"], [116, "sdram-generator-reset"]], "SDRAM_GENERATOR_START": [[16, "sdram-generator-start"], [36, "sdram-generator-start"], [56, "sdram-generator-start"], [78, "sdram-generator-start"], [97, "sdram-generator-start"], [116, "sdram-generator-start"]], "SDRAM_GENERATOR_DONE": [[16, "sdram-generator-done"], [36, "sdram-generator-done"], [56, "sdram-generator-done"], [78, "sdram-generator-done"], [97, "sdram-generator-done"], [116, "sdram-generator-done"]], "SDRAM_GENERATOR_BASE": [[16, "sdram-generator-base"], [56, "sdram-generator-base"], [97, "sdram-generator-base"], [116, "sdram-generator-base"]], "SDRAM_GENERATOR_END": [[16, "sdram-generator-end"], [56, "sdram-generator-end"], [97, "sdram-generator-end"], [116, "sdram-generator-end"]], "SDRAM_GENERATOR_LENGTH": [[16, "sdram-generator-length"], [56, "sdram-generator-length"], [97, "sdram-generator-length"], [116, "sdram-generator-length"]], "SDRAM_GENERATOR_RANDOM": [[16, "sdram-generator-random"], [36, "sdram-generator-random"], [56, "sdram-generator-random"], [78, "sdram-generator-random"], [97, "sdram-generator-random"], [116, "sdram-generator-random"]], "SDRAM_GENERATOR_TICKS": [[16, "sdram-generator-ticks"], [36, "sdram-generator-ticks"], [56, "sdram-generator-ticks"], [78, "sdram-generator-ticks"], [97, "sdram-generator-ticks"], [116, "sdram-generator-ticks"]], "TIMER0": [[17, "timer0"], [37, "timer0"], [57, "timer0"], [79, "timer0"], [98, "timer0"], [117, "timer0"]], "Timer": [[17, "timer"], [37, "timer"], [57, "timer"], [79, "timer"], [98, "timer"], [117, "timer"]], "Register Listing for TIMER0": [[17, "register-listing-for-timer0"], [37, "register-listing-for-timer0"], [57, "register-listing-for-timer0"], [79, "register-listing-for-timer0"], [98, "register-listing-for-timer0"], [117, "register-listing-for-timer0"]], "TIMER0_LOAD": [[17, "timer0-load"], [37, "timer0-load"], [57, "timer0-load"], [79, "timer0-load"], [98, "timer0-load"], [117, "timer0-load"]], "TIMER0_RELOAD": [[17, "timer0-reload"], [37, "timer0-reload"], [57, "timer0-reload"], [79, "timer0-reload"], [98, "timer0-reload"], [117, "timer0-reload"]], "TIMER0_EN": [[17, "timer0-en"], [37, "timer0-en"], [57, "timer0-en"], [79, "timer0-en"], [98, "timer0-en"], [117, "timer0-en"]], "TIMER0_UPDATE_VALUE": [[17, "timer0-update-value"], [37, "timer0-update-value"], [57, "timer0-update-value"], [79, "timer0-update-value"], [98, "timer0-update-value"], [117, "timer0-update-value"]], "TIMER0_VALUE": [[17, "timer0-value"], [37, "timer0-value"], [57, "timer0-value"], [79, "timer0-value"], [98, "timer0-value"], [117, "timer0-value"]], "TIMER0_EV_STATUS": [[17, "timer0-ev-status"], [37, "timer0-ev-status"], [57, "timer0-ev-status"], [79, "timer0-ev-status"], [98, "timer0-ev-status"], [117, "timer0-ev-status"]], "TIMER0_EV_PENDING": [[17, "timer0-ev-pending"], [37, "timer0-ev-pending"], [57, "timer0-ev-pending"], [79, "timer0-ev-pending"], [98, "timer0-ev-pending"], [117, "timer0-ev-pending"]], "TIMER0_EV_ENABLE": [[17, "timer0-ev-enable"], [37, "timer0-ev-enable"], [57, "timer0-ev-enable"], [79, "timer0-ev-enable"], [98, "timer0-ev-enable"], [117, "timer0-ev-enable"]], "UART": [[18, "uart"], [38, "uart"], [58, "uart"], [80, "uart"], [99, "uart"], [118, "uart"]], "Register Listing for UART": [[18, "register-listing-for-uart"], [38, "register-listing-for-uart"], [58, "register-listing-for-uart"], [80, "register-listing-for-uart"], [99, "register-listing-for-uart"], [118, "register-listing-for-uart"]], "UART_RXTX": [[18, "uart-rxtx"], [38, "uart-rxtx"], [58, "uart-rxtx"], [80, "uart-rxtx"], [99, "uart-rxtx"], [118, "uart-rxtx"]], "UART_TXFULL": [[18, "uart-txfull"], [38, "uart-txfull"], [58, "uart-txfull"], [80, "uart-txfull"], [99, "uart-txfull"], [118, "uart-txfull"]], "UART_RXEMPTY": [[18, "uart-rxempty"], [38, "uart-rxempty"], [58, "uart-rxempty"], [80, "uart-rxempty"], [99, "uart-rxempty"], [118, "uart-rxempty"]], "UART_EV_STATUS": [[18, "uart-ev-status"], [38, "uart-ev-status"], [58, "uart-ev-status"], [80, "uart-ev-status"], [99, "uart-ev-status"], [118, "uart-ev-status"]], "UART_EV_PENDING": [[18, "uart-ev-pending"], [38, "uart-ev-pending"], [58, "uart-ev-pending"], [80, "uart-ev-pending"], [99, "uart-ev-pending"], [118, "uart-ev-pending"]], "UART_EV_ENABLE": [[18, "uart-ev-enable"], [38, "uart-ev-enable"], [58, "uart-ev-enable"], [80, "uart-ev-enable"], [99, "uart-ev-enable"], [118, "uart-ev-enable"]], "UART_TXEMPTY": [[18, "uart-txempty"], [38, "uart-txempty"], [58, "uart-txempty"], [80, "uart-txempty"], [99, "uart-txempty"], [118, "uart-txempty"]], "UART_RXFULL": [[18, "uart-rxfull"], [38, "uart-rxfull"], [58, "uart-rxfull"], [80, "uart-rxfull"], [99, "uart-rxfull"], [118, "uart-rxfull"]], "UART_XOVER_RXTX": [[18, "uart-xover-rxtx"], [38, "uart-xover-rxtx"], [58, "uart-xover-rxtx"], [80, "uart-xover-rxtx"], [99, "uart-xover-rxtx"], [118, "uart-xover-rxtx"]], "UART_XOVER_TXFULL": [[18, "uart-xover-txfull"], [38, "uart-xover-txfull"], [58, "uart-xover-txfull"], [80, "uart-xover-txfull"], [99, "uart-xover-txfull"], [118, "uart-xover-txfull"]], "UART_XOVER_RXEMPTY": [[18, "uart-xover-rxempty"], [38, "uart-xover-rxempty"], [58, "uart-xover-rxempty"], [80, "uart-xover-rxempty"], [99, "uart-xover-rxempty"], [118, "uart-xover-rxempty"]], "UART_XOVER_EV_STATUS": [[18, "uart-xover-ev-status"], [38, "uart-xover-ev-status"], [58, "uart-xover-ev-status"], [80, "uart-xover-ev-status"], [99, "uart-xover-ev-status"], [118, "uart-xover-ev-status"]], "UART_XOVER_EV_PENDING": [[18, "uart-xover-ev-pending"], [38, "uart-xover-ev-pending"], [58, "uart-xover-ev-pending"], [80, "uart-xover-ev-pending"], [99, "uart-xover-ev-pending"], [118, "uart-xover-ev-pending"]], "UART_XOVER_EV_ENABLE": [[18, "uart-xover-ev-enable"], [38, "uart-xover-ev-enable"], [58, "uart-xover-ev-enable"], [80, "uart-xover-ev-enable"], [99, "uart-xover-ev-enable"], [118, "uart-xover-ev-enable"]], "UART_XOVER_TXEMPTY": [[18, "uart-xover-txempty"], [38, "uart-xover-txempty"], [58, "uart-xover-txempty"], [80, "uart-xover-txempty"], [99, "uart-xover-txempty"], [118, "uart-xover-txempty"]], "UART_XOVER_RXFULL": [[18, "uart-xover-rxfull"], [38, "uart-xover-rxfull"], [58, "uart-xover-rxfull"], [80, "uart-xover-rxfull"], [99, "uart-xover-rxfull"], [118, "uart-xover-rxfull"]], "WRITER": [[19, "writer"], [39, "writer"], [59, "writer"], [81, "writer"], [100, "writer"], [119, "writer"]], "Register Listing for WRITER": [[19, "register-listing-for-writer"], [39, "register-listing-for-writer"], [59, "register-listing-for-writer"], [81, "register-listing-for-writer"], [100, "register-listing-for-writer"], [119, "register-listing-for-writer"]], "WRITER_START": [[19, "writer-start"], [39, "writer-start"], [59, "writer-start"], [81, "writer-start"], [100, "writer-start"], [119, "writer-start"]], "WRITER_READY": [[19, "writer-ready"], [39, "writer-ready"], [59, "writer-ready"], [81, "writer-ready"], [100, "writer-ready"], [119, "writer-ready"]], "WRITER_MODULO": [[19, "writer-modulo"], [39, "writer-modulo"], [59, "writer-modulo"], [81, "writer-modulo"], [100, "writer-modulo"], [119, "writer-modulo"]], "WRITER_COUNT": [[19, "writer-count"], [39, "writer-count"], [59, "writer-count"], [81, "writer-count"], [100, "writer-count"], [119, "writer-count"]], "WRITER_DONE": [[19, "writer-done"], [39, "writer-done"], [59, "writer-done"], [81, "writer-done"], [100, "writer-done"], [119, "writer-done"]], "WRITER_MEM_MASK": [[19, "writer-mem-mask"], [39, "writer-mem-mask"], [59, "writer-mem-mask"], [81, "writer-mem-mask"], [100, "writer-mem-mask"], [119, "writer-mem-mask"]], "WRITER_DATA_MASK": [[19, "writer-data-mask"], [39, "writer-data-mask"], [59, "writer-data-mask"], [81, "writer-data-mask"], [100, "writer-data-mask"], [119, "writer-data-mask"]], "WRITER_DATA_DIV": [[19, "writer-data-div"], [39, "writer-data-div"], [59, "writer-data-div"], [81, "writer-data-div"], [100, "writer-data-div"], [119, "writer-data-div"]], "WRITER_INVERTER_DIVISOR_MASK": [[19, "writer-inverter-divisor-mask"], [39, "writer-inverter-divisor-mask"], [59, "writer-inverter-divisor-mask"], [81, "writer-inverter-divisor-mask"], [100, "writer-inverter-divisor-mask"], [119, "writer-inverter-divisor-mask"]], "WRITER_INVERTER_SELECTION_MASK": [[19, "writer-inverter-selection-mask"], [39, "writer-inverter-selection-mask"], [59, "writer-inverter-selection-mask"], [81, "writer-inverter-selection-mask"], [100, "writer-inverter-selection-mask"], [119, "writer-inverter-selection-mask"]], "WRITER_LAST_ADDRESS": [[19, "writer-last-address"], [39, "writer-last-address"], [59, "writer-last-address"], [81, "writer-last-address"], [100, "writer-last-address"], [119, "writer-last-address"]], "DDRPHY_CDLY_RST": [[23, "ddrphy-cdly-rst"], [85, "ddrphy-cdly-rst"], [104, "ddrphy-cdly-rst"]], "DDRPHY_CDLY_INC": [[23, "ddrphy-cdly-inc"], [85, "ddrphy-cdly-inc"], [104, "ddrphy-cdly-inc"]], "DDRPHY_WDLY_DQ_RST": [[23, "ddrphy-wdly-dq-rst"], [85, "ddrphy-wdly-dq-rst"], [104, "ddrphy-wdly-dq-rst"]], "DDRPHY_WDLY_DQ_INC": [[23, "ddrphy-wdly-dq-inc"], [85, "ddrphy-wdly-dq-inc"], [104, "ddrphy-wdly-dq-inc"]], "DDRPHY_WDLY_DQS_RST": [[23, "ddrphy-wdly-dqs-rst"], [85, "ddrphy-wdly-dqs-rst"], [104, "ddrphy-wdly-dqs-rst"]], "DDRPHY_WDLY_DQS_INC": [[23, "ddrphy-wdly-dqs-inc"], [85, "ddrphy-wdly-dqs-inc"], [104, "ddrphy-wdly-dqs-inc"]], "DDRPHY_ALERT": [[23, "ddrphy-alert"]], "DDRPHY_RST_ALERT": [[23, "ddrphy-rst-alert"]], "I2C": [[26, "i2c"], [67, "i2c"], [106, "i2c"]], "Register Listing for I2C": [[26, "register-listing-for-i2c"], [67, "register-listing-for-i2c"], [106, "register-listing-for-i2c"]], "I2C_W": [[26, "i2c-w"], [67, "i2c-w"], [106, "i2c-w"]], "I2C_R": [[26, "i2c-r"], [67, "i2c-r"], [106, "i2c-r"]], "Documentation for Row Hammer Tester Data Center DRAM Tester": [[28, "documentation-for-row-hammer-tester-data-center-dram-tester"]], "READER_ERROR_DATA7": [[32, "reader-error-data7"], [74, "reader-error-data7"], [93, "reader-error-data7"], [112, "reader-error-data7"]], "READER_ERROR_DATA6": [[32, "reader-error-data6"], [74, "reader-error-data6"], [93, "reader-error-data6"], [112, "reader-error-data6"]], "READER_ERROR_DATA5": [[32, "reader-error-data5"], [74, "reader-error-data5"], [93, "reader-error-data5"], [112, "reader-error-data5"]], "READER_ERROR_DATA4": [[32, "reader-error-data4"], [74, "reader-error-data4"], [93, "reader-error-data4"], [112, "reader-error-data4"]], "READER_ERROR_EXPECTED7": [[32, "reader-error-expected7"], [74, "reader-error-expected7"], [93, "reader-error-expected7"], [112, "reader-error-expected7"]], "READER_ERROR_EXPECTED6": [[32, "reader-error-expected6"], [74, "reader-error-expected6"], [93, "reader-error-expected6"], [112, "reader-error-expected6"]], "READER_ERROR_EXPECTED5": [[32, "reader-error-expected5"], [74, "reader-error-expected5"], [93, "reader-error-expected5"], [112, "reader-error-expected5"]], "READER_ERROR_EXPECTED4": [[32, "reader-error-expected4"], [74, "reader-error-expected4"], [93, "reader-error-expected4"], [112, "reader-error-expected4"]], "SDRAM_DFII_PI0_WRDATA1": [[34, "sdram-dfii-pi0-wrdata1"], [114, "sdram-dfii-pi0-wrdata1"]], "SDRAM_DFII_PI0_WRDATA0": [[34, "sdram-dfii-pi0-wrdata0"], [114, "sdram-dfii-pi0-wrdata0"]], "SDRAM_DFII_PI0_RDDATA1": [[34, "sdram-dfii-pi0-rddata1"], [114, "sdram-dfii-pi0-rddata1"]], "SDRAM_DFII_PI0_RDDATA0": [[34, "sdram-dfii-pi0-rddata0"], [114, "sdram-dfii-pi0-rddata0"]], "SDRAM_DFII_PI1_WRDATA1": [[34, "sdram-dfii-pi1-wrdata1"], [114, "sdram-dfii-pi1-wrdata1"]], "SDRAM_DFII_PI1_WRDATA0": [[34, "sdram-dfii-pi1-wrdata0"], [114, "sdram-dfii-pi1-wrdata0"]], "SDRAM_DFII_PI1_RDDATA1": [[34, "sdram-dfii-pi1-rddata1"], [114, "sdram-dfii-pi1-rddata1"]], "SDRAM_DFII_PI1_RDDATA0": [[34, "sdram-dfii-pi1-rddata0"], [114, "sdram-dfii-pi1-rddata0"]], "SDRAM_DFII_PI2_WRDATA1": [[34, "sdram-dfii-pi2-wrdata1"], [114, "sdram-dfii-pi2-wrdata1"]], "SDRAM_DFII_PI2_WRDATA0": [[34, "sdram-dfii-pi2-wrdata0"], [114, "sdram-dfii-pi2-wrdata0"]], "SDRAM_DFII_PI2_RDDATA1": [[34, "sdram-dfii-pi2-rddata1"], [114, "sdram-dfii-pi2-rddata1"]], "SDRAM_DFII_PI2_RDDATA0": [[34, "sdram-dfii-pi2-rddata0"], [114, "sdram-dfii-pi2-rddata0"]], "SDRAM_DFII_PI3_WRDATA1": [[34, "sdram-dfii-pi3-wrdata1"], [114, "sdram-dfii-pi3-wrdata1"]], "SDRAM_DFII_PI3_WRDATA0": [[34, "sdram-dfii-pi3-wrdata0"], [114, "sdram-dfii-pi3-wrdata0"]], "SDRAM_DFII_PI3_RDDATA1": [[34, "sdram-dfii-pi3-rddata1"], [114, "sdram-dfii-pi3-rddata1"]], "SDRAM_DFII_PI3_RDDATA0": [[34, "sdram-dfii-pi3-rddata0"], [114, "sdram-dfii-pi3-rddata0"]], "SDRAM_CONTROLLER_LAST_ADDR_8": [[34, "sdram-controller-last-addr-8"], [54, "sdram-controller-last-addr-8"], [76, "sdram-controller-last-addr-8"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_8": [[34, "sdram-controller-last-active-row-8"], [54, "sdram-controller-last-active-row-8"], [76, "sdram-controller-last-active-row-8"]], "SDRAM_CONTROLLER_LAST_ADDR_9": [[34, "sdram-controller-last-addr-9"], [54, "sdram-controller-last-addr-9"], [76, "sdram-controller-last-addr-9"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_9": [[34, "sdram-controller-last-active-row-9"], [54, "sdram-controller-last-active-row-9"], [76, "sdram-controller-last-active-row-9"]], "SDRAM_CONTROLLER_LAST_ADDR_10": [[34, "sdram-controller-last-addr-10"], [54, "sdram-controller-last-addr-10"], [76, "sdram-controller-last-addr-10"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_10": [[34, "sdram-controller-last-active-row-10"], [54, "sdram-controller-last-active-row-10"], [76, "sdram-controller-last-active-row-10"]], "SDRAM_CONTROLLER_LAST_ADDR_11": [[34, "sdram-controller-last-addr-11"], [54, "sdram-controller-last-addr-11"], [76, "sdram-controller-last-addr-11"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_11": [[34, "sdram-controller-last-active-row-11"], [54, "sdram-controller-last-active-row-11"], [76, "sdram-controller-last-active-row-11"]], "SDRAM_CONTROLLER_LAST_ADDR_12": [[34, "sdram-controller-last-addr-12"], [54, "sdram-controller-last-addr-12"], [76, "sdram-controller-last-addr-12"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_12": [[34, "sdram-controller-last-active-row-12"], [54, "sdram-controller-last-active-row-12"], [76, "sdram-controller-last-active-row-12"]], "SDRAM_CONTROLLER_LAST_ADDR_13": [[34, "sdram-controller-last-addr-13"], [54, "sdram-controller-last-addr-13"], [76, "sdram-controller-last-addr-13"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_13": [[34, "sdram-controller-last-active-row-13"], [54, "sdram-controller-last-active-row-13"], [76, "sdram-controller-last-active-row-13"]], "SDRAM_CONTROLLER_LAST_ADDR_14": [[34, "sdram-controller-last-addr-14"], [54, "sdram-controller-last-addr-14"], [76, "sdram-controller-last-addr-14"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_14": [[34, "sdram-controller-last-active-row-14"], [54, "sdram-controller-last-active-row-14"], [76, "sdram-controller-last-active-row-14"]], "SDRAM_CONTROLLER_LAST_ADDR_15": [[34, "sdram-controller-last-addr-15"], [54, "sdram-controller-last-addr-15"], [76, "sdram-controller-last-addr-15"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_15": [[34, "sdram-controller-last-active-row-15"], [54, "sdram-controller-last-active-row-15"], [76, "sdram-controller-last-active-row-15"]], "SDRAM_CHECKER_BASE1": [[35, "sdram-checker-base1"], [77, "sdram-checker-base1"]], "SDRAM_CHECKER_BASE0": [[35, "sdram-checker-base0"], [77, "sdram-checker-base0"]], "SDRAM_CHECKER_END1": [[35, "sdram-checker-end1"], [77, "sdram-checker-end1"]], "SDRAM_CHECKER_END0": [[35, "sdram-checker-end0"], [77, "sdram-checker-end0"]], "SDRAM_CHECKER_LENGTH1": [[35, "sdram-checker-length1"], [77, "sdram-checker-length1"]], "SDRAM_CHECKER_LENGTH0": [[35, "sdram-checker-length0"], [77, "sdram-checker-length0"]], "SDRAM_GENERATOR_BASE1": [[36, "sdram-generator-base1"], [78, "sdram-generator-base1"]], "SDRAM_GENERATOR_BASE0": [[36, "sdram-generator-base0"], [78, "sdram-generator-base0"]], "SDRAM_GENERATOR_END1": [[36, "sdram-generator-end1"], [78, "sdram-generator-end1"]], "SDRAM_GENERATOR_END0": [[36, "sdram-generator-end0"], [78, "sdram-generator-end0"]], "SDRAM_GENERATOR_LENGTH1": [[36, "sdram-generator-length1"], [78, "sdram-generator-length1"]], "SDRAM_GENERATOR_LENGTH0": [[36, "sdram-generator-length0"], [78, "sdram-generator-length0"]], "DDRPHY_CSRMODULE_ENABLE_FIFOS": [[43, "ddrphy-csrmodule-enable-fifos"], [64, "ddrphy-csrmodule-enable-fifos"]], "DDRPHY_CSRMODULE_RST": [[43, "ddrphy-csrmodule-rst"], [64, "ddrphy-csrmodule-rst"]], "DDRPHY_CSRMODULE_RDIMM_MODE": [[43, "ddrphy-csrmodule-rdimm-mode"], [64, "ddrphy-csrmodule-rdimm-mode"]], "DDRPHY_CSRMODULE_RDPHASE": [[43, "ddrphy-csrmodule-rdphase"], [64, "ddrphy-csrmodule-rdphase"]], "DDRPHY_CSRMODULE_WRPHASE": [[43, "ddrphy-csrmodule-wrphase"], [64, "ddrphy-csrmodule-wrphase"]], "DDRPHY_CSRMODULE_ALERT": [[43, "ddrphy-csrmodule-alert"], [64, "ddrphy-csrmodule-alert"]], "DDRPHY_CSRMODULE_ALERT_REDUCE": [[43, "ddrphy-csrmodule-alert-reduce"], [64, "ddrphy-csrmodule-alert-reduce"]], "DDRPHY_CSRMODULE_SAMPLE_ALERT": [[43, "ddrphy-csrmodule-sample-alert"], [64, "ddrphy-csrmodule-sample-alert"]], "DDRPHY_CSRMODULE_RESET_ALERT": [[43, "ddrphy-csrmodule-reset-alert"], [64, "ddrphy-csrmodule-reset-alert"]], "DDRPHY_CSRMODULE_CKDLY_RST": [[43, "ddrphy-csrmodule-ckdly-rst"], [64, "ddrphy-csrmodule-ckdly-rst"]], "DDRPHY_CSRMODULE_CKDLY_INC": [[43, "ddrphy-csrmodule-ckdly-inc"], [64, "ddrphy-csrmodule-ckdly-inc"]], "DDRPHY_CSRMODULE_PREAMBLE": [[43, "ddrphy-csrmodule-preamble"]], "DDRPHY_CSRMODULE_WLEVEL_EN": [[43, "ddrphy-csrmodule-wlevel-en"]], "DDRPHY_CSRMODULE_PAR_ENABLE": [[43, "ddrphy-csrmodule-par-enable"]], "DDRPHY_CSRMODULE_PAR_VALUE": [[43, "ddrphy-csrmodule-par-value"]], "DDRPHY_CSRMODULE_DISCARD_RD_FIFO": [[43, "ddrphy-csrmodule-discard-rd-fifo"]], "DDRPHY_CSRMODULE_DLY_SEL": [[43, "ddrphy-csrmodule-dly-sel"]], "DDRPHY_CSRMODULE_DQ_DQS_RATIO": [[43, "ddrphy-csrmodule-dq-dqs-ratio"]], "DDRPHY_CSRMODULE_CK_RDLY_INC": [[43, "ddrphy-csrmodule-ck-rdly-inc"]], "DDRPHY_CSRMODULE_CK_RDLY_RST": [[43, "ddrphy-csrmodule-ck-rdly-rst"]], "DDRPHY_CSRMODULE_CK_RDDLY": [[43, "ddrphy-csrmodule-ck-rddly"]], "DDRPHY_CSRMODULE_CK_RDDLY_PREAMBLE": [[43, "ddrphy-csrmodule-ck-rddly-preamble"]], "DDRPHY_CSRMODULE_CK_WDLY_INC": [[43, "ddrphy-csrmodule-ck-wdly-inc"]], "DDRPHY_CSRMODULE_CK_WDLY_RST": [[43, "ddrphy-csrmodule-ck-wdly-rst"]], "DDRPHY_CSRMODULE_CK_WDLY_DQS": [[43, "ddrphy-csrmodule-ck-wdly-dqs"]], "DDRPHY_CSRMODULE_CK_WDDLY_INC": [[43, "ddrphy-csrmodule-ck-wddly-inc"]], "DDRPHY_CSRMODULE_CK_WDDLY_RST": [[43, "ddrphy-csrmodule-ck-wddly-rst"]], "DDRPHY_CSRMODULE_CK_WDLY_DQ": [[43, "ddrphy-csrmodule-ck-wdly-dq"]], "DDRPHY_CSRMODULE_DQ_DLY_SEL": [[43, "ddrphy-csrmodule-dq-dly-sel"]], "DDRPHY_CSRMODULE_CSDLY_RST": [[43, "ddrphy-csrmodule-csdly-rst"]], "DDRPHY_CSRMODULE_CSDLY_INC": [[43, "ddrphy-csrmodule-csdly-inc"]], "DDRPHY_CSRMODULE_CADLY_RST": [[43, "ddrphy-csrmodule-cadly-rst"]], "DDRPHY_CSRMODULE_CADLY_INC": [[43, "ddrphy-csrmodule-cadly-inc"]], "DDRPHY_CSRMODULE_PARDLY_RST": [[43, "ddrphy-csrmodule-pardly-rst"]], "DDRPHY_CSRMODULE_PARDLY_INC": [[43, "ddrphy-csrmodule-pardly-inc"]], "DDRPHY_CSRMODULE_CSDLY": [[43, "ddrphy-csrmodule-csdly"]], "DDRPHY_CSRMODULE_CADLY": [[43, "ddrphy-csrmodule-cadly"]], "DDRPHY_CSRMODULE_RDLY_DQ_RST": [[43, "ddrphy-csrmodule-rdly-dq-rst"]], "DDRPHY_CSRMODULE_RDLY_DQ_INC": [[43, "ddrphy-csrmodule-rdly-dq-inc"]], "DDRPHY_CSRMODULE_RDLY_DQS_RST": [[43, "ddrphy-csrmodule-rdly-dqs-rst"]], "DDRPHY_CSRMODULE_RDLY_DQS_INC": [[43, "ddrphy-csrmodule-rdly-dqs-inc"]], "DDRPHY_CSRMODULE_RDLY_DQS": [[43, "ddrphy-csrmodule-rdly-dqs"]], "DDRPHY_CSRMODULE_RDLY_DQ": [[43, "ddrphy-csrmodule-rdly-dq"]], "DDRPHY_CSRMODULE_WDLY_DQ_RST": [[43, "ddrphy-csrmodule-wdly-dq-rst"]], "DDRPHY_CSRMODULE_WDLY_DQ_INC": [[43, "ddrphy-csrmodule-wdly-dq-inc"]], "DDRPHY_CSRMODULE_WDLY_DM_RST": [[43, "ddrphy-csrmodule-wdly-dm-rst"]], "DDRPHY_CSRMODULE_WDLY_DM_INC": [[43, "ddrphy-csrmodule-wdly-dm-inc"]], "DDRPHY_CSRMODULE_WDLY_DQS_RST": [[43, "ddrphy-csrmodule-wdly-dqs-rst"]], "DDRPHY_CSRMODULE_WDLY_DQS_INC": [[43, "ddrphy-csrmodule-wdly-dqs-inc"]], "DDRPHY_CSRMODULE_WDLY_DQS": [[43, "ddrphy-csrmodule-wdly-dqs"]], "DDRPHY_CSRMODULE_WDLY_DQ": [[43, "ddrphy-csrmodule-wdly-dq"]], "DDRPHY_CSRMODULE_WDLY_DM": [[43, "ddrphy-csrmodule-wdly-dm"]], "Documentation for Row Hammer Tester DDR5 Test Board": [[47, "documentation-for-row-hammer-tester-ddr5-test-board"]], "MAIN": [[50, "main"], [72, "main"]], "Register Listing for MAIN": [[50, "register-listing-for-main"], [72, "register-listing-for-main"]], "MAIN_DQ_REMAPPING1": [[50, "main-dq-remapping1"]], "MAIN_DQ_REMAPPING0": [[50, "main-dq-remapping0"]], "SDRAM_DFII_FORCE_ISSUE": [[54, "sdram-dfii-force-issue"], [76, "sdram-dfii-force-issue"]], "SDRAM_DFII_CMDINJECTOR_COMMAND_STORAGE": [[54, "sdram-dfii-cmdinjector-command-storage"]], "SDRAM_DFII_CMDINJECTOR_COMMAND_STORAGE_WR_MASK": [[54, "sdram-dfii-cmdinjector-command-storage-wr-mask"]], "SDRAM_DFII_CMDINJECTOR_PHASE_ADDR": [[54, "sdram-dfii-cmdinjector-phase-addr"]], "SDRAM_DFII_CMDINJECTOR_STORE_CONTINUOUS_CMD": [[54, "sdram-dfii-cmdinjector-store-continuous-cmd"]], "SDRAM_DFII_CMDINJECTOR_STORE_SINGLESHOT_CMD": [[54, "sdram-dfii-cmdinjector-store-singleshot-cmd"]], "SDRAM_DFII_CMDINJECTOR_SINGLE_SHOT": [[54, "sdram-dfii-cmdinjector-single-shot"]], "SDRAM_DFII_CMDINJECTOR_ISSUE_COMMAND": [[54, "sdram-dfii-cmdinjector-issue-command"]], "SDRAM_DFII_CMDINJECTOR_WRDATA_SELECT": [[54, "sdram-dfii-cmdinjector-wrdata-select"]], "SDRAM_DFII_CMDINJECTOR_WRDATA": [[54, "sdram-dfii-cmdinjector-wrdata"]], "SDRAM_DFII_CMDINJECTOR_WRDATA_S": [[54, "sdram-dfii-cmdinjector-wrdata-s"]], "SDRAM_DFII_CMDINJECTOR_WRDATA_STORE": [[54, "sdram-dfii-cmdinjector-wrdata-store"]], "SDRAM_DFII_CMDINJECTOR_SETUP": [[54, "sdram-dfii-cmdinjector-setup"]], "SDRAM_DFII_CMDINJECTOR_SAMPLE": [[54, "sdram-dfii-cmdinjector-sample"]], "SDRAM_DFII_CMDINJECTOR_RESULT_ARRAY": [[54, "sdram-dfii-cmdinjector-result-array"]], "SDRAM_DFII_CMDINJECTOR_RESET": [[54, "sdram-dfii-cmdinjector-reset"]], "SDRAM_DFII_CMDINJECTOR_RDDATA_SELECT": [[54, "sdram-dfii-cmdinjector-rddata-select"]], "SDRAM_DFII_CMDINJECTOR_RDDATA_CAPTURE_CNT": [[54, "sdram-dfii-cmdinjector-rddata-capture-cnt"]], "SDRAM_DFII_CMDINJECTOR_RDDATA": [[54, "sdram-dfii-cmdinjector-rddata"]], "SDRAM_CONTROLLER_LAST_ADDR_16": [[54, "sdram-controller-last-addr-16"], [76, "sdram-controller-last-addr-16"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_16": [[54, "sdram-controller-last-active-row-16"], [76, "sdram-controller-last-active-row-16"]], "SDRAM_CONTROLLER_LAST_ADDR_17": [[54, "sdram-controller-last-addr-17"], [76, "sdram-controller-last-addr-17"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_17": [[54, "sdram-controller-last-active-row-17"], [76, "sdram-controller-last-active-row-17"]], "SDRAM_CONTROLLER_LAST_ADDR_18": [[54, "sdram-controller-last-addr-18"], [76, "sdram-controller-last-addr-18"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_18": [[54, "sdram-controller-last-active-row-18"], [76, "sdram-controller-last-active-row-18"]], "SDRAM_CONTROLLER_LAST_ADDR_19": [[54, "sdram-controller-last-addr-19"], [76, "sdram-controller-last-addr-19"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_19": [[54, "sdram-controller-last-active-row-19"], [76, "sdram-controller-last-active-row-19"]], "SDRAM_CONTROLLER_LAST_ADDR_20": [[54, "sdram-controller-last-addr-20"], [76, "sdram-controller-last-addr-20"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_20": [[54, "sdram-controller-last-active-row-20"], [76, "sdram-controller-last-active-row-20"]], "SDRAM_CONTROLLER_LAST_ADDR_21": [[54, "sdram-controller-last-addr-21"], [76, "sdram-controller-last-addr-21"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_21": [[54, "sdram-controller-last-active-row-21"], [76, "sdram-controller-last-active-row-21"]], "SDRAM_CONTROLLER_LAST_ADDR_22": [[54, "sdram-controller-last-addr-22"], [76, "sdram-controller-last-addr-22"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_22": [[54, "sdram-controller-last-active-row-22"], [76, "sdram-controller-last-active-row-22"]], "SDRAM_CONTROLLER_LAST_ADDR_23": [[54, "sdram-controller-last-addr-23"], [76, "sdram-controller-last-addr-23"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_23": [[54, "sdram-controller-last-active-row-23"], [76, "sdram-controller-last-active-row-23"]], "SDRAM_CONTROLLER_LAST_ADDR_24": [[54, "sdram-controller-last-addr-24"], [76, "sdram-controller-last-addr-24"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_24": [[54, "sdram-controller-last-active-row-24"], [76, "sdram-controller-last-active-row-24"]], "SDRAM_CONTROLLER_LAST_ADDR_25": [[54, "sdram-controller-last-addr-25"], [76, "sdram-controller-last-addr-25"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_25": [[54, "sdram-controller-last-active-row-25"], [76, "sdram-controller-last-active-row-25"]], "SDRAM_CONTROLLER_LAST_ADDR_26": [[54, "sdram-controller-last-addr-26"], [76, "sdram-controller-last-addr-26"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_26": [[54, "sdram-controller-last-active-row-26"], [76, "sdram-controller-last-active-row-26"]], "SDRAM_CONTROLLER_LAST_ADDR_27": [[54, "sdram-controller-last-addr-27"], [76, "sdram-controller-last-addr-27"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_27": [[54, "sdram-controller-last-active-row-27"], [76, "sdram-controller-last-active-row-27"]], "SDRAM_CONTROLLER_LAST_ADDR_28": [[54, "sdram-controller-last-addr-28"], [76, "sdram-controller-last-addr-28"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_28": [[54, "sdram-controller-last-active-row-28"], [76, "sdram-controller-last-active-row-28"]], "SDRAM_CONTROLLER_LAST_ADDR_29": [[54, "sdram-controller-last-addr-29"], [76, "sdram-controller-last-addr-29"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_29": [[54, "sdram-controller-last-active-row-29"], [76, "sdram-controller-last-active-row-29"]], "SDRAM_CONTROLLER_LAST_ADDR_30": [[54, "sdram-controller-last-addr-30"], [76, "sdram-controller-last-addr-30"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_30": [[54, "sdram-controller-last-active-row-30"], [76, "sdram-controller-last-active-row-30"]], "SDRAM_CONTROLLER_LAST_ADDR_31": [[54, "sdram-controller-last-addr-31"], [76, "sdram-controller-last-addr-31"]], "SDRAM_CONTROLLER_LAST_ACTIVE_ROW_31": [[54, "sdram-controller-last-active-row-31"], [76, "sdram-controller-last-active-row-31"]], "PHYCRG": [[60, "phycrg"]], "S7CRGPHY": [[60, "s7crgphy"]], "DDR5 Tester Clock tree": [[60, "ddr5-tester-clock-tree"]], "DDRPHY_CSRMODULE_A_PREAMBLE": [[64, "ddrphy-csrmodule-a-preamble"]], "DDRPHY_CSRMODULE_A_WLEVEL_EN": [[64, "ddrphy-csrmodule-a-wlevel-en"]], "DDRPHY_CSRMODULE_A_PAR_ENABLE": [[64, "ddrphy-csrmodule-a-par-enable"]], "DDRPHY_CSRMODULE_A_PAR_VALUE": [[64, "ddrphy-csrmodule-a-par-value"]], "DDRPHY_CSRMODULE_A_DISCARD_RD_FIFO": [[64, "ddrphy-csrmodule-a-discard-rd-fifo"]], "DDRPHY_CSRMODULE_A_DLY_SEL": [[64, "ddrphy-csrmodule-a-dly-sel"]], "DDRPHY_CSRMODULE_A_DQ_DQS_RATIO": [[64, "ddrphy-csrmodule-a-dq-dqs-ratio"]], "DDRPHY_CSRMODULE_A_CK_RDLY_INC": [[64, "ddrphy-csrmodule-a-ck-rdly-inc"]], "DDRPHY_CSRMODULE_A_CK_RDLY_RST": [[64, "ddrphy-csrmodule-a-ck-rdly-rst"]], "DDRPHY_CSRMODULE_A_CK_RDDLY": [[64, "ddrphy-csrmodule-a-ck-rddly"]], "DDRPHY_CSRMODULE_A_CK_RDDLY_PREAMBLE": [[64, "ddrphy-csrmodule-a-ck-rddly-preamble"]], "DDRPHY_CSRMODULE_A_CK_WDLY_INC": [[64, "ddrphy-csrmodule-a-ck-wdly-inc"]], "DDRPHY_CSRMODULE_A_CK_WDLY_RST": [[64, "ddrphy-csrmodule-a-ck-wdly-rst"]], "DDRPHY_CSRMODULE_A_CK_WDLY_DQS": [[64, "ddrphy-csrmodule-a-ck-wdly-dqs"]], "DDRPHY_CSRMODULE_A_CK_WDDLY_INC": [[64, "ddrphy-csrmodule-a-ck-wddly-inc"]], "DDRPHY_CSRMODULE_A_CK_WDDLY_RST": [[64, "ddrphy-csrmodule-a-ck-wddly-rst"]], "DDRPHY_CSRMODULE_A_CK_WDLY_DQ": [[64, "ddrphy-csrmodule-a-ck-wdly-dq"]], "DDRPHY_CSRMODULE_A_DQ_DLY_SEL": [[64, "ddrphy-csrmodule-a-dq-dly-sel"]], "DDRPHY_CSRMODULE_A_CSDLY_RST": [[64, "ddrphy-csrmodule-a-csdly-rst"]], "DDRPHY_CSRMODULE_A_CSDLY_INC": [[64, "ddrphy-csrmodule-a-csdly-inc"]], "DDRPHY_CSRMODULE_A_CADLY_RST": [[64, "ddrphy-csrmodule-a-cadly-rst"]], "DDRPHY_CSRMODULE_A_CADLY_INC": [[64, "ddrphy-csrmodule-a-cadly-inc"]], "DDRPHY_CSRMODULE_A_PARDLY_RST": [[64, "ddrphy-csrmodule-a-pardly-rst"]], "DDRPHY_CSRMODULE_A_PARDLY_INC": [[64, "ddrphy-csrmodule-a-pardly-inc"]], "DDRPHY_CSRMODULE_A_CSDLY": [[64, "ddrphy-csrmodule-a-csdly"]], "DDRPHY_CSRMODULE_A_CADLY": [[64, "ddrphy-csrmodule-a-cadly"]], "DDRPHY_CSRMODULE_A_RDLY_DQ_RST": [[64, "ddrphy-csrmodule-a-rdly-dq-rst"]], "DDRPHY_CSRMODULE_A_RDLY_DQ_INC": [[64, "ddrphy-csrmodule-a-rdly-dq-inc"]], "DDRPHY_CSRMODULE_A_RDLY_DQS_RST": [[64, "ddrphy-csrmodule-a-rdly-dqs-rst"]], "DDRPHY_CSRMODULE_A_RDLY_DQS_INC": [[64, "ddrphy-csrmodule-a-rdly-dqs-inc"]], "DDRPHY_CSRMODULE_A_RDLY_DQS": [[64, "ddrphy-csrmodule-a-rdly-dqs"]], "DDRPHY_CSRMODULE_A_RDLY_DQ": [[64, "ddrphy-csrmodule-a-rdly-dq"]], "DDRPHY_CSRMODULE_A_WDLY_DQ_RST": [[64, "ddrphy-csrmodule-a-wdly-dq-rst"]], "DDRPHY_CSRMODULE_A_WDLY_DQ_INC": [[64, "ddrphy-csrmodule-a-wdly-dq-inc"]], "DDRPHY_CSRMODULE_A_WDLY_DM_RST": [[64, "ddrphy-csrmodule-a-wdly-dm-rst"]], "DDRPHY_CSRMODULE_A_WDLY_DM_INC": [[64, "ddrphy-csrmodule-a-wdly-dm-inc"]], "DDRPHY_CSRMODULE_A_WDLY_DQS_RST": [[64, "ddrphy-csrmodule-a-wdly-dqs-rst"]], "DDRPHY_CSRMODULE_A_WDLY_DQS_INC": [[64, "ddrphy-csrmodule-a-wdly-dqs-inc"]], "DDRPHY_CSRMODULE_A_WDLY_DQS": [[64, "ddrphy-csrmodule-a-wdly-dqs"]], "DDRPHY_CSRMODULE_A_WDLY_DQ": [[64, "ddrphy-csrmodule-a-wdly-dq"]], "DDRPHY_CSRMODULE_A_WDLY_DM": [[64, "ddrphy-csrmodule-a-wdly-dm"]], "DDRPHY_CSRMODULE_B_PREAMBLE": [[64, "ddrphy-csrmodule-b-preamble"]], "DDRPHY_CSRMODULE_B_WLEVEL_EN": [[64, "ddrphy-csrmodule-b-wlevel-en"]], "DDRPHY_CSRMODULE_B_PAR_ENABLE": [[64, "ddrphy-csrmodule-b-par-enable"]], "DDRPHY_CSRMODULE_B_PAR_VALUE": [[64, "ddrphy-csrmodule-b-par-value"]], "DDRPHY_CSRMODULE_B_DISCARD_RD_FIFO": [[64, "ddrphy-csrmodule-b-discard-rd-fifo"]], "DDRPHY_CSRMODULE_B_DLY_SEL": [[64, "ddrphy-csrmodule-b-dly-sel"]], "DDRPHY_CSRMODULE_B_DQ_DQS_RATIO": [[64, "ddrphy-csrmodule-b-dq-dqs-ratio"]], "DDRPHY_CSRMODULE_B_CK_RDLY_INC": [[64, "ddrphy-csrmodule-b-ck-rdly-inc"]], "DDRPHY_CSRMODULE_B_CK_RDLY_RST": [[64, "ddrphy-csrmodule-b-ck-rdly-rst"]], "DDRPHY_CSRMODULE_B_CK_RDDLY": [[64, "ddrphy-csrmodule-b-ck-rddly"]], "DDRPHY_CSRMODULE_B_CK_RDDLY_PREAMBLE": [[64, "ddrphy-csrmodule-b-ck-rddly-preamble"]], "DDRPHY_CSRMODULE_B_CK_WDLY_INC": [[64, "ddrphy-csrmodule-b-ck-wdly-inc"]], "DDRPHY_CSRMODULE_B_CK_WDLY_RST": [[64, "ddrphy-csrmodule-b-ck-wdly-rst"]], "DDRPHY_CSRMODULE_B_CK_WDLY_DQS": [[64, "ddrphy-csrmodule-b-ck-wdly-dqs"]], "DDRPHY_CSRMODULE_B_CK_WDDLY_INC": [[64, "ddrphy-csrmodule-b-ck-wddly-inc"]], "DDRPHY_CSRMODULE_B_CK_WDDLY_RST": [[64, "ddrphy-csrmodule-b-ck-wddly-rst"]], "DDRPHY_CSRMODULE_B_CK_WDLY_DQ": [[64, "ddrphy-csrmodule-b-ck-wdly-dq"]], "DDRPHY_CSRMODULE_B_DQ_DLY_SEL": [[64, "ddrphy-csrmodule-b-dq-dly-sel"]], "DDRPHY_CSRMODULE_B_CSDLY_RST": [[64, "ddrphy-csrmodule-b-csdly-rst"]], "DDRPHY_CSRMODULE_B_CSDLY_INC": [[64, "ddrphy-csrmodule-b-csdly-inc"]], "DDRPHY_CSRMODULE_B_CADLY_RST": [[64, "ddrphy-csrmodule-b-cadly-rst"]], "DDRPHY_CSRMODULE_B_CADLY_INC": [[64, "ddrphy-csrmodule-b-cadly-inc"]], "DDRPHY_CSRMODULE_B_PARDLY_RST": [[64, "ddrphy-csrmodule-b-pardly-rst"]], "DDRPHY_CSRMODULE_B_PARDLY_INC": [[64, "ddrphy-csrmodule-b-pardly-inc"]], "DDRPHY_CSRMODULE_B_CSDLY": [[64, "ddrphy-csrmodule-b-csdly"]], "DDRPHY_CSRMODULE_B_CADLY": [[64, "ddrphy-csrmodule-b-cadly"]], "DDRPHY_CSRMODULE_B_RDLY_DQ_RST": [[64, "ddrphy-csrmodule-b-rdly-dq-rst"]], "DDRPHY_CSRMODULE_B_RDLY_DQ_INC": [[64, "ddrphy-csrmodule-b-rdly-dq-inc"]], "DDRPHY_CSRMODULE_B_RDLY_DQS_RST": [[64, "ddrphy-csrmodule-b-rdly-dqs-rst"]], "DDRPHY_CSRMODULE_B_RDLY_DQS_INC": [[64, "ddrphy-csrmodule-b-rdly-dqs-inc"]], "DDRPHY_CSRMODULE_B_RDLY_DQS": [[64, "ddrphy-csrmodule-b-rdly-dqs"]], "DDRPHY_CSRMODULE_B_RDLY_DQ": [[64, "ddrphy-csrmodule-b-rdly-dq"]], "DDRPHY_CSRMODULE_B_WDLY_DQ_RST": [[64, "ddrphy-csrmodule-b-wdly-dq-rst"]], "DDRPHY_CSRMODULE_B_WDLY_DQ_INC": [[64, "ddrphy-csrmodule-b-wdly-dq-inc"]], "DDRPHY_CSRMODULE_B_WDLY_DM_RST": [[64, "ddrphy-csrmodule-b-wdly-dm-rst"]], "DDRPHY_CSRMODULE_B_WDLY_DM_INC": [[64, "ddrphy-csrmodule-b-wdly-dm-inc"]], "DDRPHY_CSRMODULE_B_WDLY_DQS_RST": [[64, "ddrphy-csrmodule-b-wdly-dqs-rst"]], "DDRPHY_CSRMODULE_B_WDLY_DQS_INC": [[64, "ddrphy-csrmodule-b-wdly-dqs-inc"]], "DDRPHY_CSRMODULE_B_WDLY_DQS": [[64, "ddrphy-csrmodule-b-wdly-dqs"]], "DDRPHY_CSRMODULE_B_WDLY_DQ": [[64, "ddrphy-csrmodule-b-wdly-dq"]], "DDRPHY_CSRMODULE_B_WDLY_DM": [[64, "ddrphy-csrmodule-b-wdly-dm"]], "Documentation for Row Hammer Tester DDR5 Tester": [[69, "documentation-for-row-hammer-tester-ddr5-tester"]], "MAIN_A_DQ_REMAPPING3": [[72, "main-a-dq-remapping3"]], "MAIN_A_DQ_REMAPPING2": [[72, "main-a-dq-remapping2"]], "MAIN_A_DQ_REMAPPING1": [[72, "main-a-dq-remapping1"]], "MAIN_A_DQ_REMAPPING0": [[72, "main-a-dq-remapping0"]], "MAIN_B_DQ_REMAPPING3": [[72, "main-b-dq-remapping3"]], "MAIN_B_DQ_REMAPPING2": [[72, "main-b-dq-remapping2"]], "MAIN_B_DQ_REMAPPING1": [[72, "main-b-dq-remapping1"]], "MAIN_B_DQ_REMAPPING0": [[72, "main-b-dq-remapping0"]], "SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE": [[76, "sdram-dfii-a-cmdinjector-command-storage"]], "SDRAM_DFII_A_CMDINJECTOR_COMMAND_STORAGE_WR_MASK": [[76, "sdram-dfii-a-cmdinjector-command-storage-wr-mask"]], "SDRAM_DFII_A_CMDINJECTOR_PHASE_ADDR": [[76, "sdram-dfii-a-cmdinjector-phase-addr"]], "SDRAM_DFII_A_CMDINJECTOR_STORE_CONTINUOUS_CMD": [[76, "sdram-dfii-a-cmdinjector-store-continuous-cmd"]], "SDRAM_DFII_A_CMDINJECTOR_STORE_SINGLESHOT_CMD": [[76, "sdram-dfii-a-cmdinjector-store-singleshot-cmd"]], "SDRAM_DFII_A_CMDINJECTOR_SINGLE_SHOT": [[76, "sdram-dfii-a-cmdinjector-single-shot"]], "SDRAM_DFII_A_CMDINJECTOR_ISSUE_COMMAND": [[76, "sdram-dfii-a-cmdinjector-issue-command"]], "SDRAM_DFII_A_CMDINJECTOR_WRDATA_SELECT": [[76, "sdram-dfii-a-cmdinjector-wrdata-select"]], "SDRAM_DFII_A_CMDINJECTOR_WRDATA": [[76, "sdram-dfii-a-cmdinjector-wrdata"]], "SDRAM_DFII_A_CMDINJECTOR_WRDATA_S": [[76, "sdram-dfii-a-cmdinjector-wrdata-s"]], "SDRAM_DFII_A_CMDINJECTOR_WRDATA_STORE": [[76, "sdram-dfii-a-cmdinjector-wrdata-store"]], "SDRAM_DFII_A_CMDINJECTOR_SETUP": [[76, "sdram-dfii-a-cmdinjector-setup"]], "SDRAM_DFII_A_CMDINJECTOR_SAMPLE": [[76, "sdram-dfii-a-cmdinjector-sample"]], "SDRAM_DFII_A_CMDINJECTOR_RESULT_ARRAY": [[76, "sdram-dfii-a-cmdinjector-result-array"]], "SDRAM_DFII_A_CMDINJECTOR_RESET": [[76, "sdram-dfii-a-cmdinjector-reset"]], "SDRAM_DFII_A_CMDINJECTOR_RDDATA_SELECT": [[76, "sdram-dfii-a-cmdinjector-rddata-select"]], "SDRAM_DFII_A_CMDINJECTOR_RDDATA_CAPTURE_CNT": [[76, "sdram-dfii-a-cmdinjector-rddata-capture-cnt"]], "SDRAM_DFII_A_CMDINJECTOR_RDDATA": [[76, "sdram-dfii-a-cmdinjector-rddata"]], "SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE": [[76, "sdram-dfii-b-cmdinjector-command-storage"]], "SDRAM_DFII_B_CMDINJECTOR_COMMAND_STORAGE_WR_MASK": [[76, "sdram-dfii-b-cmdinjector-command-storage-wr-mask"]], "SDRAM_DFII_B_CMDINJECTOR_PHASE_ADDR": [[76, "sdram-dfii-b-cmdinjector-phase-addr"]], "SDRAM_DFII_B_CMDINJECTOR_STORE_CONTINUOUS_CMD": [[76, "sdram-dfii-b-cmdinjector-store-continuous-cmd"]], "SDRAM_DFII_B_CMDINJECTOR_STORE_SINGLESHOT_CMD": [[76, "sdram-dfii-b-cmdinjector-store-singleshot-cmd"]], "SDRAM_DFII_B_CMDINJECTOR_SINGLE_SHOT": [[76, "sdram-dfii-b-cmdinjector-single-shot"]], "SDRAM_DFII_B_CMDINJECTOR_ISSUE_COMMAND": [[76, "sdram-dfii-b-cmdinjector-issue-command"]], "SDRAM_DFII_B_CMDINJECTOR_WRDATA_SELECT": [[76, "sdram-dfii-b-cmdinjector-wrdata-select"]], "SDRAM_DFII_B_CMDINJECTOR_WRDATA": [[76, "sdram-dfii-b-cmdinjector-wrdata"]], "SDRAM_DFII_B_CMDINJECTOR_WRDATA_S": [[76, "sdram-dfii-b-cmdinjector-wrdata-s"]], "SDRAM_DFII_B_CMDINJECTOR_WRDATA_STORE": [[76, "sdram-dfii-b-cmdinjector-wrdata-store"]], "SDRAM_DFII_B_CMDINJECTOR_SETUP": [[76, "sdram-dfii-b-cmdinjector-setup"]], "SDRAM_DFII_B_CMDINJECTOR_SAMPLE": [[76, "sdram-dfii-b-cmdinjector-sample"]], "SDRAM_DFII_B_CMDINJECTOR_RESULT_ARRAY": [[76, "sdram-dfii-b-cmdinjector-result-array"]], "SDRAM_DFII_B_CMDINJECTOR_RESET": [[76, "sdram-dfii-b-cmdinjector-reset"]], "SDRAM_DFII_B_CMDINJECTOR_RDDATA_SELECT": [[76, "sdram-dfii-b-cmdinjector-rddata-select"]], "SDRAM_DFII_B_CMDINJECTOR_RDDATA_CAPTURE_CNT": [[76, "sdram-dfii-b-cmdinjector-rddata-capture-cnt"]], "SDRAM_DFII_B_CMDINJECTOR_RDDATA": [[76, "sdram-dfii-b-cmdinjector-rddata"]], "DDRPHY_RDLY_DQS_RST": [[85, "ddrphy-rdly-dqs-rst"]], "DDRPHY_RDLY_DQS_INC": [[85, "ddrphy-rdly-dqs-inc"]], "Documentation for Row Hammer Tester LPDDR4 Test Board": [[89, "documentation-for-row-hammer-tester-lpddr4-test-board"]], "SDRAM_DFII_PI4_COMMAND": [[95, "sdram-dfii-pi4-command"]], "SDRAM_DFII_PI4_COMMAND_ISSUE": [[95, "sdram-dfii-pi4-command-issue"]], "SDRAM_DFII_PI4_ADDRESS": [[95, "sdram-dfii-pi4-address"]], "SDRAM_DFII_PI4_BADDRESS": [[95, "sdram-dfii-pi4-baddress"]], "SDRAM_DFII_PI4_WRDATA": [[95, "sdram-dfii-pi4-wrdata"]], "SDRAM_DFII_PI4_RDDATA": [[95, "sdram-dfii-pi4-rddata"]], "SDRAM_DFII_PI5_COMMAND": [[95, "sdram-dfii-pi5-command"]], "SDRAM_DFII_PI5_COMMAND_ISSUE": [[95, "sdram-dfii-pi5-command-issue"]], "SDRAM_DFII_PI5_ADDRESS": [[95, "sdram-dfii-pi5-address"]], "SDRAM_DFII_PI5_BADDRESS": [[95, "sdram-dfii-pi5-baddress"]], "SDRAM_DFII_PI5_WRDATA": [[95, "sdram-dfii-pi5-wrdata"]], "SDRAM_DFII_PI5_RDDATA": [[95, "sdram-dfii-pi5-rddata"]], "SDRAM_DFII_PI6_COMMAND": [[95, "sdram-dfii-pi6-command"]], "SDRAM_DFII_PI6_COMMAND_ISSUE": [[95, "sdram-dfii-pi6-command-issue"]], "SDRAM_DFII_PI6_ADDRESS": [[95, "sdram-dfii-pi6-address"]], "SDRAM_DFII_PI6_BADDRESS": [[95, "sdram-dfii-pi6-baddress"]], "SDRAM_DFII_PI6_WRDATA": [[95, "sdram-dfii-pi6-wrdata"]], "SDRAM_DFII_PI6_RDDATA": [[95, "sdram-dfii-pi6-rddata"]], "SDRAM_DFII_PI7_COMMAND": [[95, "sdram-dfii-pi7-command"]], "SDRAM_DFII_PI7_COMMAND_ISSUE": [[95, "sdram-dfii-pi7-command-issue"]], "SDRAM_DFII_PI7_ADDRESS": [[95, "sdram-dfii-pi7-address"]], "SDRAM_DFII_PI7_BADDRESS": [[95, "sdram-dfii-pi7-baddress"]], "SDRAM_DFII_PI7_WRDATA": [[95, "sdram-dfii-pi7-wrdata"]], "SDRAM_DFII_PI7_RDDATA": [[95, "sdram-dfii-pi7-rddata"]], "DDRPHY_EN_VTC": [[104, "ddrphy-en-vtc"]], "DDRPHY_CDLY_VALUE": [[104, "ddrphy-cdly-value"]], "DDRPHY_WDLY_DQS_INC_COUNT": [[104, "ddrphy-wdly-dqs-inc-count"]], "Documentation for Row Hammer Tester ZCU104": [[108, "documentation-for-row-hammer-tester-zcu104"]], "READER_ERROR_DATA15": [[112, "reader-error-data15"]], "READER_ERROR_DATA14": [[112, "reader-error-data14"]], "READER_ERROR_DATA13": [[112, "reader-error-data13"]], "READER_ERROR_DATA12": [[112, "reader-error-data12"]], "READER_ERROR_DATA11": [[112, "reader-error-data11"]], "READER_ERROR_DATA10": [[112, "reader-error-data10"]], "READER_ERROR_DATA9": [[112, "reader-error-data9"]], "READER_ERROR_DATA8": [[112, "reader-error-data8"]], "READER_ERROR_EXPECTED15": [[112, "reader-error-expected15"]], "READER_ERROR_EXPECTED14": [[112, "reader-error-expected14"]], "READER_ERROR_EXPECTED13": [[112, "reader-error-expected13"]], "READER_ERROR_EXPECTED12": [[112, "reader-error-expected12"]], "READER_ERROR_EXPECTED11": [[112, "reader-error-expected11"]], "READER_ERROR_EXPECTED10": [[112, "reader-error-expected10"]], "READER_ERROR_EXPECTED9": [[112, "reader-error-expected9"]], "READER_ERROR_EXPECTED8": [[112, "reader-error-expected8"]], "SDRAM_DFII_PI0_WRDATA3": [[114, "sdram-dfii-pi0-wrdata3"]], "SDRAM_DFII_PI0_WRDATA2": [[114, "sdram-dfii-pi0-wrdata2"]], "SDRAM_DFII_PI0_RDDATA3": [[114, "sdram-dfii-pi0-rddata3"]], "SDRAM_DFII_PI0_RDDATA2": [[114, "sdram-dfii-pi0-rddata2"]], "SDRAM_DFII_PI1_WRDATA3": [[114, "sdram-dfii-pi1-wrdata3"]], "SDRAM_DFII_PI1_WRDATA2": [[114, "sdram-dfii-pi1-wrdata2"]], "SDRAM_DFII_PI1_RDDATA3": [[114, "sdram-dfii-pi1-rddata3"]], "SDRAM_DFII_PI1_RDDATA2": [[114, "sdram-dfii-pi1-rddata2"]], "SDRAM_DFII_PI2_WRDATA3": [[114, "sdram-dfii-pi2-wrdata3"]], "SDRAM_DFII_PI2_WRDATA2": [[114, "sdram-dfii-pi2-wrdata2"]], "SDRAM_DFII_PI2_RDDATA3": [[114, "sdram-dfii-pi2-rddata3"]], "SDRAM_DFII_PI2_RDDATA2": [[114, "sdram-dfii-pi2-rddata2"]], "SDRAM_DFII_PI3_WRDATA3": [[114, "sdram-dfii-pi3-wrdata3"]], "SDRAM_DFII_PI3_WRDATA2": [[114, "sdram-dfii-pi3-wrdata2"]], "SDRAM_DFII_PI3_RDDATA3": [[114, "sdram-dfii-pi3-rddata3"]], "SDRAM_DFII_PI3_RDDATA2": [[114, "sdram-dfii-pi3-rddata2"]], "Data Center DRAM Tester": [[120, "data-center-dram-tester"]], "DDR5 Test Board": [[121, "ddr5-test-board"]], "DDR5 Tester": [[122, "ddr5-tester"]], "Rowhammer Tester Target Configuration": [[122, "rowhammer-tester-target-configuration"]], "Linux Target Configuration": [[122, "linux-target-configuration"]], "Base DDR5 Tester Linux Options": [[122, "base-ddr5-tester-linux-options"]], "Ethernet Options": [[122, "ethernet-options"]], "Etherbone Options": [[122, "etherbone-options"]], "Building DDR5 Tester Linux Target": [[122, "building-ddr5-tester-linux-target"]], "Interacting with DDR5 Tester Linux Target": [[122, "interacting-with-ddr5-tester-linux-target"]], "Setting up TFTP Server": [[122, "setting-up-tftp-server"]], "Booting Linux on DDR5 Tester Linux Target": [[122, "booting-linux-on-ddr5-tester-linux-target"]], "Simulation": [[122, "simulation"], [128, "simulation"]], "DRAM modules": [[123, "dram-modules"]], "Adding new modules": [[123, "adding-new-modules"]], "SPD EEPROM": [[123, "spd-eeprom"]], "Reading SPD EEPROM": [[123, "reading-spd-eeprom"]], "Using SPD data": [[123, "using-spd-data"]], "General": [[124, "general"]], "Architecture": [[124, "architecture"]], "Installing dependencies": [[124, "installing-dependencies"]], "Rowhammer tester": [[124, "rowhammer-tester"]], "Packaging the bitstream": [[124, "packaging-the-bitstream"]], "Local documentation build": [[124, "local-documentation-build"]], "Tests": [[124, "tests"]], "Welcome to Rowhammer tester!": [[125, "welcome-to-rowhammer-tester"]], "Hardware": [[125, null]], "Gateware documentation": [[125, null]], "LPDDR4 Test Board": [[126, "lpddr4-test-board"]], "Playbook": [[127, "playbook"]], "Payload": [[127, "payload"]], "Changing payload memory size": [[127, "changing-payload-memory-size"]], "Row mapping": [[127, "row-mapping"]], "Row Generator class": [[127, "row-generator-class"]], "EvenRowGenerator": [[127, "evenrowgenerator"]], "HalfDoubleRowGenerator": [[127, "halfdoublerowgenerator"]], "Payload generator class": [[127, "payload-generator-class"]], "Available payload generators": [[127, "available-payload-generators"]], "RowListPayloadGenerator": [[127, "rowlistpayloadgenerator"]], "HammerTolerancePayloadGenerator": [[127, "hammertolerancepayloadgenerator"]], "HalfDoubleAnalysisPayloadGenerator": [[127, "halfdoubleanalysispayloadgenerator"]], "Configurations": [[127, "configurations"]], "Inversion": [[127, "inversion"]], "Inversion example": [[127, "id1"]], "User guide": [[128, "user-guide"]], "Network USB adapter setup": [[128, "network-usb-adapter-setup"]], "Controlling the board": [[128, "controlling-the-board"], [130, "controlling-the-board"]], "Hammering": [[128, "hammering"]], "Attack modes": [[128, "attack-modes"]], "Patterns": [[128, "patterns"]], "Example output": [[128, "example-output"]], "Row selection examples": [[128, "row-selection-examples"]], "Cell retention measurement examples": [[128, "cell-retention-measurement-examples"]], "Utilities": [[128, "utilities"]], "Run LEDs demo - leds.py": [[128, "run-leds-demo-leds-py"]], "Check version - version.py": [[128, "check-version-version-py"]], "Check CSRs - dump_regs.py": [[128, "check-csrs-dump-regs-py"]], "Initialize memory - mem.py": [[128, "initialize-memory-mem-py"]], "Enter BIOS - bios_console.py": [[128, "enter-bios-bios-console-py"]], "Perform memory tests from the BIOS": [[128, "perform-memory-tests-from-the-bios"]], "Test with BIST - mem_bist.py": [[128, "test-with-bist-mem-bist-py"]], "Run benchmarks - benchmark.py": [[128, "run-benchmarks-benchmark-py"]], "Use logic analyzer - analyzer.py": [[128, "use-logic-analyzer-analyzer-py"]], "Visualization": [[129, "visualization"]], "Plot bitflips - logs2plot.py": [[129, "plot-bitflips-logs2plot-py"]], "Plot per DQ pad - logs2dq.py": [[129, "plot-per-dq-pad-logs2dq-py"]], "Use F4PGA Visualizer - logs2vis.py": [[129, "use-f4pga-visualizer-logs2vis-py"]], "ZCU104 board": [[130, "zcu104-board"]], "Preparing SD card": [[130, "preparing-sd-card"]], "Loading bitstream": [[130, "loading-bitstream"]], "Verifying if bitstream is loaded": [[130, "verifying-if-bitstream-is-loaded"]], "ZCU104 microUSB": [[130, "zcu104-microusb"]], "Network setup": [[130, "network-setup"]], "Modifying network configuration": [[130, "modifying-network-configuration"]], "SSH access": [[130, "ssh-access"]], "ZCU104 SD card image": [[130, "zcu104-sd-card-image"]], "Bootloaders & kernel": [[130, "bootloaders-kernel"]], "Root filesystem": [[130, "root-filesystem"]], "Flashing SD card": [[130, "flashing-sd-card"]], "Formatting SD card manually": [[130, "formatting-sd-card-manually"]], "Using genimage": [[130, "using-genimage"]]}, "indexentries": {}, "docurls": ["arty.html", "build/arty/documentation/controller_settings.html", "build/arty/documentation/ctrl.html", "build/arty/documentation/ddrctrl.html", "build/arty/documentation/ddrphy.html", "build/arty/documentation/dfi_switch.html", "build/arty/documentation/ethphy.html", "build/arty/documentation/identifier_mem.html", "build/arty/documentation/index.html", "build/arty/documentation/interrupts.html", "build/arty/documentation/leds.html", "build/arty/documentation/payload_executor.html", "build/arty/documentation/reader.html", "build/arty/documentation/rowhammer.html", "build/arty/documentation/sdram.html", "build/arty/documentation/sdram_checker.html", "build/arty/documentation/sdram_generator.html", "build/arty/documentation/timer0.html", "build/arty/documentation/uart.html", "build/arty/documentation/writer.html", "build/ddr4_datacenter_test_board/documentation/controller_settings.html", "build/ddr4_datacenter_test_board/documentation/ctrl.html", "build/ddr4_datacenter_test_board/documentation/ddrctrl.html", "build/ddr4_datacenter_test_board/documentation/ddrphy.html", "build/ddr4_datacenter_test_board/documentation/dfi_switch.html", "build/ddr4_datacenter_test_board/documentation/ethphy.html", "build/ddr4_datacenter_test_board/documentation/i2c.html", "build/ddr4_datacenter_test_board/documentation/identifier_mem.html", "build/ddr4_datacenter_test_board/documentation/index.html", "build/ddr4_datacenter_test_board/documentation/interrupts.html", "build/ddr4_datacenter_test_board/documentation/leds.html", "build/ddr4_datacenter_test_board/documentation/payload_executor.html", "build/ddr4_datacenter_test_board/documentation/reader.html", "build/ddr4_datacenter_test_board/documentation/rowhammer.html", "build/ddr4_datacenter_test_board/documentation/sdram.html", "build/ddr4_datacenter_test_board/documentation/sdram_checker.html", "build/ddr4_datacenter_test_board/documentation/sdram_generator.html", "build/ddr4_datacenter_test_board/documentation/timer0.html", "build/ddr4_datacenter_test_board/documentation/uart.html", "build/ddr4_datacenter_test_board/documentation/writer.html", "build/ddr5_test_board/documentation/controller_settings.html", "build/ddr5_test_board/documentation/ctrl.html", "build/ddr5_test_board/documentation/ddrctrl.html", "build/ddr5_test_board/documentation/ddrphy.html", "build/ddr5_test_board/documentation/dfi_switch.html", "build/ddr5_test_board/documentation/ethphy.html", "build/ddr5_test_board/documentation/identifier_mem.html", "build/ddr5_test_board/documentation/index.html", "build/ddr5_test_board/documentation/interrupts.html", "build/ddr5_test_board/documentation/leds.html", "build/ddr5_test_board/documentation/main.html", "build/ddr5_test_board/documentation/payload_executor.html", "build/ddr5_test_board/documentation/reader.html", "build/ddr5_test_board/documentation/rowhammer.html", "build/ddr5_test_board/documentation/sdram.html", "build/ddr5_test_board/documentation/sdram_checker.html", "build/ddr5_test_board/documentation/sdram_generator.html", "build/ddr5_test_board/documentation/timer0.html", "build/ddr5_test_board/documentation/uart.html", "build/ddr5_test_board/documentation/writer.html", "build/ddr5_tester/documentation/PHYCRG.html", "build/ddr5_tester/documentation/controller_settings.html", "build/ddr5_tester/documentation/ctrl.html", "build/ddr5_tester/documentation/ddrctrl.html", "build/ddr5_tester/documentation/ddrphy.html", "build/ddr5_tester/documentation/dfi_switch.html", "build/ddr5_tester/documentation/ethphy.html", "build/ddr5_tester/documentation/i2c.html", "build/ddr5_tester/documentation/identifier_mem.html", "build/ddr5_tester/documentation/index.html", "build/ddr5_tester/documentation/interrupts.html", "build/ddr5_tester/documentation/leds.html", "build/ddr5_tester/documentation/main.html", "build/ddr5_tester/documentation/payload_executor.html", "build/ddr5_tester/documentation/reader.html", "build/ddr5_tester/documentation/rowhammer.html", "build/ddr5_tester/documentation/sdram.html", "build/ddr5_tester/documentation/sdram_checker.html", "build/ddr5_tester/documentation/sdram_generator.html", "build/ddr5_tester/documentation/timer0.html", "build/ddr5_tester/documentation/uart.html", "build/ddr5_tester/documentation/writer.html", "build/lpddr4_test_board/documentation/controller_settings.html", "build/lpddr4_test_board/documentation/ctrl.html", "build/lpddr4_test_board/documentation/ddrctrl.html", "build/lpddr4_test_board/documentation/ddrphy.html", "build/lpddr4_test_board/documentation/dfi_switch.html", "build/lpddr4_test_board/documentation/ethphy.html", "build/lpddr4_test_board/documentation/identifier_mem.html", "build/lpddr4_test_board/documentation/index.html", "build/lpddr4_test_board/documentation/interrupts.html", "build/lpddr4_test_board/documentation/leds.html", "build/lpddr4_test_board/documentation/payload_executor.html", "build/lpddr4_test_board/documentation/reader.html", "build/lpddr4_test_board/documentation/rowhammer.html", "build/lpddr4_test_board/documentation/sdram.html", "build/lpddr4_test_board/documentation/sdram_checker.html", "build/lpddr4_test_board/documentation/sdram_generator.html", "build/lpddr4_test_board/documentation/timer0.html", "build/lpddr4_test_board/documentation/uart.html", "build/lpddr4_test_board/documentation/writer.html", "build/zcu104/documentation/controller_settings.html", "build/zcu104/documentation/ctrl.html", "build/zcu104/documentation/ddrctrl.html", "build/zcu104/documentation/ddrphy.html", "build/zcu104/documentation/dfi_switch.html", "build/zcu104/documentation/i2c.html", "build/zcu104/documentation/identifier_mem.html", "build/zcu104/documentation/index.html", "build/zcu104/documentation/interrupts.html", "build/zcu104/documentation/leds.html", "build/zcu104/documentation/payload_executor.html", "build/zcu104/documentation/reader.html", "build/zcu104/documentation/rowhammer.html", "build/zcu104/documentation/sdram.html", "build/zcu104/documentation/sdram_checker.html", "build/zcu104/documentation/sdram_generator.html", "build/zcu104/documentation/timer0.html", "build/zcu104/documentation/uart.html", "build/zcu104/documentation/writer.html", "ddr4_datacenter_dram_tester.html", "ddr5_test_board.html", "ddr5_tester.html", "dram_modules.html", "general.html", "index.html", "lpddr4_tb.html", "playbook.html", "usage.html", "visualization.html", "zcu104.html"]})