---
layout : single
title: "[Verilog] FSM Design"
categories: 
  - Verilog HDL (Vivado)
toc: true
toc_sticky: true
use_math: true
---

유한상태머신(FSM, Fintie State Machine) 설계  

## 0. FSM   

&nbsp;

<div align="center">
  <img src="/assets/images/verilog/18.png" width="60%" height="60%" alt=""/>
  <p><em></em></p>
</div>

&nbsp;

- **FSM(Finite State Machine)**   
  - 지정된 수의 상태 변화에 따라 출력을 조절하는 머신    
  - **구성**   
    - **Next state logic** : Input과 현재 상태에 따라 Output을 출력   
    - **State Register** : 현재 상태를 저장   
    - **Output Logic** : 입력과 현재 상태에 따라 출력을 선택    

&nbsp;

## 1. Design Source   

```verilog
module FSM(

    input RST,
    input CLK,
    input [1:0] SWT,
    output reg [1:0] LED,
    output VCC
    );

    assign VCC = 1'b1;  // Power supply signal

    // State definitions
    localparam [1:0] idle = 2'b00,      // Idle state
                     state_a = 2'b01,   // State A
                     state_b = 2'b10,   // State B
                     state_c = 2'b11;   // State C

    reg [1:0] curr_state, next_state;   // Current and next state registers

    always @ (posedge CLK)              // State transition logic
    begin
        if(RST)                         // Reset condition
            curr_state <= idle;         // Reset to idle state
        else                            // Transition to next state
            curr_state <= next_state;   // Update current state
    end

    always @ (curr_state, SWT)
    begin
        case (curr_state)
            idle : begin
                if (SWT == 2'b01)
                    next_state = state_a; // Transition to state A
                else
                    next_state = idle;    // Stay in idle state
                LED = 2'b00; // LED off
                end
        state_a : begin
                if (SWT == 2'b10)
                    next_state = state_b; // Transition to state B
                else
                    next_state = state_a; // Stay in state A
                LED = 2'b01; // LED on for state A
            end
        state_b : begin
                if (SWT == 2'b11)
                    next_state = state_c; // Transition to state C
                else
                    next_state = state_b; // Stay in state B
                LED = 2'b10; // LED on for state B
            end
        state_c : begin
                if (SWT == 2'b00)
                    next_state = idle; // Transition back to idle state
                else
                    next_state = state_c; // Stay in state C
                LED = 2'b11; // LED on for state C
            end
            default : next_state = idle; // Default case to handle unexpected states
        endcase
    end
endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/verilog/19.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

## 2. Testbench  

```verilog
module tb_FSM();

    parameter CLK_PERIOD = 10; // Clock period in ns

    reg RST, CLK;
    reg [1:0] SWT;
    wire [1:0] LED;

    FSM uut(
        .RST(RST),
        .CLK(CLK),
        .SWT(SWT),
        .LED(LED)
    );

    initial CLK = 1'b0;

    always #(CLK_PERIOD / 2) CLK = ~CLK; // Generate clock signal

    initial begin
        CLK = 1'b0;
        RST = 1'b0;
        SWT = 2'b00;

        #(CLK_PERIOD*10);   SWT = 2'b00; // Initial state, no switch pressed
        #(CLK_PERIOD*10);   SWT = 2'b01; // Press switch to go to state A
        #(CLK_PERIOD*10);   SWT = 2'b10; // Press switch to go to state B
        #(CLK_PERIOD*10);   SWT = 2'b11; // Press switch to go to state C
    end

endmodule
```

<div align="left">
    <strong>Simulation</strong>
  <img src="/assets/images/verilog/20.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

- **결과 분석**  
  - `curr_state`와 동일한 data를 유지 중이던 `LED` Signal 관측   
    - `next_state` signal을 저장 중인 `SWT` 신호의 변화에 반응하여 약간의 Delay를 거친 후, `LED` data가 변하는 것을 확인 가능   

&nbsp;

