Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Aug 30 15:18:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_impl_1.twr lab1_impl_1.udb -gui -msgset C:/Users/qmiyamoto/Desktop/E155_QM/lab1_qm/promote.xml

-----------------------------------------
Design:          lab1_qm
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {leds/int_osc} -period 20.8333 [get_pins {leds/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 71.5517%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{leds/counter__i19/SR   leds/counter__i18/SR}                           
                                        |           No arrival time
{leds/counter__i17/SR   leds/counter__i16/SR}                           
                                        |           No arrival time
{leds/counter__i15/SR   leds/counter__i14/SR}                           
                                        |           No arrival time
{leds/counter__i0/SR   leds/counter__i1/SR}                           
                                        |           No arrival time
{leds/counter__i13/SR   leds/counter__i12/SR}                           
                                        |           No arrival time
{leds/counter__i11/SR   leds/counter__i10/SR}                           
                                        |           No arrival time
{leds/counter__i9/SR   leds/counter__i8/SR}                           
                                        |           No arrival time
{leds/counter__i7/SR   leds/counter__i6/SR}                           
                                        |           No arrival time
{leds/counter__i5/SR   leds/counter__i4/SR}                           
                                        |           No arrival time
{leds/counter__i3/SR   leds/counter__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        13
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
reset                                   |                     input
clk                                     |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "leds/int_osc"
=======================
create_clock -name {leds/int_osc} -period 20.8333 [get_pins {leds/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock leds/int_osc           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From leds/int_osc                      |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
leds/hf_osc.osc_inst/CLKHF (MPW)        |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
leds/counter__i23/D                      |    5.302 ns 
leds/counter__i22/D                      |    5.870 ns 
leds/counter__i21/D                      |    6.147 ns 
leds/counter__i20/D                      |    6.424 ns 
leds/counter__i19/D                      |    6.701 ns 
leds/counter__i18/D                      |    6.978 ns 
leds/counter__i17/D                      |    7.255 ns 
leds/counter__i16/D                      |    7.532 ns 
leds/counter__i15/D                      |    7.809 ns 
leds/counter__i14/D                      |    8.641 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i23/D  (SLICE_R10C7B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 26
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.302 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.000                 15.138  2       
leds/add_24_add_5_19/CI1->leds/add_24_add_5_19/CO1
                                          SLICE_R10C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
leds/n286                                                    NET DELAY               0.000                 15.415  2       
leds/add_24_add_5_21/CI0->leds/add_24_add_5_21/CO0
                                          SLICE_R10C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
leds/n750                                                    NET DELAY               0.000                 15.692  2       
leds/add_24_add_5_21/CI1->leds/add_24_add_5_21/CO1
                                          SLICE_R10C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
leds/n288                                                    NET DELAY               0.000                 15.969  2       
leds/add_24_add_5_23/CI0->leds/add_24_add_5_23/CO0
                                          SLICE_R10C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
leds/n753                                                    NET DELAY               0.000                 16.246  2       
leds/add_24_add_5_23/CI1->leds/add_24_add_5_23/CO1
                                          SLICE_R10C6D       CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
leds/n290                                                    NET DELAY               1.216                 17.739  2       
leds/add_24_add_5_25/D0->leds/add_24_add_5_25/S0
                                          SLICE_R10C7A       D0_TO_F0_DELAY          0.449                 18.188  1       
leds/n127[23]                                                NET DELAY               2.168                 20.356  1       
leds/i158_2_lut/A->leds/i158_2_lut/Z      SLICE_R10C7B       D0_TO_F0_DELAY          0.476                 20.832  1       
leds/n41[23]                                                 NET DELAY               0.000                 20.832  1       
leds/counter__i23/D                                          ENDPOINT                0.000                 20.832  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i23/CK   leds/counter__i22/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.831)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.302  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i22/D  (SLICE_R10C7B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 25
Delay Ratio      : 42.5% (route), 57.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.870 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.000                 15.138  2       
leds/add_24_add_5_19/CI1->leds/add_24_add_5_19/CO1
                                          SLICE_R10C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
leds/n286                                                    NET DELAY               0.000                 15.415  2       
leds/add_24_add_5_21/CI0->leds/add_24_add_5_21/CO0
                                          SLICE_R10C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
leds/n750                                                    NET DELAY               0.000                 15.692  2       
leds/add_24_add_5_21/CI1->leds/add_24_add_5_21/CO1
                                          SLICE_R10C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
leds/n288                                                    NET DELAY               0.000                 15.969  2       
leds/add_24_add_5_23/CI0->leds/add_24_add_5_23/CO0
                                          SLICE_R10C6D       CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
leds/n753                                                    NET DELAY               0.661                 16.907  2       
leds/add_24_add_5_23/D1->leds/add_24_add_5_23/S1
                                          SLICE_R10C6D       D1_TO_F1_DELAY          0.449                 17.356  1       
leds/n127[22]                                                NET DELAY               2.432                 19.788  1       
leds/i159_2_lut/A->leds/i159_2_lut/Z      SLICE_R10C7B       C1_TO_F1_DELAY          0.476                 20.264  1       
leds/n41[22]                                                 NET DELAY               0.000                 20.264  1       
leds/counter__i22/D                                          ENDPOINT                0.000                 20.264  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i23/CK   leds/counter__i22/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.263)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.870  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i21/D  (SLICE_R9C6B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 24
Delay Ratio      : 43.3% (route), 56.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.147 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.000                 15.138  2       
leds/add_24_add_5_19/CI1->leds/add_24_add_5_19/CO1
                                          SLICE_R10C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
leds/n286                                                    NET DELAY               0.000                 15.415  2       
leds/add_24_add_5_21/CI0->leds/add_24_add_5_21/CO0
                                          SLICE_R10C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
leds/n750                                                    NET DELAY               0.000                 15.692  2       
leds/add_24_add_5_21/CI1->leds/add_24_add_5_21/CO1
                                          SLICE_R10C6C       CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
leds/n288                                                    NET DELAY               0.661                 16.630  2       
leds/add_24_add_5_23/D0->leds/add_24_add_5_23/S0
                                          SLICE_R10C6D       D0_TO_F0_DELAY          0.449                 17.079  1       
leds/n127[21]                                                NET DELAY               2.432                 19.511  1       
leds/i160_2_lut/A->leds/i160_2_lut/Z      SLICE_R9C6B        C0_TO_F0_DELAY          0.476                 19.987  1       
leds/n41[21]                                                 NET DELAY               0.000                 19.987  1       
leds/counter__i21/D                                          ENDPOINT                0.000                 19.987  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.986)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.147  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i20/D  (SLICE_R9C6B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 23
Delay Ratio      : 44.2% (route), 55.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.424 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.000                 15.138  2       
leds/add_24_add_5_19/CI1->leds/add_24_add_5_19/CO1
                                          SLICE_R10C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
leds/n286                                                    NET DELAY               0.000                 15.415  2       
leds/add_24_add_5_21/CI0->leds/add_24_add_5_21/CO0
                                          SLICE_R10C6C       CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
leds/n750                                                    NET DELAY               0.661                 16.353  2       
leds/add_24_add_5_21/D1->leds/add_24_add_5_21/S1
                                          SLICE_R10C6C       D1_TO_F1_DELAY          0.449                 16.802  1       
leds/n127[20]                                                NET DELAY               2.432                 19.234  1       
leds/i162_2_lut/A->leds/i162_2_lut/Z      SLICE_R9C6B        C1_TO_F1_DELAY          0.476                 19.710  1       
leds/n41[20]                                                 NET DELAY               0.000                 19.710  1       
leds/counter__i20/D                                          ENDPOINT                0.000                 19.710  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.709)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.424  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i19/D  (SLICE_R11C6A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 22
Delay Ratio      : 45.1% (route), 54.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.701 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.000                 15.138  2       
leds/add_24_add_5_19/CI1->leds/add_24_add_5_19/CO1
                                          SLICE_R10C6B       CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
leds/n286                                                    NET DELAY               0.661                 16.076  2       
leds/add_24_add_5_21/D0->leds/add_24_add_5_21/S0
                                          SLICE_R10C6C       D0_TO_F0_DELAY          0.449                 16.525  1       
leds/n127[19]                                                NET DELAY               2.432                 18.957  1       
leds/i163_2_lut/A->leds/i163_2_lut/Z      SLICE_R11C6A       C0_TO_F0_DELAY          0.476                 19.433  1       
leds/n41[19]                                                 NET DELAY               0.000                 19.433  1       
leds/counter__i19/D                                          ENDPOINT                0.000                 19.433  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i19/CK   leds/counter__i18/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.432)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.701  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i18/D  (SLICE_R11C6A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 21
Delay Ratio      : 46.0% (route), 54.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.978 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.000                 14.861  2       
leds/add_24_add_5_19/CI0->leds/add_24_add_5_19/CO0
                                          SLICE_R10C6B       CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
leds/n747                                                    NET DELAY               0.661                 15.799  2       
leds/add_24_add_5_19/D1->leds/add_24_add_5_19/S1
                                          SLICE_R10C6B       D1_TO_F1_DELAY          0.449                 16.248  1       
leds/n127[18]                                                NET DELAY               2.432                 18.680  1       
leds/i164_2_lut/A->leds/i164_2_lut/Z      SLICE_R11C6A       C1_TO_F1_DELAY          0.476                 19.156  1       
leds/n41[18]                                                 NET DELAY               0.000                 19.156  1       
leds/counter__i18/D                                          ENDPOINT                0.000                 19.156  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i19/CK   leds/counter__i18/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.155)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.978  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i17/D  (SLICE_R9C6C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 20
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.255 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.000                 14.584  2       
leds/add_24_add_5_17/CI1->leds/add_24_add_5_17/CO1
                                          SLICE_R10C6A       CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
leds/n284                                                    NET DELAY               0.661                 15.522  2       
leds/add_24_add_5_19/D0->leds/add_24_add_5_19/S0
                                          SLICE_R10C6B       D0_TO_F0_DELAY          0.449                 15.971  1       
leds/n127[17]                                                NET DELAY               2.432                 18.403  1       
leds/i167_2_lut/A->leds/i167_2_lut/Z      SLICE_R9C6C        C0_TO_F0_DELAY          0.476                 18.879  1       
leds/n41[17]                                                 NET DELAY               0.000                 18.879  1       
leds/counter__i17/D                                          ENDPOINT                0.000                 18.879  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i17/CK   leds/counter__i16/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.878)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.255  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i16/D  (SLICE_R9C6C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 19
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.532 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               0.555                 14.307  2       
leds/add_24_add_5_17/CI0->leds/add_24_add_5_17/CO0
                                          SLICE_R10C6A       CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
leds/n744                                                    NET DELAY               0.661                 15.245  2       
leds/add_24_add_5_17/D1->leds/add_24_add_5_17/S1
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 15.694  1       
leds/n127[16]                                                NET DELAY               2.432                 18.126  1       
leds/i169_2_lut/A->leds/i169_2_lut/Z      SLICE_R9C6C        C1_TO_F1_DELAY          0.476                 18.602  1       
leds/n41[16]                                                 NET DELAY               0.000                 18.602  1       
leds/counter__i16/D                                          ENDPOINT                0.000                 18.602  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i17/CK   leds/counter__i16/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.601)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.532  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i15/D  (SLICE_R9C6D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 18
Delay Ratio      : 48.9% (route), 51.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.809 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.000                 13.475  2       
leds/add_24_add_5_15/CI1->leds/add_24_add_5_15/CO1
                                          SLICE_R10C5D       CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
leds/n282                                                    NET DELAY               1.216                 14.968  2       
leds/add_24_add_5_17/D0->leds/add_24_add_5_17/S0
                                          SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 15.417  1       
leds/n127[15]                                                NET DELAY               2.432                 17.849  1       
leds/i170_2_lut/A->leds/i170_2_lut/Z      SLICE_R9C6D        C0_TO_F0_DELAY          0.476                 18.325  1       
leds/n41[15]                                                 NET DELAY               0.000                 18.325  1       
leds/counter__i15/D                                          ENDPOINT                0.000                 18.325  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i15/CK   leds/counter__i14/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.324)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.809  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i0/Q  (SLICE_R9C4D)
Path End         : leds/counter__i14/D  (SLICE_R9C6D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 17
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.641 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
leds/int_osc                                                 NET DELAY               5.499                  5.499  14      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter__i0/CK->leds/counter__i0/Q   SLICE_R9C4D        CLK_TO_Q0_DELAY         1.388                  6.887  1       
leds/counter[0]                                              NET DELAY               2.075                  8.962  1       
leds/add_24_add_5_1/B1->leds/add_24_add_5_1/CO1
                                          SLICE_R10C4A       B1_TO_COUT1_DELAY       0.357                  9.319  2       
leds/n268                                                    NET DELAY               0.000                  9.319  2       
leds/add_24_add_5_3/CI0->leds/add_24_add_5_3/CO0
                                          SLICE_R10C4B       CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
leds/n723                                                    NET DELAY               0.000                  9.596  2       
leds/add_24_add_5_3/CI1->leds/add_24_add_5_3/CO1
                                          SLICE_R10C4B       CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
leds/n270                                                    NET DELAY               0.000                  9.873  2       
leds/add_24_add_5_5/CI0->leds/add_24_add_5_5/CO0
                                          SLICE_R10C4C       CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
leds/n726                                                    NET DELAY               0.000                 10.150  2       
leds/add_24_add_5_5/CI1->leds/add_24_add_5_5/CO1
                                          SLICE_R10C4C       CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
leds/n272                                                    NET DELAY               0.000                 10.427  2       
leds/add_24_add_5_7/CI0->leds/add_24_add_5_7/CO0
                                          SLICE_R10C4D       CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
leds/n729                                                    NET DELAY               0.000                 10.704  2       
leds/add_24_add_5_7/CI1->leds/add_24_add_5_7/CO1
                                          SLICE_R10C4D       CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
leds/n274                                                    NET DELAY               0.555                 11.536  2       
leds/add_24_add_5_9/CI0->leds/add_24_add_5_9/CO0
                                          SLICE_R10C5A       CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
leds/n732                                                    NET DELAY               0.000                 11.813  2       
leds/add_24_add_5_9/CI1->leds/add_24_add_5_9/CO1
                                          SLICE_R10C5A       CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
leds/n276                                                    NET DELAY               0.000                 12.090  2       
leds/add_24_add_5_11/CI0->leds/add_24_add_5_11/CO0
                                          SLICE_R10C5B       CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
leds/n735                                                    NET DELAY               0.000                 12.367  2       
leds/add_24_add_5_11/CI1->leds/add_24_add_5_11/CO1
                                          SLICE_R10C5B       CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
leds/n278                                                    NET DELAY               0.000                 12.644  2       
leds/add_24_add_5_13/CI0->leds/add_24_add_5_13/CO0
                                          SLICE_R10C5C       CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
leds/n738                                                    NET DELAY               0.000                 12.921  2       
leds/add_24_add_5_13/CI1->leds/add_24_add_5_13/CO1
                                          SLICE_R10C5C       CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
leds/n280                                                    NET DELAY               0.000                 13.198  2       
leds/add_24_add_5_15/CI0->leds/add_24_add_5_15/CO0
                                          SLICE_R10C5D       CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
leds/n741                                                    NET DELAY               0.661                 14.136  2       
leds/add_24_add_5_15/D1->leds/add_24_add_5_15/S1
                                          SLICE_R10C5D       D1_TO_F1_DELAY          0.449                 14.585  1       
leds/n127[14]                                                NET DELAY               2.432                 17.017  1       
leds/i172_2_lut/A->leds/i172_2_lut/Z      SLICE_R9C6D        C1_TO_F1_DELAY          0.476                 17.493  1       
leds/n41[14]                                                 NET DELAY               0.000                 17.493  1       
leds/counter__i14/D                                          ENDPOINT                0.000                 17.493  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
leds/int_osc                                                 NET DELAY               5.499                 26.332  14      
{leds/counter__i15/CK   leds/counter__i14/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.492)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.641  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
leds/led[2]/D                            |    1.913 ns 
leds/counter__i23/D                      |    3.143 ns 
leds/counter__i7/D                       |    3.173 ns 
leds/counter__i6/D                       |    3.173 ns 
leds/counter__i0/D                       |    3.173 ns 
leds/counter__i1/D                       |    3.173 ns 
leds/counter__i15/D                      |    3.173 ns 
leds/counter__i14/D                      |    3.173 ns 
leds/counter__i17/D                      |    3.173 ns 
leds/counter__i16/D                      |    3.173 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : leds/led[2]/Q  (SLICE_R9C7D)
Path End         : leds/led[2]/D  (SLICE_R9C7D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
leds/led[2]/CK                                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/led[2]/CK->leds/led[2]/Q             SLICE_R9C7D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/led_c_2                                                 NET DELAY        0.882                  4.745  2       
leds/i1_2_lut/A->leds/i1_2_lut/Z          SLICE_R9C7D        C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n376                                                    NET DELAY        0.000                  4.997  1       
leds/led[2]/D                                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
leds/led[2]/CK                                               CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i23/Q  (SLICE_R10C7B)
Path End         : leds/counter__i23/D  (SLICE_R10C7B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i23/CK   leds/counter__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i23/CK->leds/counter__i23/Q
                                          SLICE_R10C7B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[23]                                             NET DELAY        0.912                  4.775  2       
leds/add_24_add_5_25/B0->leds/add_24_add_5_25/S0
                                          SLICE_R10C7A       B0_TO_F0_DELAY   0.266                  5.041  1       
leds/n127[23]                                                NET DELAY        0.934                  5.975  1       
leds/i158_2_lut/A->leds/i158_2_lut/Z      SLICE_R10C7B       D0_TO_F0_DELAY   0.252                  6.227  1       
leds/n41[23]                                                 NET DELAY        0.000                  6.227  1       
leds/counter__i23/D                                          ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i23/CK   leds/counter__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i7/D  (SLICE_R9C4C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i182_2_lut/B->leds/i182_2_lut/Z      SLICE_R9C4C        D0_TO_F0_DELAY   0.252                  6.257  1       
leds/n41[7]                                                  NET DELAY        0.000                  6.257  1       
leds/counter__i7/D                                           ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i7/CK   leds/counter__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i6/D  (SLICE_R9C4C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i183_2_lut/B->leds/i183_2_lut/Z      SLICE_R9C4C        D1_TO_F1_DELAY   0.252                  6.257  1       
leds/n41[6]                                                  NET DELAY        0.000                  6.257  1       
leds/counter__i6/D                                           ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i7/CK   leds/counter__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i0/D  (SLICE_R9C4D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i161_2_lut/B->leds/i161_2_lut/Z      SLICE_R9C4D        D0_TO_F0_DELAY   0.252                  6.257  1       
leds/n41[0]                                                  NET DELAY        0.000                  6.257  1       
leds/counter__i0/D                                           ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i1/D  (SLICE_R9C4D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i153_2_lut/B->leds/i153_2_lut/Z      SLICE_R9C4D        D1_TO_F1_DELAY   0.252                  6.257  1       
leds/n41[1]                                                  NET DELAY        0.000                  6.257  1       
leds/counter__i1/D                                           ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i0/CK   leds/counter__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i15/D  (SLICE_R9C6D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i170_2_lut/B->leds/i170_2_lut/Z      SLICE_R9C6D        D0_TO_F0_DELAY   0.252                  6.257  1       
leds/n41[15]                                                 NET DELAY        0.000                  6.257  1       
leds/counter__i15/D                                          ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i15/CK   leds/counter__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i14/D  (SLICE_R9C6D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i172_2_lut/B->leds/i172_2_lut/Z      SLICE_R9C6D        D1_TO_F1_DELAY   0.252                  6.257  1       
leds/n41[14]                                                 NET DELAY        0.000                  6.257  1       
leds/counter__i14/D                                          ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i15/CK   leds/counter__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i17/D  (SLICE_R9C6C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i167_2_lut/B->leds/i167_2_lut/Z      SLICE_R9C6C        D0_TO_F0_DELAY   0.252                  6.257  1       
leds/n41[17]                                                 NET DELAY        0.000                  6.257  1       
leds/counter__i17/D                                          ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i17/CK   leds/counter__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter__i21/Q  (SLICE_R9C6B)
Path End         : leds/counter__i16/D  (SLICE_R9C6C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i21/CK   leds/counter__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter__i21/CK->leds/counter__i21/Q
                                          SLICE_R9C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.942                  4.805  2       
leds/i222_4_lut/D->leds/i222_4_lut/Z      SLICE_R9C5C        A0_TO_F0_DELAY   0.266                  5.071  25      
leds/n257                                                    NET DELAY        0.934                  6.005  25      
leds/i169_2_lut/B->leds/i169_2_lut/Z      SLICE_R9C6C        D1_TO_F1_DELAY   0.252                  6.257  1       
leds/n41[16]                                                 NET DELAY        0.000                  6.257  1       
leds/counter__i16/D                                          ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc.osc_inst/CLKHF                HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
leds/int_osc                                                 NET DELAY        3.084                  3.084  15      
{leds/counter__i17/CK   leds/counter__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



