#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 26 08:17:36 2019
# Process ID: 2724
# Current directory: E:/vivado/vivado experiment/depro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9432 E:\vivado\vivado experiment\depro\depro.xpr
# Log file: E:/vivado/vivado experiment/depro/vivado.log
# Journal file: E:/vivado/vivado experiment/depro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado/vivado experiment/depro/depro.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 769.102 ; gain = 106.191
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port o [E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:22:40 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 801.801 ; gain = 16.992
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 801.801 ; gain = 16.992
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 801.801 ; gain = 16.992
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port o [E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:24:31 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 801.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:14]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:26:35 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 812.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:32:35 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 831.000 ; gain = 18.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:37:32 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 832.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:41:47 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port flag [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port x [E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:43:14 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
"xvlog -m64 --relax -prj pro_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sources_1/new/alu_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.srcs/sim_1/new/pro_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c09947dba71349c49bf813af59f16bd9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pro_tb_behav xil_defaultlib.pro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flag
Compiling module xil_defaultlib.alu_flag
Compiling module xil_defaultlib.pro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pro_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado/vivado -notrace
couldn't read file "E:/vivado/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 08:44:05 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/vivado experiment/depro/depro.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pro_tb_behav -key {Behavioral:sim_1:Functional:pro_tb} -tclbatch {pro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source pro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.027 ; gain = 0.000
archive_project {E:/vivado/vivado experiment/Project_Task_7H.xpr.zip} -temp_dir {E:/vivado/vivado experiment/depro/.Xil/Vivado-2724-DESKTOP-OEPR7NL} -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'E:/vivado/vivado experiment/depro/.Xil/Vivado-2724-DESKTOP-OEPR7NL' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (E:/vivado/vivado experiment/Project_Task_7H.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 08:51:08 2019...
