{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548140863764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548140863774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 23:07:42 2019 " "Processing started: Mon Jan 21 23:07:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548140863774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548140863774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548140863774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1548140864074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1548140866507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548140866603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548140866603 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872079 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872079 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872079 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1548140872079 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1548140872079 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1548140872192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1548140872206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1548140872207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940088 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1548140940094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.421 " "Worst-case setup slack is 5.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.421               0.000 CLOCK_50  " "    5.421               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.654               0.000 altera_reserved_tck  " "    9.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.212               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   13.212               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.415               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   13.415               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.551               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   14.551               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.436               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.436               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.572               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   17.572               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.920               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.920               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.222               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.222               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.819               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.819               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548140940966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 altera_reserved_tck  " "    0.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "    0.285               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50  " "    0.345               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.386               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.391               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "    0.447               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.734               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.081               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "    2.081               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.195               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.195               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548140941069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.091 " "Worst-case recovery slack is 4.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.091               0.000 speed_up_event_trigger  " "    4.091               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.495               0.000 speed_down_event_trigger  " "    4.495               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.100               0.000 CLOCK_50  " "    8.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.506               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   12.506               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.945               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   13.945               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.290               0.000 doublesync:key2_doublsync\|reg2  " "   14.290               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.521               0.000 altera_reserved_tck  " "   14.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548140941091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.716 " "Worst-case removal slack is 0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 altera_reserved_tck  " "    0.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.005               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    3.005               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.768               0.000 doublesync:key2_doublsync\|reg2  " "    3.768               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.854               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    4.854               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.381               0.000 CLOCK_50  " "   10.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.712               0.000 speed_down_event_trigger  " "   13.712               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.878               0.000 speed_up_event_trigger  " "   13.878               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548140941119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.483 " "Worst-case minimum pulse width slack is 8.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.483               0.000 CLOCK_50  " "    8.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.123               0.000 altera_reserved_tck  " "   15.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.721               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   18.721               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.116               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.116               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.301               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.301               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.318               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.318               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.385               0.000 doublesync:key2_doublsync\|reg2  " "   19.385               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.392               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.392               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.405               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.405               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.405               0.000 speed_down_event_trigger  " "   19.405               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.406               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   19.406               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.422               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   19.422               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.428               0.000 speed_up_event_trigger  " "   19.428               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548140941128 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 290 synchronizer chains. " "Report Metastability: Found 290 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 290 " "Number of Synchronizer Chains Found: 290" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.686 ns " "Worst Case Available Settling Time: 26.686 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.421 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.421" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941658 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.421  " "Path #1: Setup slack is 5.421 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM99 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM99" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      3.754  R        clock network delay " "     3.754      3.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM99 " "     3.754      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM99" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW_REG98\|q " "     3.754      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW_REG98\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.554      0.800 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|datac " "     4.554      0.800 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|datac" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.243      0.689 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout " "     5.243      0.689 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.243      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin " "     5.243      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.243      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout " "     5.243      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.243      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin " "     5.243      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.554      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|sumout " "     5.554      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.757      0.203 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|dataf " "     5.757      0.203 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|combout " "     5.830      0.073 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[4\]_NEW10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.324      1.494 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[4\] " "     7.324      1.494 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[4\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.708      0.384 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4 " "     7.708      0.384 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      3.399  F        clock network delay " "    13.399      3.399  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.439      0.040           clock pessimism removed " "    13.439      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.129     -0.310           clock uncertainty " "    13.129     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.129      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4 " "    13.129      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg4" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.708 " "Data Arrival Time  :     7.708" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.129 " "Data Required Time :    13.129" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.421  " "Slack              :     5.421 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941669 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.654 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.654" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941721 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.654  " "Path #1: Setup slack is 9.654 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.475      2.475  R        clock network delay " "     2.475      2.475  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.475      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.475      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 237 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.475      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.475      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 237 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      1.444 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa " "     3.919      1.444 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.402      0.483 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.402      0.483 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.110      0.708 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.110      0.708 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.367      0.257 RF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.367      0.257 RF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.409      1.042 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac " "     6.409      1.042 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.849      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     6.849      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.687      0.838 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf " "     7.687      0.838 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|dataf" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.760      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout " "     7.760      0.073 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.156      0.396 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datac " "     8.156      0.396 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datac" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.505      0.349 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     8.505      0.349 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.505      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     8.505      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.724      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.724      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.645      1.979  F        clock network delay " "    18.645      1.979  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.688      0.043           clock pessimism removed " "    18.688      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.378     -0.310           clock uncertainty " "    18.378     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.378      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.378      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.724 " "Data Arrival Time  :     8.724" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.378 " "Data Required Time :    18.378" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.654  " "Slack              :     9.654 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.212 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.212" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.212  " "Path #1: Setup slack is 13.212 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.732      2.732 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataf " "    22.732      2.732 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.805      0.073 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    22.805      0.073 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.095      5.290 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf " "    28.095      5.290 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.163      0.068 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    28.163      0.068 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.163      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    28.163      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.382      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    28.382      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.974      1.974  R        clock network delay " "    41.974      1.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.594     -0.380           clock uncertainty " "    41.594     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.594      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.594      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.382 " "Data Arrival Time  :    28.382" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.594 " "Data Required Time :    41.594" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.212  " "Slack              :    13.212 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.415 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.415" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.415  " "Path #1: Setup slack is 13.415 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|captured_data\[0\] " "To Node      : scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk (INVERTED) " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 5 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.075      7.075 FF    IC  ScopeChannelASignal\|datad " "    27.075      7.075 FF    IC  ScopeChannelASignal\|datad" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.372      0.297 FF  CELL  ScopeChannelASignal\|combout " "    27.372      0.297 FF  CELL  ScopeChannelASignal\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.372      0.000 FF    IC  LCD_scope_channelA\|captured_data\[0\]\|d " "    27.372      0.000 FF    IC  LCD_scope_channelA\|captured_data\[0\]\|d" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.591      0.219 FF  CELL  scope_capture:LCD_scope_channelA\|captured_data\[0\] " "    27.591      0.219 FF  CELL  scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.386      1.386  R        clock network delay " "    41.386      1.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.006     -0.380           clock uncertainty " "    41.006     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.006      0.000     uTsu  scope_capture:LCD_scope_channelA\|captured_data\[0\] " "    41.006      0.000     uTsu  scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.591 " "Data Arrival Time  :    27.591" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.006 " "Data Required Time :    41.006" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.415  " "Slack              :    13.415 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.551 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.551" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941802 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941802 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.551  " "Path #1: Setup slack is 14.551 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[9\] " "From Node    : scope_sampling_clock_count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[9\] " "To Node      : regd_actual_7seg_output\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      3.739  R        clock network delay " "    23.739      3.739  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      0.000     uTco  scope_sampling_clock_count\[9\] " "    23.739      0.000     uTco  scope_sampling_clock_count\[9\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 586 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.739      0.000 FF  CELL  scope_sampling_clock_count\[9\]\|q " "    23.739      0.000 FF  CELL  scope_sampling_clock_count\[9\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 586 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.278      1.539 FF    IC  regd_actual_7seg_output\[9\]\|asdata " "    25.278      1.539 FF    IC  regd_actual_7seg_output\[9\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.788      0.510 FF  CELL  regd_actual_7seg_output\[9\] " "    25.788      0.510 FF  CELL  regd_actual_7seg_output\[9\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.689      0.689  R        clock network delay " "    40.689      0.689  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.339     -0.350           clock uncertainty " "    40.339     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.339      0.000     uTsu  regd_actual_7seg_output\[9\] " "    40.339      0.000     uTsu  regd_actual_7seg_output\[9\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.788 " "Data Arrival Time  :    25.788" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.339 " "Data Required Time :    40.339" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.551  " "Slack              :    14.551 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.436 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.436" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.436  " "Path #1: Setup slack is 15.436 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[3\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      3.804  R        clock network delay " "    23.804      3.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[3\] " "    23.804      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[3\]\|q " "    23.804      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[3\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.444      0.640 FF    IC  interface_actual_audio_data_left\|outdata\[3\]\|asdata " "    24.444      0.640 FF    IC  interface_actual_audio_data_left\|outdata\[3\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.914      0.470 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\] " "    24.914      0.470 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.700      0.700  R        clock network delay " "    40.700      0.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.350     -0.350           clock uncertainty " "    40.350     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.350      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\] " "    40.350      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.914 " "Data Arrival Time  :    24.914" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.350 " "Data Required Time :    40.350" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.436  " "Slack              :    15.436 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.572 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.572" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.572  " "Path #1: Setup slack is 17.572 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.240      0.240 FF    IC  speed_up_event_trigger~0\|dataf " "    20.240      0.240 FF    IC  speed_up_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.311      0.071 FF  CELL  speed_up_event_trigger~0\|combout " "    20.311      0.071 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.384      2.073 FF    IC  speed_up_event_trigger~feeder\|dataa " "    22.384      2.073 FF    IC  speed_up_event_trigger~feeder\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.838      0.454 FF  CELL  speed_up_event_trigger~feeder\|combout " "    22.838      0.454 FF  CELL  speed_up_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.838      0.000 FF    IC  speed_up_event_trigger\|d " "    22.838      0.000 FF    IC  speed_up_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.056      0.218 FF  CELL  speed_up_event_trigger " "    23.056      0.218 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.008      1.008  R        clock network delay " "    41.008      1.008  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.628     -0.380           clock uncertainty " "    40.628     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.628      0.000     uTsu  speed_up_event_trigger " "    40.628      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 536 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.056 " "Data Arrival Time  :    23.056" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.628 " "Data Required Time :    40.628" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.572  " "Slack              :    17.572 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.920 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.920" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.920  " "Path #1: Setup slack is 17.920 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.495      0.495 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "     0.495      0.495 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.997      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     0.997      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.605      0.608 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "     1.605      0.608 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.058      0.453 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.058      0.453 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.058      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.058      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.277      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.577      0.577  F        clock network delay " "    20.577      0.577  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197     -0.380           clock uncertainty " "    20.197     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.197      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.277 " "Data Arrival Time  :     2.277" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.197 " "Data Required Time :    20.197" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.920  " "Slack              :    17.920 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.222 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.222  " "Path #1: Setup slack is 35.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2 " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301      1.301  R        clock network delay " "     1.301      1.301  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\] " "     1.301      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[4\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[4\]\|q " "     1.301      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[4\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      1.423 FF    IC  audio_control\|u3\|u0\|Selector3~1\|datab " "     2.724      1.423 FF    IC  audio_control\|u3\|u0\|Selector3~1\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.181      0.457 FF  CELL  audio_control\|u3\|u0\|Selector3~1\|combout " "     3.181      0.457 FF  CELL  audio_control\|u3\|u0\|Selector3~1\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.455 FF    IC  audio_control\|u3\|u0\|Selector3~2\|dataf " "     3.636      0.455 FF    IC  audio_control\|u3\|u0\|Selector3~2\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.720      0.084 FR  CELL  audio_control\|u3\|u0\|Selector3~2\|combout " "     3.720      0.084 FR  CELL  audio_control\|u3\|u0\|Selector3~2\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.903      0.183 RR    IC  audio_control\|u3\|u0\|Selector3~0\|datab " "     3.903      0.183 RR    IC  audio_control\|u3\|u0\|Selector3~0\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.397      0.494 RF  CELL  audio_control\|u3\|u0\|Selector3~0\|combout " "     4.397      0.494 RF  CELL  audio_control\|u3\|u0\|Selector3~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.096      0.699 FF    IC  audio_control\|u3\|u0\|ACK2\|asdata " "     5.096      0.699 FF    IC  audio_control\|u3\|u0\|ACK2\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.611      0.515 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2 " "     5.611      0.515 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.208      1.208  R        clock network delay " "    41.208      1.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.213      0.005           clock pessimism removed " "    41.213      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.833     -0.380           clock uncertainty " "    40.833     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.833      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2 " "    40.833      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK2" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.611 " "Data Arrival Time  :     5.611" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.833 " "Data Required Time :    40.833" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.222  " "Slack              :    35.222 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.819 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.819  " "Path #1: Setup slack is 36.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.922  F        clock network delay " "    20.922      0.922  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.922      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.922      0.000 RR  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.473      0.551 RR    IC  audio_control\|u5\|Add0~2\|dataa " "    21.473      0.551 RR    IC  audio_control\|u5\|Add0~2\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.953      0.480 RF  CELL  audio_control\|u5\|Add0~2\|combout " "    21.953      0.480 RF  CELL  audio_control\|u5\|Add0~2\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.963      1.010 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata " "    22.963      1.010 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.476      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    23.476      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.675      0.675  F        clock network delay " "    60.675      0.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.295     -0.380           clock uncertainty " "    60.295     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.295      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    60.295      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.476 " "Data Arrival Time  :    23.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.295 " "Data Required Time :    60.295" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.819  " "Slack              :    36.819 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.241 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941952 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.241  " "Path #1: Hold slack is 0.241 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.229      2.229  R        clock network delay " "     2.229      2.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.229      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\] " "     2.229      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.229      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]\|q " "     2.229      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      0.215 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|datae " "     2.444      0.215 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1821 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.582      0.138 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|combout " "     2.582      0.138 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1821 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.582      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE\|d " "     2.582      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.063 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "     2.645      0.063 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.565      2.565  R        clock network delay " "     2.565      2.565  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.404     -0.161           clock pessimism removed " "     2.404     -0.161           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.404      0.000           clock uncertainty " "     2.404      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.404      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "     2.404      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.645 " "Data Arrival Time  :     2.645" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.404 " "Data Required Time :     2.404" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.241  " "Slack              :     0.241 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941967 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941967 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.273  " "Path #1: Hold slack is 0.273 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.909  R        clock network delay " "     0.909      0.909  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "     0.909      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[15\]\|q " "     0.909      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[15\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]~DUPLICATE\|asdata " "     1.108      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.354      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "     1.354      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      1.149  R        clock network delay " "     1.149      1.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081     -0.068           clock pessimism removed " "     1.081     -0.068           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081      0.000           clock uncertainty " "     1.081      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.081      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "     1.081      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.354 " "Data Arrival Time  :     1.354" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.081 " "Data Required Time :     1.081" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.273  " "Slack              :     0.273 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140941975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942040 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942040 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.285  " "Path #1: Hold slack is 0.285 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      1.116  R        clock network delay " "     1.116      1.116  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\] " "     1.116      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\]\|q " "     1.116      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[206\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.430 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]~feeder\|datab " "     1.546      0.430 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]~feeder\|datab" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.923      0.377 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]~feeder\|combout " "     1.923      0.377 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]~feeder\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.923      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]\|d " "     1.923      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.978      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\] " "     1.978      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.698      1.698  R        clock network delay " "     1.698      1.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693     -0.005           clock pessimism removed " "     1.693     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000           clock uncertainty " "     1.693      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\] " "     1.693      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[206\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.978 " "Data Arrival Time  :     1.978" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.693 " "Data Required Time :     1.693" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.285  " "Slack              :     0.285 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.345 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.345" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.345  " "Path #1: Hold slack is 0.345 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger " "Launch Clock : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.913      0.913  R        clock network delay " "     0.913      0.913  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.913      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.913      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.913      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q " "     0.913      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.058      3.145 RR    IC  make_speedup_pulse\|sync1~feeder\|dataa " "     4.058      3.145 RR    IC  make_speedup_pulse\|sync1~feeder\|dataa" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.437      0.379 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout " "     4.437      0.379 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.437      0.000 RR    IC  make_speedup_pulse\|sync1\|d " "     4.437      0.000 RR    IC  make_speedup_pulse\|sync1\|d" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.494      0.057 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.494      0.057 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.350           clock uncertainty " "     4.149      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.149      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.494 " "Data Arrival Time  :     4.494" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.149 " "Data Required Time :     4.149" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.345  " "Slack              :     0.345 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.386  " "Path #1: Hold slack is 0.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.430      0.430 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "    20.430      0.430 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.805      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    20.805      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.267      0.462 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa " "    21.267      0.462 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.646      0.379 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.646      0.379 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.646      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.646      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.703      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.703      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.937      0.937  F        clock network delay " "    20.937      0.937  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.317      0.380           clock uncertainty " "    21.317      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.317      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.317      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.703 " "Data Arrival Time  :    21.703" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.317 " "Data Required Time :    21.317" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.386  " "Slack              :     0.386 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942121 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.564  F        clock network delay " "    20.564      0.564  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.564      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.564      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.564      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.762      0.198 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf " "    20.762      0.198 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.815      0.053 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    20.815      0.053 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.989      0.174 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    20.989      0.174 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.292      0.303 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.292      0.303 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.922      0.922  F        clock network delay " "    20.922      0.922  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901     -0.021           clock pessimism removed " "    20.901     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901      0.000           clock uncertainty " "    20.901      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.901      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.901      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.292 " "Data Arrival Time  :    21.292" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.901 " "Data Required Time :    20.901" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.447 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.447" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.447  " "Path #1: Hold slack is 0.447 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger " "Launch Clock : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.248      0.248 RR    IC  speed_down_event_trigger~0\|dataf " "     0.248      0.248 RR    IC  speed_down_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.299      0.051 RR  CELL  speed_down_event_trigger~0\|combout " "     0.299      0.051 RR  CELL  speed_down_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645      1.346 RR    IC  speed_down_event_trigger~feeder\|dataa " "     1.645      1.346 RR    IC  speed_down_event_trigger~feeder\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.379 RR  CELL  speed_down_event_trigger~feeder\|combout " "     2.024      0.379 RR  CELL  speed_down_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.000 RR    IC  speed_down_event_trigger\|d " "     2.024      0.000 RR    IC  speed_down_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.057 RR  CELL  speed_down_event_trigger " "     2.081      0.057 RR  CELL  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.254      1.254  R        clock network delay " "     1.254      1.254  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.634      0.380           clock uncertainty " "     1.634      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.634      0.000      uTh  speed_down_event_trigger " "     1.634      0.000      uTh  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 537 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.081 " "Data Arrival Time  :     2.081" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.634 " "Data Required Time :     1.634" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.447  " "Slack              :     0.447 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.734 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.734" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.734  " "Path #1: Hold slack is 0.734 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      1.022  R        clock network delay " "     1.022      1.022  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     1.022      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]\|q " "     1.022      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[8\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.248      0.226 FF    IC  audio_control\|u4\|Add1~1\|datac " "     1.248      0.226 FF    IC  audio_control\|u4\|Add1~1\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.448      0.200 FR  CELL  audio_control\|u4\|Add1~1\|sumout " "     1.448      0.200 FR  CELL  audio_control\|u4\|Add1~1\|sumout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.183 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|asdata " "     1.631      0.183 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.927      0.296 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     1.927      0.296 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.277      1.277  R        clock network delay " "     1.277      1.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193     -0.084           clock pessimism removed " "     1.193     -0.084           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193      0.000           clock uncertainty " "     1.193      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "     1.193      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.927 " "Data Arrival Time  :     1.927" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.193 " "Data Required Time :     1.193" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.734  " "Slack              :     0.734 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.081 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.081  " "Path #1: Hold slack is 2.081 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      3.316  R        clock network delay " "     3.316      3.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000     uTco  scope_sampling_clock_count\[0\] " "     3.316      0.000     uTco  scope_sampling_clock_count\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 586 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "     3.316      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 586 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.190 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf " "     3.506      0.190 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout " "     3.551      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d " "     3.551      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.057 FF  CELL  regd_actual_7seg_output\[0\] " "     3.608      0.057 FF  CELL  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      1.177  R        clock network delay " "     1.177      1.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.350           clock uncertainty " "     1.527      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.000      uTh  regd_actual_7seg_output\[0\] " "     1.527      0.000      uTh  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 625 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.608 " "Data Arrival Time  :     3.608" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.527 " "Data Required Time :     1.527" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.081  " "Slack              :     2.081 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.195 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.195  " "Path #1: Hold slack is 2.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      3.348  R        clock network delay " "    23.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "    23.348      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q " "    23.348      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.619      0.271 FF    IC  interface_actual_audio_data_right\|outdata\[2\]~feeder\|dataf " "    23.619      0.271 FF    IC  interface_actual_audio_data_right\|outdata\[2\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.663      0.044 FF  CELL  interface_actual_audio_data_right\|outdata\[2\]~feeder\|combout " "    23.663      0.044 FF  CELL  interface_actual_audio_data_right\|outdata\[2\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.663      0.000 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|d " "    23.663      0.000 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.719      0.056 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "    23.719      0.056 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.174      1.174  F        clock network delay " "    21.174      1.174  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.524      0.350           clock uncertainty " "    21.524      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.524      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "    21.524      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.719 " "Data Arrival Time  :    23.719" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.524 " "Data Required Time :    21.524" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.195  " "Slack              :     2.195 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.091 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.091" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942178 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.091  " "Path #1: Recovery slack is 4.091 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      4.051  F        clock network delay " "    34.051      4.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.051      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.284      0.233 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datac " "    34.284      0.233 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datac" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.698      0.414 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.698      0.414 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.004      1.306 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    36.004      1.306 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.472      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    36.472      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.913      0.913  R        clock network delay " "    40.913      0.913  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.563     -0.350           clock uncertainty " "    40.563     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.563      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.563      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.472 " "Data Arrival Time  :    36.472" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.563 " "Data Required Time :    40.563" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.091  " "Slack              :     4.091 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.495 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.495" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.495  " "Path #1: Recovery slack is 4.495 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      4.051  F        clock network delay " "    34.051      4.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.051      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.051      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.133      1.082 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    35.133      1.082 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.205      0.072 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    35.205      0.072 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.388      0.183 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    35.388      0.183 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.856      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.856      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.701      0.701  R        clock network delay " "    40.701      0.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.351     -0.350           clock uncertainty " "    40.351     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.351      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.351      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.856 " "Data Arrival Time  :    35.856" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.351 " "Data Required Time :    40.351" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.495  " "Slack              :     4.495 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942203 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.100 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.100  " "Path #1: Recovery slack is 8.100 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.051      4.051  F        clock network delay " "    14.051      4.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    14.051      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.051      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    14.051      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.811      0.760 FF    IC  make_speedown_pulse\|sync1\|clrn " "    14.811      0.760 FF    IC  make_speedown_pulse\|sync1\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.279      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    15.279      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.319      3.319  R        clock network delay " "    23.319      3.319  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.689      0.370           clock pessimism removed " "    23.689      0.370           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.379     -0.310           clock uncertainty " "    23.379     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.379      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    23.379      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.279 " "Data Arrival Time  :    15.279" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.379 " "Data Required Time :    23.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.100  " "Slack              :     8.100 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.506 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.506  " "Path #1: Recovery slack is 12.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      3.832  R        clock network delay " "     3.832      3.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.832      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.832      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      3.396 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     7.228      3.396 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.705      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     7.705      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.561      0.561  F        clock network delay " "    20.561      0.561  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.211     -0.350           clock uncertainty " "    20.211     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.211      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.211      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.705 " "Data Arrival Time  :     7.705" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.211 " "Data Required Time :    20.211" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.506  " "Slack              :    12.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.945 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.945" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.945  " "Path #1: Recovery slack is 13.945 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.832      3.832  R        clock network delay " "    23.832      3.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.832      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.832      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.832      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.832      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.228      3.396 FF    IC  audio_control\|u4\|oAUD_BCK\|clrn " "    27.228      3.396 FF    IC  audio_control\|u4\|oAUD_BCK\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.705      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    27.705      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.000      2.000  R        clock network delay " "    42.000      2.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.650     -0.350           clock uncertainty " "    41.650     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.650      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    41.650      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.705 " "Data Arrival Time  :    27.705" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.650 " "Data Required Time :    41.650" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.945  " "Slack              :    13.945 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.290 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.290  " "Path #1: Recovery slack is 14.290 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.746      3.746  R        clock network delay " "    23.746      3.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.746      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.746      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.746      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.746      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.604      1.858 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.604      1.858 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.072      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    26.072      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.712      0.712  R        clock network delay " "    40.712      0.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.362     -0.350           clock uncertainty " "    40.362     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.362      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.362      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.072 " "Data Arrival Time  :    26.072" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.362 " "Data Required Time :    40.362" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.290  " "Slack              :    14.290 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.521 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.521" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.521  " "Path #1: Recovery slack is 14.521 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      1.977  R        clock network delay " "     1.977      1.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     1.977      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     1.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      1.433 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn " "     3.410      1.433 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.886      0.476 FR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.886      0.476 FR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.645      1.979  F        clock network delay " "    18.645      1.979  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.717      0.072           clock pessimism removed " "    18.717      0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.407     -0.310           clock uncertainty " "    18.407     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.407      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.407      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.886 " "Data Arrival Time  :     3.886" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.407 " "Data Required Time :    18.407" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.521  " "Slack              :    14.521 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.716 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.716" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942319 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.716  " "Path #1: Removal slack is 0.716 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.941      1.941  R        clock network delay " "     1.941      1.941  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.941      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.941      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.941      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.941      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.731      0.790 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\]\|clrn " "     2.731      0.790 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\]\|clrn" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.162      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\] " "     3.162      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      2.494  R        clock network delay " "     2.494      2.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.446     -0.048           clock pessimism removed " "     2.446     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.446      0.000           clock uncertainty " "     2.446      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.446      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\] " "     2.446      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[41\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.162 " "Data Arrival Time  :     3.162" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.446 " "Data Required Time :     2.446" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.716  " "Slack              :     0.716 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.005 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.005" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.005  " "Path #1: Removal slack is 3.005 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      3.376  R        clock network delay " "     3.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.376      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.376      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.172      0.796 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[5\]\|clrn " "     4.172      0.796 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[5\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.636      0.464 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\] " "     4.636      0.464 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.281      1.281  R        clock network delay " "     1.281      1.281  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.350           clock uncertainty " "     1.631      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\] " "     1.631      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[5\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.636 " "Data Arrival Time  :     4.636" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.631 " "Data Required Time :     1.631" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.005  " "Slack              :     3.005 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.768 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.768" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.768  " "Path #1: Removal slack is 3.768 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      3.299  R        clock network delay " "     3.299      3.299  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.299      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.299      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.602      1.303 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.602      1.303 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.033      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     5.033      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.915      0.915  R        clock network delay " "     0.915      0.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.350           clock uncertainty " "     1.265      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.265      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.033 " "Data Arrival Time  :     5.033" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.265 " "Data Required Time :     1.265" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.768  " "Slack              :     3.768 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.854 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.854" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.854  " "Path #1: Removal slack is 4.854 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.376      3.376  R        clock network delay " "    23.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.376      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.376      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.376      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.376      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.789      2.413 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn " "    25.789      2.413 RR    IC  audio_control\|u5\|SEL_Cont\[1\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.252      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    26.252      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.048      1.048  F        clock network delay " "    21.048      1.048  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.398      0.350           clock uncertainty " "    21.398      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.398      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    21.398      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.252 " "Data Arrival Time  :    26.252" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.398 " "Data Required Time :    21.398" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.854  " "Slack              :     4.854 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.381 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942359 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.381  " "Path #1: Removal slack is 10.381 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      3.436  F        clock network delay " "    13.436      3.436  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.436      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.640      0.204 FF    IC  make_speedup_pulse\|sync1\|clrn " "    13.640      0.204 FF    IC  make_speedup_pulse\|sync1\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.064      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    14.064      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413     -0.386           clock pessimism removed " "     3.413     -0.386           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.683      0.270           clock uncertainty " "     3.683      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.683      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     3.683      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.064 " "Data Arrival Time  :    14.064" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.683 " "Data Required Time :     3.683" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.381  " "Slack              :    10.381 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.712 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.712" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.712  " "Path #1: Removal slack is 13.712 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      3.436  F        clock network delay " "    13.436      3.436  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.436      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.257      0.821 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    14.257      0.821 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.309      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.309      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.535      0.226 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    14.535      0.226 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.966      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.966      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.904      0.904  R        clock network delay " "     0.904      0.904  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.254      0.350           clock uncertainty " "     1.254      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.254      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.254      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.966 " "Data Arrival Time  :    14.966" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.254 " "Data Required Time :     1.254" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.712  " "Slack              :    13.712 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.878 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.878" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942379 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.878  " "Path #1: Removal slack is 13.878 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      3.436  F        clock network delay " "    13.436      3.436  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.436      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.436      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.436      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.679      0.243 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datac " "    13.679      0.243 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datac" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.963      0.284 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.963      0.284 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.946      0.983 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    14.946      0.983 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.377      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    15.377      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      1.149  R        clock network delay " "     1.149      1.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.499      0.350           clock uncertainty " "     1.499      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.499      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.499      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.377 " "Data Arrival Time  :    15.377" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.499 " "Data Required Time :     1.499" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.878  " "Slack              :    13.878 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942391 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.483 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.483" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942400 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942400 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942400 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942400 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.483  " "Path #1: slack is 8.483 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.001      5.010 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.001      5.010 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.642      0.641 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.642      0.641 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.600      3.939 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.600      3.939 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.990      0.390 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    24.990      0.390 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.682      0.692           clock pessimism removed " "    25.682      0.692           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.040 " "Actual Width     :     9.040" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.483 " "Slack            :     8.483" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942411 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.123 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.123" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942417 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942417 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942417 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.123  " "Path #1: slack is 15.123 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.213      1.153 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk1 " "    19.213      1.153 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.393      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0 " "    19.393      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.140      0.782 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk1 " "    35.140      0.782 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.280      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0 " "    35.280      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.468      0.188           clock pessimism removed " "    35.468      0.188           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.075 " "Actual Width     :    16.075" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.123 " "Slack            :    15.123" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942426 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.721 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.721" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942442 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942442 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942442 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942442 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.721  " "Path #1: slack is 18.721 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.718      1.718 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0 " "    21.718      1.718 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.278      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "    22.278      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.288      1.288 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0 " "    41.288      1.288 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.723      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "    41.723      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.951      0.228           clock pessimism removed " "    41.951      0.228           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.673 " "Actual Width     :    19.673" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.721 " "Slack            :    18.721" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942451 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.116 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.116" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942453 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942453 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942453 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942453 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.116  " "Path #1: slack is 19.116 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.026      2.026 FF    IC  audio_control\|u4\|LRCK_1X\|clk " "    22.026      2.026 FF    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.648      0.622 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    22.648      0.622 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.587      1.587 RR    IC  audio_control\|u4\|LRCK_1X\|clk " "    41.587      1.587 RR    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.974      0.387 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.974      0.387 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.321      0.347           clock pessimism removed " "    42.321      0.347           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.673 " "Actual Width     :    19.673" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.116 " "Slack            :    19.116" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942464 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.301 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.301" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942468 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942468 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942468 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.301  " "Path #1: slack is 19.301 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.610      0.610 RR    IC  interface_actual_audio_data_right\|outdata\[2\]\|clk " "     0.610      0.610 RR    IC  interface_actual_audio_data_right\|outdata\[2\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.316      0.706 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "     1.316      0.706 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.472      0.472 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|clk " "    20.472      0.472 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.780      0.308 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "    20.780      0.308 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.174      0.394           clock pessimism removed " "    21.174      0.394           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.858 " "Actual Width     :    19.858" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.301 " "Slack            :    19.301" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942475 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.318 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.318" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942477 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942477 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942477 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942477 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.318  " "Path #1: slack is 19.318 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1 " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.985      0.985 FF    IC  audio_control\|u3\|u0\|ACK1\|clk " "    20.985      0.985 FF    IC  audio_control\|u3\|u0\|ACK1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.607      0.622 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1 " "    21.607      0.622 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.821      0.821 RR    IC  audio_control\|u3\|u0\|ACK1\|clk " "    40.821      0.821 RR    IC  audio_control\|u3\|u0\|ACK1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.208      0.387 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1 " "    41.208      0.387 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|ACK1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.482      0.274           clock pessimism removed " "    41.482      0.274           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.875 " "Actual Width     :    19.875" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.318 " "Slack            :    19.318" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942486 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942490 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942490 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.385  " "Path #1: slack is 19.385 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.360      0.360 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.360      0.360 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.915      0.555 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.915      0.555 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.199      0.199 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.199      0.199 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.660      0.461 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.660      0.461 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.857      0.197           clock pessimism removed " "    20.857      0.197           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.942 " "Actual Width     :    19.942" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.385 " "Slack            :    19.385" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942500 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.392 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.392" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942501 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942501 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.392  " "Path #1: slack is 19.392 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.332      0.332 RR    IC  audio_control\|u5\|SEL_Cont\[2\]\|clk " "     0.332      0.332 RR    IC  audio_control\|u5\|SEL_Cont\[2\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.969      0.637 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     0.969      0.637 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.205      0.205 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clk " "    20.205      0.205 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.561      0.356 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.561      0.356 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.918      0.357           clock pessimism removed " "    20.918      0.357           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.949 " "Actual Width     :    19.949" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.392 " "Slack            :    19.392" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942511 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.405 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.405" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942513 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942513 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.405  " "Path #1: slack is 19.405 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.341      0.341 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "     0.341      0.341 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.975      0.634 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     0.975      0.634 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.218      0.218 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    20.218      0.218 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.577      0.359 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.577      0.359 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.937      0.360           clock pessimism removed " "    20.937      0.360           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.962 " "Actual Width     :    19.962" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.405 " "Slack            :    19.405" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942522 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.405 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.405" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942525 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942525 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942525 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942525 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.405  " "Path #1: slack is 19.405 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_down_event_trigger " "     0.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.356      0.356 RR    IC  make_speedown_pulse\|async_trap\|clk " "     0.356      0.356 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.904      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     0.904      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.225      0.225 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.225      0.225 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.667      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    20.667      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.866      0.199           clock pessimism removed " "    20.866      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.962 " "Actual Width     :    19.962" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.405 " "Slack            :    19.405" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942532 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942534 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942534 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942534 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942534 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.406  " "Path #1: slack is 19.406 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : regd_actual_7seg_output\[10\] " "Node             : regd_actual_7seg_output\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.338      0.338 RR    IC  regd_actual_7seg_output\[10\]\|clk " "     0.338      0.338 RR    IC  regd_actual_7seg_output\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.895      0.557 RR  CELL  regd_actual_7seg_output\[10\] " "     0.895      0.557 RR  CELL  regd_actual_7seg_output\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.214      0.214 FF    IC  regd_actual_7seg_output\[10\]\|clk " "    20.214      0.214 FF    IC  regd_actual_7seg_output\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.659      0.445 FF  CELL  regd_actual_7seg_output\[10\] " "    20.659      0.445 FF  CELL  regd_actual_7seg_output\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.858      0.199           clock pessimism removed " "    20.858      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.963 " "Actual Width     :    19.963" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.406 " "Slack            :    19.406" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942543 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.422 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.422" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942546 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942546 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942546 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942546 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.422  " "Path #1: slack is 19.422 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : doublesync:key0_doublsync\|reg1 " "Node             : doublesync:key0_doublsync\|reg1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.629      0.629 FF    IC  key0_doublsync\|reg1\|clk " "    20.629      0.629 FF    IC  key0_doublsync\|reg1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.273      0.644 FF  CELL  doublesync:key0_doublsync\|reg1 " "    21.273      0.644 FF  CELL  doublesync:key0_doublsync\|reg1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q " "    40.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.613      0.613 RR    IC  key0_doublsync\|reg1\|clk " "    40.613      0.613 RR    IC  key0_doublsync\|reg1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.002      0.389 RR  CELL  doublesync:key0_doublsync\|reg1 " "    41.002      0.389 RR  CELL  doublesync:key0_doublsync\|reg1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.252      0.250           clock pessimism removed " "    41.252      0.250           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.979 " "Actual Width     :    19.979" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.422 " "Slack            :    19.422" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942555 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.428 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.428" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942560 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942560 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942560 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942560 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.428  " "Path #1: slack is 19.428 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.542      0.542 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.542      0.542 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.164      0.622 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    21.164      0.622 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           speed_up_event_trigger " "    40.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q " "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.526      0.526 RR    IC  make_speedup_pulse\|async_trap\|clk " "    40.526      0.526 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.913      0.387 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.913      0.387 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.149      0.236           clock pessimism removed " "    41.149      0.236           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.985 " "Actual Width     :    19.985" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.428 " "Slack            :    19.428" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1548140942571 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548140944109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548140944109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548140945148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 23:09:05 2019 " "Processing ended: Mon Jan 21 23:09:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548140945148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548140945148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548140945148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548140945148 ""}
