-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fire2_combine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    matrix_e1x1_stream_o_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_0_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_0_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_1_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_1_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_2_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_2_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_3_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_3_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_4_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_4_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_5_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_5_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_6_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_6_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_7_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_7_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_8_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_8_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_9_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_9_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_10_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_10_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_11_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_11_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_12_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_12_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_12_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_13_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_13_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_13_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_14_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_14_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_14_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_15_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_15_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_15_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_16_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_16_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_16_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_17_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_17_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_17_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_18_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_18_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_18_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_19_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_19_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_19_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_20_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_20_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_20_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_21_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_21_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_21_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_22_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_22_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_22_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_23_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_23_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_23_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_24_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_24_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_24_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_25_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_25_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_25_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_26_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_26_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_26_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_27_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_27_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_27_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_28_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_28_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_28_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_29_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_29_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_29_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_30_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_30_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_30_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_31_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_31_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_31_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_32_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_32_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_32_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_33_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_33_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_33_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_34_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_34_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_34_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_35_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_35_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_35_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_36_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_36_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_36_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_37_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_37_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_37_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_38_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_38_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_38_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_39_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_39_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_39_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_40_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_40_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_40_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_41_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_41_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_41_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_42_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_42_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_42_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_43_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_43_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_43_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_44_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_44_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_44_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_45_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_45_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_45_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_46_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_46_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_46_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_47_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_47_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_47_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_48_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_48_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_48_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_49_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_49_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_49_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_50_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_50_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_50_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_51_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_51_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_51_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_52_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_52_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_52_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_53_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_53_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_53_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_54_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_54_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_54_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_55_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_55_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_55_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_56_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_56_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_56_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_57_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_57_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_57_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_58_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_58_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_58_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_59_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_59_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_59_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_60_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_60_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_60_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_61_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_61_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_61_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_62_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_62_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_62_V_read : OUT STD_LOGIC;
    matrix_e1x1_stream_o_63_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_stream_o_63_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_stream_o_63_V_read : OUT STD_LOGIC;
    matrix_e3x3_stream_o_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    matrix_e3x3_stream_o_V_ce0 : OUT STD_LOGIC;
    matrix_e3x3_stream_o_V_we0 : OUT STD_LOGIC;
    matrix_e3x3_stream_o_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e3x3_stream_o_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e3x3_stream_o_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    matrix_e3x3_stream_o_V_ce1 : OUT STD_LOGIC;
    matrix_e3x3_stream_o_V_we1 : OUT STD_LOGIC;
    matrix_e3x3_stream_o_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e3x3_stream_o_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_0_V_full_n : IN STD_LOGIC;
    matrix_o_0_V_write : OUT STD_LOGIC;
    matrix_o_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_1_V_full_n : IN STD_LOGIC;
    matrix_o_1_V_write : OUT STD_LOGIC;
    matrix_o_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_2_V_full_n : IN STD_LOGIC;
    matrix_o_2_V_write : OUT STD_LOGIC;
    matrix_o_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_3_V_full_n : IN STD_LOGIC;
    matrix_o_3_V_write : OUT STD_LOGIC;
    matrix_o_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_4_V_full_n : IN STD_LOGIC;
    matrix_o_4_V_write : OUT STD_LOGIC;
    matrix_o_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_5_V_full_n : IN STD_LOGIC;
    matrix_o_5_V_write : OUT STD_LOGIC;
    matrix_o_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_6_V_full_n : IN STD_LOGIC;
    matrix_o_6_V_write : OUT STD_LOGIC;
    matrix_o_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_7_V_full_n : IN STD_LOGIC;
    matrix_o_7_V_write : OUT STD_LOGIC;
    matrix_o_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_8_V_full_n : IN STD_LOGIC;
    matrix_o_8_V_write : OUT STD_LOGIC;
    matrix_o_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_9_V_full_n : IN STD_LOGIC;
    matrix_o_9_V_write : OUT STD_LOGIC;
    matrix_o_10_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_10_V_full_n : IN STD_LOGIC;
    matrix_o_10_V_write : OUT STD_LOGIC;
    matrix_o_11_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_11_V_full_n : IN STD_LOGIC;
    matrix_o_11_V_write : OUT STD_LOGIC;
    matrix_o_12_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_12_V_full_n : IN STD_LOGIC;
    matrix_o_12_V_write : OUT STD_LOGIC;
    matrix_o_13_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_13_V_full_n : IN STD_LOGIC;
    matrix_o_13_V_write : OUT STD_LOGIC;
    matrix_o_14_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_14_V_full_n : IN STD_LOGIC;
    matrix_o_14_V_write : OUT STD_LOGIC;
    matrix_o_15_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_15_V_full_n : IN STD_LOGIC;
    matrix_o_15_V_write : OUT STD_LOGIC;
    matrix_o_16_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_16_V_full_n : IN STD_LOGIC;
    matrix_o_16_V_write : OUT STD_LOGIC;
    matrix_o_17_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_17_V_full_n : IN STD_LOGIC;
    matrix_o_17_V_write : OUT STD_LOGIC;
    matrix_o_18_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_18_V_full_n : IN STD_LOGIC;
    matrix_o_18_V_write : OUT STD_LOGIC;
    matrix_o_19_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_19_V_full_n : IN STD_LOGIC;
    matrix_o_19_V_write : OUT STD_LOGIC;
    matrix_o_20_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_20_V_full_n : IN STD_LOGIC;
    matrix_o_20_V_write : OUT STD_LOGIC;
    matrix_o_21_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_21_V_full_n : IN STD_LOGIC;
    matrix_o_21_V_write : OUT STD_LOGIC;
    matrix_o_22_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_22_V_full_n : IN STD_LOGIC;
    matrix_o_22_V_write : OUT STD_LOGIC;
    matrix_o_23_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_23_V_full_n : IN STD_LOGIC;
    matrix_o_23_V_write : OUT STD_LOGIC;
    matrix_o_24_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_24_V_full_n : IN STD_LOGIC;
    matrix_o_24_V_write : OUT STD_LOGIC;
    matrix_o_25_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_25_V_full_n : IN STD_LOGIC;
    matrix_o_25_V_write : OUT STD_LOGIC;
    matrix_o_26_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_26_V_full_n : IN STD_LOGIC;
    matrix_o_26_V_write : OUT STD_LOGIC;
    matrix_o_27_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_27_V_full_n : IN STD_LOGIC;
    matrix_o_27_V_write : OUT STD_LOGIC;
    matrix_o_28_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_28_V_full_n : IN STD_LOGIC;
    matrix_o_28_V_write : OUT STD_LOGIC;
    matrix_o_29_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_29_V_full_n : IN STD_LOGIC;
    matrix_o_29_V_write : OUT STD_LOGIC;
    matrix_o_30_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_30_V_full_n : IN STD_LOGIC;
    matrix_o_30_V_write : OUT STD_LOGIC;
    matrix_o_31_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_31_V_full_n : IN STD_LOGIC;
    matrix_o_31_V_write : OUT STD_LOGIC;
    matrix_o_32_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_32_V_full_n : IN STD_LOGIC;
    matrix_o_32_V_write : OUT STD_LOGIC;
    matrix_o_33_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_33_V_full_n : IN STD_LOGIC;
    matrix_o_33_V_write : OUT STD_LOGIC;
    matrix_o_34_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_34_V_full_n : IN STD_LOGIC;
    matrix_o_34_V_write : OUT STD_LOGIC;
    matrix_o_35_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_35_V_full_n : IN STD_LOGIC;
    matrix_o_35_V_write : OUT STD_LOGIC;
    matrix_o_36_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_36_V_full_n : IN STD_LOGIC;
    matrix_o_36_V_write : OUT STD_LOGIC;
    matrix_o_37_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_37_V_full_n : IN STD_LOGIC;
    matrix_o_37_V_write : OUT STD_LOGIC;
    matrix_o_38_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_38_V_full_n : IN STD_LOGIC;
    matrix_o_38_V_write : OUT STD_LOGIC;
    matrix_o_39_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_39_V_full_n : IN STD_LOGIC;
    matrix_o_39_V_write : OUT STD_LOGIC;
    matrix_o_40_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_40_V_full_n : IN STD_LOGIC;
    matrix_o_40_V_write : OUT STD_LOGIC;
    matrix_o_41_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_41_V_full_n : IN STD_LOGIC;
    matrix_o_41_V_write : OUT STD_LOGIC;
    matrix_o_42_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_42_V_full_n : IN STD_LOGIC;
    matrix_o_42_V_write : OUT STD_LOGIC;
    matrix_o_43_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_43_V_full_n : IN STD_LOGIC;
    matrix_o_43_V_write : OUT STD_LOGIC;
    matrix_o_44_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_44_V_full_n : IN STD_LOGIC;
    matrix_o_44_V_write : OUT STD_LOGIC;
    matrix_o_45_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_45_V_full_n : IN STD_LOGIC;
    matrix_o_45_V_write : OUT STD_LOGIC;
    matrix_o_46_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_46_V_full_n : IN STD_LOGIC;
    matrix_o_46_V_write : OUT STD_LOGIC;
    matrix_o_47_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_47_V_full_n : IN STD_LOGIC;
    matrix_o_47_V_write : OUT STD_LOGIC;
    matrix_o_48_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_48_V_full_n : IN STD_LOGIC;
    matrix_o_48_V_write : OUT STD_LOGIC;
    matrix_o_49_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_49_V_full_n : IN STD_LOGIC;
    matrix_o_49_V_write : OUT STD_LOGIC;
    matrix_o_50_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_50_V_full_n : IN STD_LOGIC;
    matrix_o_50_V_write : OUT STD_LOGIC;
    matrix_o_51_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_51_V_full_n : IN STD_LOGIC;
    matrix_o_51_V_write : OUT STD_LOGIC;
    matrix_o_52_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_52_V_full_n : IN STD_LOGIC;
    matrix_o_52_V_write : OUT STD_LOGIC;
    matrix_o_53_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_53_V_full_n : IN STD_LOGIC;
    matrix_o_53_V_write : OUT STD_LOGIC;
    matrix_o_54_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_54_V_full_n : IN STD_LOGIC;
    matrix_o_54_V_write : OUT STD_LOGIC;
    matrix_o_55_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_55_V_full_n : IN STD_LOGIC;
    matrix_o_55_V_write : OUT STD_LOGIC;
    matrix_o_56_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_56_V_full_n : IN STD_LOGIC;
    matrix_o_56_V_write : OUT STD_LOGIC;
    matrix_o_57_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_57_V_full_n : IN STD_LOGIC;
    matrix_o_57_V_write : OUT STD_LOGIC;
    matrix_o_58_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_58_V_full_n : IN STD_LOGIC;
    matrix_o_58_V_write : OUT STD_LOGIC;
    matrix_o_59_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_59_V_full_n : IN STD_LOGIC;
    matrix_o_59_V_write : OUT STD_LOGIC;
    matrix_o_60_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_60_V_full_n : IN STD_LOGIC;
    matrix_o_60_V_write : OUT STD_LOGIC;
    matrix_o_61_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_61_V_full_n : IN STD_LOGIC;
    matrix_o_61_V_write : OUT STD_LOGIC;
    matrix_o_62_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_62_V_full_n : IN STD_LOGIC;
    matrix_o_62_V_write : OUT STD_LOGIC;
    matrix_o_63_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_63_V_full_n : IN STD_LOGIC;
    matrix_o_63_V_write : OUT STD_LOGIC;
    matrix_o_64_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_64_V_full_n : IN STD_LOGIC;
    matrix_o_64_V_write : OUT STD_LOGIC;
    matrix_o_65_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_65_V_full_n : IN STD_LOGIC;
    matrix_o_65_V_write : OUT STD_LOGIC;
    matrix_o_66_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_66_V_full_n : IN STD_LOGIC;
    matrix_o_66_V_write : OUT STD_LOGIC;
    matrix_o_67_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_67_V_full_n : IN STD_LOGIC;
    matrix_o_67_V_write : OUT STD_LOGIC;
    matrix_o_68_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_68_V_full_n : IN STD_LOGIC;
    matrix_o_68_V_write : OUT STD_LOGIC;
    matrix_o_69_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_69_V_full_n : IN STD_LOGIC;
    matrix_o_69_V_write : OUT STD_LOGIC;
    matrix_o_70_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_70_V_full_n : IN STD_LOGIC;
    matrix_o_70_V_write : OUT STD_LOGIC;
    matrix_o_71_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_71_V_full_n : IN STD_LOGIC;
    matrix_o_71_V_write : OUT STD_LOGIC;
    matrix_o_72_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_72_V_full_n : IN STD_LOGIC;
    matrix_o_72_V_write : OUT STD_LOGIC;
    matrix_o_73_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_73_V_full_n : IN STD_LOGIC;
    matrix_o_73_V_write : OUT STD_LOGIC;
    matrix_o_74_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_74_V_full_n : IN STD_LOGIC;
    matrix_o_74_V_write : OUT STD_LOGIC;
    matrix_o_75_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_75_V_full_n : IN STD_LOGIC;
    matrix_o_75_V_write : OUT STD_LOGIC;
    matrix_o_76_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_76_V_full_n : IN STD_LOGIC;
    matrix_o_76_V_write : OUT STD_LOGIC;
    matrix_o_77_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_77_V_full_n : IN STD_LOGIC;
    matrix_o_77_V_write : OUT STD_LOGIC;
    matrix_o_78_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_78_V_full_n : IN STD_LOGIC;
    matrix_o_78_V_write : OUT STD_LOGIC;
    matrix_o_79_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_79_V_full_n : IN STD_LOGIC;
    matrix_o_79_V_write : OUT STD_LOGIC;
    matrix_o_80_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_80_V_full_n : IN STD_LOGIC;
    matrix_o_80_V_write : OUT STD_LOGIC;
    matrix_o_81_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_81_V_full_n : IN STD_LOGIC;
    matrix_o_81_V_write : OUT STD_LOGIC;
    matrix_o_82_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_82_V_full_n : IN STD_LOGIC;
    matrix_o_82_V_write : OUT STD_LOGIC;
    matrix_o_83_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_83_V_full_n : IN STD_LOGIC;
    matrix_o_83_V_write : OUT STD_LOGIC;
    matrix_o_84_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_84_V_full_n : IN STD_LOGIC;
    matrix_o_84_V_write : OUT STD_LOGIC;
    matrix_o_85_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_85_V_full_n : IN STD_LOGIC;
    matrix_o_85_V_write : OUT STD_LOGIC;
    matrix_o_86_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_86_V_full_n : IN STD_LOGIC;
    matrix_o_86_V_write : OUT STD_LOGIC;
    matrix_o_87_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_87_V_full_n : IN STD_LOGIC;
    matrix_o_87_V_write : OUT STD_LOGIC;
    matrix_o_88_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_88_V_full_n : IN STD_LOGIC;
    matrix_o_88_V_write : OUT STD_LOGIC;
    matrix_o_89_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_89_V_full_n : IN STD_LOGIC;
    matrix_o_89_V_write : OUT STD_LOGIC;
    matrix_o_90_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_90_V_full_n : IN STD_LOGIC;
    matrix_o_90_V_write : OUT STD_LOGIC;
    matrix_o_91_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_91_V_full_n : IN STD_LOGIC;
    matrix_o_91_V_write : OUT STD_LOGIC;
    matrix_o_92_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_92_V_full_n : IN STD_LOGIC;
    matrix_o_92_V_write : OUT STD_LOGIC;
    matrix_o_93_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_93_V_full_n : IN STD_LOGIC;
    matrix_o_93_V_write : OUT STD_LOGIC;
    matrix_o_94_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_94_V_full_n : IN STD_LOGIC;
    matrix_o_94_V_write : OUT STD_LOGIC;
    matrix_o_95_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_95_V_full_n : IN STD_LOGIC;
    matrix_o_95_V_write : OUT STD_LOGIC;
    matrix_o_96_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_96_V_full_n : IN STD_LOGIC;
    matrix_o_96_V_write : OUT STD_LOGIC;
    matrix_o_97_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_97_V_full_n : IN STD_LOGIC;
    matrix_o_97_V_write : OUT STD_LOGIC;
    matrix_o_98_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_98_V_full_n : IN STD_LOGIC;
    matrix_o_98_V_write : OUT STD_LOGIC;
    matrix_o_99_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_99_V_full_n : IN STD_LOGIC;
    matrix_o_99_V_write : OUT STD_LOGIC;
    matrix_o_100_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_100_V_full_n : IN STD_LOGIC;
    matrix_o_100_V_write : OUT STD_LOGIC;
    matrix_o_101_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_101_V_full_n : IN STD_LOGIC;
    matrix_o_101_V_write : OUT STD_LOGIC;
    matrix_o_102_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_102_V_full_n : IN STD_LOGIC;
    matrix_o_102_V_write : OUT STD_LOGIC;
    matrix_o_103_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_103_V_full_n : IN STD_LOGIC;
    matrix_o_103_V_write : OUT STD_LOGIC;
    matrix_o_104_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_104_V_full_n : IN STD_LOGIC;
    matrix_o_104_V_write : OUT STD_LOGIC;
    matrix_o_105_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_105_V_full_n : IN STD_LOGIC;
    matrix_o_105_V_write : OUT STD_LOGIC;
    matrix_o_106_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_106_V_full_n : IN STD_LOGIC;
    matrix_o_106_V_write : OUT STD_LOGIC;
    matrix_o_107_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_107_V_full_n : IN STD_LOGIC;
    matrix_o_107_V_write : OUT STD_LOGIC;
    matrix_o_108_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_108_V_full_n : IN STD_LOGIC;
    matrix_o_108_V_write : OUT STD_LOGIC;
    matrix_o_109_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_109_V_full_n : IN STD_LOGIC;
    matrix_o_109_V_write : OUT STD_LOGIC;
    matrix_o_110_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_110_V_full_n : IN STD_LOGIC;
    matrix_o_110_V_write : OUT STD_LOGIC;
    matrix_o_111_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_111_V_full_n : IN STD_LOGIC;
    matrix_o_111_V_write : OUT STD_LOGIC;
    matrix_o_112_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_112_V_full_n : IN STD_LOGIC;
    matrix_o_112_V_write : OUT STD_LOGIC;
    matrix_o_113_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_113_V_full_n : IN STD_LOGIC;
    matrix_o_113_V_write : OUT STD_LOGIC;
    matrix_o_114_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_114_V_full_n : IN STD_LOGIC;
    matrix_o_114_V_write : OUT STD_LOGIC;
    matrix_o_115_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_115_V_full_n : IN STD_LOGIC;
    matrix_o_115_V_write : OUT STD_LOGIC;
    matrix_o_116_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_116_V_full_n : IN STD_LOGIC;
    matrix_o_116_V_write : OUT STD_LOGIC;
    matrix_o_117_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_117_V_full_n : IN STD_LOGIC;
    matrix_o_117_V_write : OUT STD_LOGIC;
    matrix_o_118_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_118_V_full_n : IN STD_LOGIC;
    matrix_o_118_V_write : OUT STD_LOGIC;
    matrix_o_119_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_119_V_full_n : IN STD_LOGIC;
    matrix_o_119_V_write : OUT STD_LOGIC;
    matrix_o_120_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_120_V_full_n : IN STD_LOGIC;
    matrix_o_120_V_write : OUT STD_LOGIC;
    matrix_o_121_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_121_V_full_n : IN STD_LOGIC;
    matrix_o_121_V_write : OUT STD_LOGIC;
    matrix_o_122_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_122_V_full_n : IN STD_LOGIC;
    matrix_o_122_V_write : OUT STD_LOGIC;
    matrix_o_123_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_123_V_full_n : IN STD_LOGIC;
    matrix_o_123_V_write : OUT STD_LOGIC;
    matrix_o_124_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_124_V_full_n : IN STD_LOGIC;
    matrix_o_124_V_write : OUT STD_LOGIC;
    matrix_o_125_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_125_V_full_n : IN STD_LOGIC;
    matrix_o_125_V_write : OUT STD_LOGIC;
    matrix_o_126_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_126_V_full_n : IN STD_LOGIC;
    matrix_o_126_V_write : OUT STD_LOGIC;
    matrix_o_127_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_o_127_V_full_n : IN STD_LOGIC;
    matrix_o_127_V_write : OUT STD_LOGIC );
end;


architecture behav of fire2_combine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st4_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st5_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_st6_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_pp2_stg0_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st9_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv64_41 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000001";
    constant ap_const_lv64_42 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000010";
    constant ap_const_lv64_43 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000011";
    constant ap_const_lv64_44 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000100";
    constant ap_const_lv64_45 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000101";
    constant ap_const_lv64_46 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000110";
    constant ap_const_lv64_47 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000111";
    constant ap_const_lv64_48 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv64_49 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001001";
    constant ap_const_lv64_4A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001010";
    constant ap_const_lv64_4B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001011";
    constant ap_const_lv64_4C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001100";
    constant ap_const_lv64_4D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001101";
    constant ap_const_lv64_4E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001110";
    constant ap_const_lv64_4F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001111";
    constant ap_const_lv64_50 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010000";
    constant ap_const_lv64_51 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010001";
    constant ap_const_lv64_52 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010010";
    constant ap_const_lv64_53 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010011";
    constant ap_const_lv64_54 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010100";
    constant ap_const_lv64_55 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010101";
    constant ap_const_lv64_56 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010110";
    constant ap_const_lv64_57 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010111";
    constant ap_const_lv64_58 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011000";
    constant ap_const_lv64_59 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011001";
    constant ap_const_lv64_5A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011010";
    constant ap_const_lv64_5B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011011";
    constant ap_const_lv64_5C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011100";
    constant ap_const_lv64_5D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011101";
    constant ap_const_lv64_5E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011110";
    constant ap_const_lv64_5F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011111";
    constant ap_const_lv64_60 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv64_61 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100001";
    constant ap_const_lv64_62 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100010";
    constant ap_const_lv64_63 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100011";
    constant ap_const_lv64_64 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100100";
    constant ap_const_lv64_65 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100101";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv64_67 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100111";
    constant ap_const_lv64_68 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101000";
    constant ap_const_lv64_69 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101001";
    constant ap_const_lv64_6A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101010";
    constant ap_const_lv64_6B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101011";
    constant ap_const_lv64_6C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101100";
    constant ap_const_lv64_6D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101101";
    constant ap_const_lv64_6E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101110";
    constant ap_const_lv64_6F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101111";
    constant ap_const_lv64_70 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110000";
    constant ap_const_lv64_71 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110001";
    constant ap_const_lv64_72 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110010";
    constant ap_const_lv64_73 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110011";
    constant ap_const_lv64_74 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110100";
    constant ap_const_lv64_75 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110101";
    constant ap_const_lv64_76 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110110";
    constant ap_const_lv64_77 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110111";
    constant ap_const_lv64_78 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111000";
    constant ap_const_lv64_79 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111001";
    constant ap_const_lv64_7A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111010";
    constant ap_const_lv64_7B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111011";
    constant ap_const_lv64_7C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111100";
    constant ap_const_lv64_7D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111101";
    constant ap_const_lv64_7E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111110";
    constant ap_const_lv64_7F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111111";
    constant ap_const_lv12_BD1 : STD_LOGIC_VECTOR (11 downto 0) := "101111010001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_26 : BOOLEAN;
    signal indvar_flatten_reg_5230 : STD_LOGIC_VECTOR (11 downto 0);
    signal indvar_flatten6_reg_5252 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond_flatten_fu_5263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_5299 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_825 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_1214 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_5269_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_1231 : BOOLEAN;
    signal i_2_fu_5281_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_1366 : BOOLEAN;
    signal matrix_e3x3_stream_o_V_addr_64_gep_fu_4718_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_64_reg_5636 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_1375 : BOOLEAN;
    signal matrix_e3x3_stream_o_V_addr_65_gep_fu_4726_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_65_reg_5641 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_66_gep_fu_4734_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_66_reg_5646 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_67_gep_fu_4742_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_67_reg_5651 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_68_gep_fu_4750_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_68_reg_5656 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_69_gep_fu_4758_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_69_reg_5661 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_70_gep_fu_4766_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_70_reg_5666 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_71_gep_fu_4774_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_71_reg_5671 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_72_gep_fu_4782_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_72_reg_5676 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_73_gep_fu_4790_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_73_reg_5681 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_74_gep_fu_4798_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_74_reg_5686 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_75_gep_fu_4806_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_75_reg_5691 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_76_gep_fu_4814_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_76_reg_5696 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_77_gep_fu_4822_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_77_reg_5701 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_78_gep_fu_4830_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_78_reg_5706 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_79_gep_fu_4838_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_79_reg_5711 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_80_gep_fu_4846_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_80_reg_5716 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_81_gep_fu_4854_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_81_reg_5721 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_82_gep_fu_4862_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_82_reg_5726 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_83_gep_fu_4870_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_83_reg_5731 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_84_gep_fu_4878_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_84_reg_5736 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_85_gep_fu_4886_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_85_reg_5741 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_86_gep_fu_4894_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_86_reg_5746 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_87_gep_fu_4902_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_87_reg_5751 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_88_gep_fu_4910_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_88_reg_5756 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_89_gep_fu_4918_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_89_reg_5761 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_90_gep_fu_4926_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_90_reg_5766 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_91_gep_fu_4934_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_91_reg_5771 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_92_gep_fu_4942_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_92_reg_5776 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_93_gep_fu_4950_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_93_reg_5781 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_94_gep_fu_4958_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_94_reg_5786 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_95_gep_fu_4966_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_95_reg_5791 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_96_gep_fu_4974_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_96_reg_5796 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_97_gep_fu_4982_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_97_reg_5801 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_98_gep_fu_4990_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_98_reg_5806 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_99_gep_fu_4998_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_99_reg_5811 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_100_gep_fu_5006_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_100_reg_5816 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_101_gep_fu_5014_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_101_reg_5821 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_102_gep_fu_5022_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_102_reg_5826 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_103_gep_fu_5030_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_103_reg_5831 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_104_gep_fu_5038_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_104_reg_5836 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_105_gep_fu_5046_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_105_reg_5841 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_106_gep_fu_5054_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_106_reg_5846 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_107_gep_fu_5062_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_107_reg_5851 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_108_gep_fu_5070_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_108_reg_5856 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_109_gep_fu_5078_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_109_reg_5861 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_110_gep_fu_5086_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_110_reg_5866 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_111_gep_fu_5094_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_111_reg_5871 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_112_gep_fu_5102_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_112_reg_5876 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_113_gep_fu_5110_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_113_reg_5881 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_114_gep_fu_5118_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_114_reg_5886 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_115_gep_fu_5126_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_115_reg_5891 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_116_gep_fu_5134_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_116_reg_5896 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_117_gep_fu_5142_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_117_reg_5901 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_118_gep_fu_5150_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_118_reg_5906 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_119_gep_fu_5158_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_119_reg_5911 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_120_gep_fu_5166_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_120_reg_5916 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_121_gep_fu_5174_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_121_reg_5921 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_122_gep_fu_5182_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_122_reg_5926 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_123_gep_fu_5190_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_123_reg_5931 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_124_gep_fu_5198_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_124_reg_5936 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_125_gep_fu_5206_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_125_reg_5941 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_126_gep_fu_5214_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_126_reg_5946 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_127_gep_fu_5222_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal matrix_e3x3_stream_o_V_addr_127_reg_5951 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten8_fu_5287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_5956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_1510 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_1706 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next7_fu_5293_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_312_reg_5965 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_313_reg_5970 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_314_reg_5975 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_315_reg_5980 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_316_reg_5985 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_317_reg_5990 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_318_reg_5995 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_319_reg_6000 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_320_reg_6005 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_321_reg_6010 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_322_reg_6015 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_323_reg_6020 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_324_reg_6025 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_325_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_326_reg_6035 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_327_reg_6040 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_328_reg_6045 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_329_reg_6050 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_330_reg_6055 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_331_reg_6060 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_332_reg_6065 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_333_reg_6070 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_334_reg_6075 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_335_reg_6080 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_336_reg_6085 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_337_reg_6090 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_338_reg_6095 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_339_reg_6100 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_340_reg_6105 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_341_reg_6110 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_342_reg_6115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_343_reg_6120 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_344_reg_6125 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_345_reg_6130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_346_reg_6135 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_347_reg_6140 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_348_reg_6145 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_349_reg_6150 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_350_reg_6155 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_351_reg_6160 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_352_reg_6165 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_353_reg_6170 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_354_reg_6175 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_355_reg_6180 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_356_reg_6185 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_357_reg_6190 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_358_reg_6195 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_359_reg_6200 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_360_reg_6205 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_361_reg_6210 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_362_reg_6215 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_363_reg_6220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_364_reg_6225 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_365_reg_6230 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_366_reg_6235 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_367_reg_6240 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_368_reg_6245 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_369_reg_6250 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_370_reg_6255 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_371_reg_6260 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_372_reg_6265 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_373_reg_6270 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_374_reg_6275 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_375_reg_6280 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_bdd_1849 : BOOLEAN;
    signal i_reg_5241 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond2_fu_5275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_2352 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);


begin




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_5263_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1849))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (exitcond_flatten_fu_5263_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1849)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_5263_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp2_it0 assign process. --
    ap_reg_ppiten_pp2_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp2_it1 assign process. --
    ap_reg_ppiten_pp2_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and (ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2))))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- i_reg_5241 assign process. --
    i_reg_5241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2)) then 
                i_reg_5241 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_5275_p2))) then 
                i_reg_5241 <= i_2_fu_5281_p2;
            end if; 
        end if;
    end process;

    -- indvar_flatten6_reg_5252 assign process. --
    indvar_flatten6_reg_5252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and (ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2))) then 
                indvar_flatten6_reg_5252 <= indvar_flatten_next7_fu_5293_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
                indvar_flatten6_reg_5252 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_5230 assign process. --
    indvar_flatten_reg_5230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (exitcond_flatten_fu_5263_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_5230 <= indvar_flatten_next_fu_5269_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1849))) then 
                indvar_flatten_reg_5230 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then
                exitcond_flatten8_reg_5956 <= exitcond_flatten8_fu_5287_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                exitcond_flatten_reg_5299 <= exitcond_flatten_fu_5263_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and (ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2))) then
                    tmp_312_reg_5965(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_64_reg_5636),16))(15 downto 6);
                    tmp_313_reg_5970(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_65_reg_5641),16))(15 downto 6);
                    tmp_314_reg_5975(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_66_reg_5646),16))(15 downto 6);
                    tmp_315_reg_5980(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_67_reg_5651),16))(15 downto 6);
                    tmp_316_reg_5985(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_68_reg_5656),16))(15 downto 6);
                    tmp_317_reg_5990(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_69_reg_5661),16))(15 downto 6);
                    tmp_318_reg_5995(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_70_reg_5666),16))(15 downto 6);
                    tmp_319_reg_6000(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_71_reg_5671),16))(15 downto 6);
                    tmp_320_reg_6005(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_72_reg_5676),16))(15 downto 6);
                    tmp_321_reg_6010(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_73_reg_5681),16))(15 downto 6);
                    tmp_322_reg_6015(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_74_reg_5686),16))(15 downto 6);
                    tmp_323_reg_6020(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_75_reg_5691),16))(15 downto 6);
                    tmp_324_reg_6025(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_76_reg_5696),16))(15 downto 6);
                    tmp_325_reg_6030(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_77_reg_5701),16))(15 downto 6);
                    tmp_326_reg_6035(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_78_reg_5706),16))(15 downto 6);
                    tmp_327_reg_6040(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_79_reg_5711),16))(15 downto 6);
                    tmp_328_reg_6045(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_80_reg_5716),16))(15 downto 6);
                    tmp_329_reg_6050(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_81_reg_5721),16))(15 downto 6);
                    tmp_330_reg_6055(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_82_reg_5726),16))(15 downto 6);
                    tmp_331_reg_6060(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_83_reg_5731),16))(15 downto 6);
                    tmp_332_reg_6065(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_84_reg_5736),16))(15 downto 6);
                    tmp_333_reg_6070(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_85_reg_5741),16))(15 downto 6);
                    tmp_334_reg_6075(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_86_reg_5746),16))(15 downto 6);
                    tmp_335_reg_6080(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_87_reg_5751),16))(15 downto 6);
                    tmp_336_reg_6085(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_88_reg_5756),16))(15 downto 6);
                    tmp_337_reg_6090(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_89_reg_5761),16))(15 downto 6);
                    tmp_338_reg_6095(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_90_reg_5766),16))(15 downto 6);
                    tmp_339_reg_6100(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_91_reg_5771),16))(15 downto 6);
                    tmp_340_reg_6105(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_92_reg_5776),16))(15 downto 6);
                    tmp_341_reg_6110(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_93_reg_5781),16))(15 downto 6);
                    tmp_342_reg_6115(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_94_reg_5786),16))(15 downto 6);
                    tmp_343_reg_6120(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_95_reg_5791),16))(15 downto 6);
                    tmp_344_reg_6125(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_96_reg_5796),16))(15 downto 6);
                    tmp_345_reg_6130(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_97_reg_5801),16))(15 downto 6);
                    tmp_346_reg_6135(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_98_reg_5806),16))(15 downto 6);
                    tmp_347_reg_6140(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_99_reg_5811),16))(15 downto 6);
                    tmp_348_reg_6145(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_100_reg_5816),16))(15 downto 6);
                    tmp_349_reg_6150(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_101_reg_5821),16))(15 downto 6);
                    tmp_350_reg_6155(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_102_reg_5826),16))(15 downto 6);
                    tmp_351_reg_6160(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_103_reg_5831),16))(15 downto 6);
                    tmp_352_reg_6165(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_104_reg_5836),16))(15 downto 6);
                    tmp_353_reg_6170(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_105_reg_5841),16))(15 downto 6);
                    tmp_354_reg_6175(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_106_reg_5846),16))(15 downto 6);
                    tmp_355_reg_6180(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_107_reg_5851),16))(15 downto 6);
                    tmp_356_reg_6185(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_108_reg_5856),16))(15 downto 6);
                    tmp_357_reg_6190(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_109_reg_5861),16))(15 downto 6);
                    tmp_358_reg_6195(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_110_reg_5866),16))(15 downto 6);
                    tmp_359_reg_6200(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_111_reg_5871),16))(15 downto 6);
                    tmp_360_reg_6205(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_112_reg_5876),16))(15 downto 6);
                    tmp_361_reg_6210(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_113_reg_5881),16))(15 downto 6);
                    tmp_362_reg_6215(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_114_reg_5886),16))(15 downto 6);
                    tmp_363_reg_6220(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_115_reg_5891),16))(15 downto 6);
                    tmp_364_reg_6225(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_116_reg_5896),16))(15 downto 6);
                    tmp_365_reg_6230(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_117_reg_5901),16))(15 downto 6);
                    tmp_366_reg_6235(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_118_reg_5906),16))(15 downto 6);
                    tmp_367_reg_6240(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_119_reg_5911),16))(15 downto 6);
                    tmp_368_reg_6245(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_120_reg_5916),16))(15 downto 6);
                    tmp_369_reg_6250(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_121_reg_5921),16))(15 downto 6);
                    tmp_370_reg_6255(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_122_reg_5926),16))(15 downto 6);
                    tmp_371_reg_6260(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_123_reg_5931),16))(15 downto 6);
                    tmp_372_reg_6265(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_124_reg_5936),16))(15 downto 6);
                    tmp_373_reg_6270(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_125_reg_5941),16))(15 downto 6);
                    tmp_374_reg_6275(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_126_reg_5946),16))(15 downto 6);
                    tmp_375_reg_6280(15 downto 6) <= std_logic_vector(resize(unsigned(matrix_e3x3_stream_o_V_addr_127_reg_5951),16))(15 downto 6);
            end if;
        end if;
    end process;
    matrix_e3x3_stream_o_V_addr_64_reg_5636(5 downto 0) <= "000000";
    matrix_e3x3_stream_o_V_addr_65_reg_5641(5 downto 0) <= "000001";
    matrix_e3x3_stream_o_V_addr_66_reg_5646(5 downto 0) <= "000010";
    matrix_e3x3_stream_o_V_addr_67_reg_5651(5 downto 0) <= "000011";
    matrix_e3x3_stream_o_V_addr_68_reg_5656(5 downto 0) <= "000100";
    matrix_e3x3_stream_o_V_addr_69_reg_5661(5 downto 0) <= "000101";
    matrix_e3x3_stream_o_V_addr_70_reg_5666(5 downto 0) <= "000110";
    matrix_e3x3_stream_o_V_addr_71_reg_5671(5 downto 0) <= "000111";
    matrix_e3x3_stream_o_V_addr_72_reg_5676(5 downto 0) <= "001000";
    matrix_e3x3_stream_o_V_addr_73_reg_5681(5 downto 0) <= "001001";
    matrix_e3x3_stream_o_V_addr_74_reg_5686(5 downto 0) <= "001010";
    matrix_e3x3_stream_o_V_addr_75_reg_5691(5 downto 0) <= "001011";
    matrix_e3x3_stream_o_V_addr_76_reg_5696(5 downto 0) <= "001100";
    matrix_e3x3_stream_o_V_addr_77_reg_5701(5 downto 0) <= "001101";
    matrix_e3x3_stream_o_V_addr_78_reg_5706(5 downto 0) <= "001110";
    matrix_e3x3_stream_o_V_addr_79_reg_5711(5 downto 0) <= "001111";
    matrix_e3x3_stream_o_V_addr_80_reg_5716(5 downto 0) <= "010000";
    matrix_e3x3_stream_o_V_addr_81_reg_5721(5 downto 0) <= "010001";
    matrix_e3x3_stream_o_V_addr_82_reg_5726(5 downto 0) <= "010010";
    matrix_e3x3_stream_o_V_addr_83_reg_5731(5 downto 0) <= "010011";
    matrix_e3x3_stream_o_V_addr_84_reg_5736(5 downto 0) <= "010100";
    matrix_e3x3_stream_o_V_addr_85_reg_5741(5 downto 0) <= "010101";
    matrix_e3x3_stream_o_V_addr_86_reg_5746(5 downto 0) <= "010110";
    matrix_e3x3_stream_o_V_addr_87_reg_5751(5 downto 0) <= "010111";
    matrix_e3x3_stream_o_V_addr_88_reg_5756(5 downto 0) <= "011000";
    matrix_e3x3_stream_o_V_addr_89_reg_5761(5 downto 0) <= "011001";
    matrix_e3x3_stream_o_V_addr_90_reg_5766(5 downto 0) <= "011010";
    matrix_e3x3_stream_o_V_addr_91_reg_5771(5 downto 0) <= "011011";
    matrix_e3x3_stream_o_V_addr_92_reg_5776(5 downto 0) <= "011100";
    matrix_e3x3_stream_o_V_addr_93_reg_5781(5 downto 0) <= "011101";
    matrix_e3x3_stream_o_V_addr_94_reg_5786(5 downto 0) <= "011110";
    matrix_e3x3_stream_o_V_addr_95_reg_5791(5 downto 0) <= "011111";
    matrix_e3x3_stream_o_V_addr_96_reg_5796(5 downto 0) <= "100000";
    matrix_e3x3_stream_o_V_addr_97_reg_5801(5 downto 0) <= "100001";
    matrix_e3x3_stream_o_V_addr_98_reg_5806(5 downto 0) <= "100010";
    matrix_e3x3_stream_o_V_addr_99_reg_5811(5 downto 0) <= "100011";
    matrix_e3x3_stream_o_V_addr_100_reg_5816(5 downto 0) <= "100100";
    matrix_e3x3_stream_o_V_addr_101_reg_5821(5 downto 0) <= "100101";
    matrix_e3x3_stream_o_V_addr_102_reg_5826(5 downto 0) <= "100110";
    matrix_e3x3_stream_o_V_addr_103_reg_5831(5 downto 0) <= "100111";
    matrix_e3x3_stream_o_V_addr_104_reg_5836(5 downto 0) <= "101000";
    matrix_e3x3_stream_o_V_addr_105_reg_5841(5 downto 0) <= "101001";
    matrix_e3x3_stream_o_V_addr_106_reg_5846(5 downto 0) <= "101010";
    matrix_e3x3_stream_o_V_addr_107_reg_5851(5 downto 0) <= "101011";
    matrix_e3x3_stream_o_V_addr_108_reg_5856(5 downto 0) <= "101100";
    matrix_e3x3_stream_o_V_addr_109_reg_5861(5 downto 0) <= "101101";
    matrix_e3x3_stream_o_V_addr_110_reg_5866(5 downto 0) <= "101110";
    matrix_e3x3_stream_o_V_addr_111_reg_5871(5 downto 0) <= "101111";
    matrix_e3x3_stream_o_V_addr_112_reg_5876(5 downto 0) <= "110000";
    matrix_e3x3_stream_o_V_addr_113_reg_5881(5 downto 0) <= "110001";
    matrix_e3x3_stream_o_V_addr_114_reg_5886(5 downto 0) <= "110010";
    matrix_e3x3_stream_o_V_addr_115_reg_5891(5 downto 0) <= "110011";
    matrix_e3x3_stream_o_V_addr_116_reg_5896(5 downto 0) <= "110100";
    matrix_e3x3_stream_o_V_addr_117_reg_5901(5 downto 0) <= "110101";
    matrix_e3x3_stream_o_V_addr_118_reg_5906(5 downto 0) <= "110110";
    matrix_e3x3_stream_o_V_addr_119_reg_5911(5 downto 0) <= "110111";
    matrix_e3x3_stream_o_V_addr_120_reg_5916(5 downto 0) <= "111000";
    matrix_e3x3_stream_o_V_addr_121_reg_5921(5 downto 0) <= "111001";
    matrix_e3x3_stream_o_V_addr_122_reg_5926(5 downto 0) <= "111010";
    matrix_e3x3_stream_o_V_addr_123_reg_5931(5 downto 0) <= "111011";
    matrix_e3x3_stream_o_V_addr_124_reg_5936(5 downto 0) <= "111100";
    matrix_e3x3_stream_o_V_addr_125_reg_5941(5 downto 0) <= "111101";
    matrix_e3x3_stream_o_V_addr_126_reg_5946(5 downto 0) <= "111110";
    matrix_e3x3_stream_o_V_addr_127_reg_5951(5 downto 0) <= "111111";
    tmp_312_reg_5965(5 downto 0) <= "000000";
    tmp_313_reg_5970(5 downto 0) <= "000001";
    tmp_314_reg_5975(5 downto 0) <= "000010";
    tmp_315_reg_5980(5 downto 0) <= "000011";
    tmp_316_reg_5985(5 downto 0) <= "000100";
    tmp_317_reg_5990(5 downto 0) <= "000101";
    tmp_318_reg_5995(5 downto 0) <= "000110";
    tmp_319_reg_6000(5 downto 0) <= "000111";
    tmp_320_reg_6005(5 downto 0) <= "001000";
    tmp_321_reg_6010(5 downto 0) <= "001001";
    tmp_322_reg_6015(5 downto 0) <= "001010";
    tmp_323_reg_6020(5 downto 0) <= "001011";
    tmp_324_reg_6025(5 downto 0) <= "001100";
    tmp_325_reg_6030(5 downto 0) <= "001101";
    tmp_326_reg_6035(5 downto 0) <= "001110";
    tmp_327_reg_6040(5 downto 0) <= "001111";
    tmp_328_reg_6045(5 downto 0) <= "010000";
    tmp_329_reg_6050(5 downto 0) <= "010001";
    tmp_330_reg_6055(5 downto 0) <= "010010";
    tmp_331_reg_6060(5 downto 0) <= "010011";
    tmp_332_reg_6065(5 downto 0) <= "010100";
    tmp_333_reg_6070(5 downto 0) <= "010101";
    tmp_334_reg_6075(5 downto 0) <= "010110";
    tmp_335_reg_6080(5 downto 0) <= "010111";
    tmp_336_reg_6085(5 downto 0) <= "011000";
    tmp_337_reg_6090(5 downto 0) <= "011001";
    tmp_338_reg_6095(5 downto 0) <= "011010";
    tmp_339_reg_6100(5 downto 0) <= "011011";
    tmp_340_reg_6105(5 downto 0) <= "011100";
    tmp_341_reg_6110(5 downto 0) <= "011101";
    tmp_342_reg_6115(5 downto 0) <= "011110";
    tmp_343_reg_6120(5 downto 0) <= "011111";
    tmp_344_reg_6125(5 downto 0) <= "100000";
    tmp_345_reg_6130(5 downto 0) <= "100001";
    tmp_346_reg_6135(5 downto 0) <= "100010";
    tmp_347_reg_6140(5 downto 0) <= "100011";
    tmp_348_reg_6145(5 downto 0) <= "100100";
    tmp_349_reg_6150(5 downto 0) <= "100101";
    tmp_350_reg_6155(5 downto 0) <= "100110";
    tmp_351_reg_6160(5 downto 0) <= "100111";
    tmp_352_reg_6165(5 downto 0) <= "101000";
    tmp_353_reg_6170(5 downto 0) <= "101001";
    tmp_354_reg_6175(5 downto 0) <= "101010";
    tmp_355_reg_6180(5 downto 0) <= "101011";
    tmp_356_reg_6185(5 downto 0) <= "101100";
    tmp_357_reg_6190(5 downto 0) <= "101101";
    tmp_358_reg_6195(5 downto 0) <= "101110";
    tmp_359_reg_6200(5 downto 0) <= "101111";
    tmp_360_reg_6205(5 downto 0) <= "110000";
    tmp_361_reg_6210(5 downto 0) <= "110001";
    tmp_362_reg_6215(5 downto 0) <= "110010";
    tmp_363_reg_6220(5 downto 0) <= "110011";
    tmp_364_reg_6225(5 downto 0) <= "110100";
    tmp_365_reg_6230(5 downto 0) <= "110101";
    tmp_366_reg_6235(5 downto 0) <= "110110";
    tmp_367_reg_6240(5 downto 0) <= "110111";
    tmp_368_reg_6245(5 downto 0) <= "111000";
    tmp_369_reg_6250(5 downto 0) <= "111001";
    tmp_370_reg_6255(5 downto 0) <= "111010";
    tmp_371_reg_6260(5 downto 0) <= "111011";
    tmp_372_reg_6265(5 downto 0) <= "111100";
    tmp_373_reg_6270(5 downto 0) <= "111101";
    tmp_374_reg_6275(5 downto 0) <= "111110";
    tmp_375_reg_6280(5 downto 0) <= "111111";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond_flatten_fu_5263_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1, exitcond_flatten8_fu_5287_p2, ap_reg_ppiten_pp2_it0, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1, ap_sig_bdd_1849, exitcond2_fu_5275_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_1849)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_5263_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_5263_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st4_fsm_2 => 
                ap_NS_fsm <= ap_ST_st5_fsm_3;
            when ap_ST_st5_fsm_3 => 
                if ((ap_const_lv1_0 = exitcond2_fu_5275_p2)) then
                    ap_NS_fsm <= ap_ST_st5_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                end if;
            when ap_ST_st6_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
            when ap_ST_pp2_stg0_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_5287_p2)))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
                end if;
            when ap_ST_st9_fsm_6 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st9_fsm_6)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st9_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_1214 assign process. --
    ap_sig_bdd_1214_assign_proc : process(matrix_e1x1_stream_o_0_V_empty_n, matrix_e1x1_stream_o_1_V_empty_n, matrix_e1x1_stream_o_2_V_empty_n, matrix_e1x1_stream_o_3_V_empty_n, matrix_e1x1_stream_o_4_V_empty_n, matrix_e1x1_stream_o_5_V_empty_n, matrix_e1x1_stream_o_6_V_empty_n, matrix_e1x1_stream_o_7_V_empty_n, matrix_e1x1_stream_o_8_V_empty_n, matrix_e1x1_stream_o_9_V_empty_n, matrix_e1x1_stream_o_10_V_empty_n, matrix_e1x1_stream_o_11_V_empty_n, matrix_e1x1_stream_o_12_V_empty_n, matrix_e1x1_stream_o_13_V_empty_n, matrix_e1x1_stream_o_14_V_empty_n, matrix_e1x1_stream_o_15_V_empty_n, matrix_e1x1_stream_o_16_V_empty_n, matrix_e1x1_stream_o_17_V_empty_n, matrix_e1x1_stream_o_18_V_empty_n, matrix_e1x1_stream_o_19_V_empty_n, matrix_e1x1_stream_o_20_V_empty_n, matrix_e1x1_stream_o_21_V_empty_n, matrix_e1x1_stream_o_22_V_empty_n, matrix_e1x1_stream_o_23_V_empty_n, matrix_e1x1_stream_o_24_V_empty_n, matrix_e1x1_stream_o_25_V_empty_n, matrix_e1x1_stream_o_26_V_empty_n, matrix_e1x1_stream_o_27_V_empty_n, matrix_e1x1_stream_o_28_V_empty_n, matrix_e1x1_stream_o_29_V_empty_n, matrix_e1x1_stream_o_30_V_empty_n, matrix_e1x1_stream_o_31_V_empty_n, matrix_e1x1_stream_o_32_V_empty_n, matrix_e1x1_stream_o_33_V_empty_n, matrix_e1x1_stream_o_34_V_empty_n, matrix_e1x1_stream_o_35_V_empty_n, matrix_e1x1_stream_o_36_V_empty_n, matrix_e1x1_stream_o_37_V_empty_n, matrix_e1x1_stream_o_38_V_empty_n, matrix_e1x1_stream_o_39_V_empty_n, matrix_e1x1_stream_o_40_V_empty_n, matrix_e1x1_stream_o_41_V_empty_n, matrix_e1x1_stream_o_42_V_empty_n, matrix_e1x1_stream_o_43_V_empty_n, matrix_e1x1_stream_o_44_V_empty_n, matrix_e1x1_stream_o_45_V_empty_n, matrix_e1x1_stream_o_46_V_empty_n, matrix_e1x1_stream_o_47_V_empty_n, matrix_e1x1_stream_o_48_V_empty_n, matrix_e1x1_stream_o_49_V_empty_n, matrix_e1x1_stream_o_50_V_empty_n, matrix_e1x1_stream_o_51_V_empty_n, matrix_e1x1_stream_o_52_V_empty_n, matrix_e1x1_stream_o_53_V_empty_n, matrix_e1x1_stream_o_54_V_empty_n, matrix_e1x1_stream_o_55_V_empty_n, matrix_e1x1_stream_o_56_V_empty_n, matrix_e1x1_stream_o_57_V_empty_n, matrix_e1x1_stream_o_58_V_empty_n, matrix_e1x1_stream_o_59_V_empty_n, matrix_e1x1_stream_o_60_V_empty_n, matrix_e1x1_stream_o_61_V_empty_n, matrix_e1x1_stream_o_62_V_empty_n, matrix_e1x1_stream_o_63_V_empty_n, matrix_o_0_V_full_n, matrix_o_1_V_full_n, matrix_o_2_V_full_n, matrix_o_3_V_full_n, matrix_o_4_V_full_n, matrix_o_5_V_full_n, matrix_o_6_V_full_n, matrix_o_7_V_full_n, matrix_o_8_V_full_n, matrix_o_9_V_full_n, matrix_o_10_V_full_n, matrix_o_11_V_full_n, matrix_o_12_V_full_n, matrix_o_13_V_full_n, matrix_o_14_V_full_n, matrix_o_15_V_full_n, matrix_o_16_V_full_n, matrix_o_17_V_full_n, matrix_o_18_V_full_n, matrix_o_19_V_full_n, matrix_o_20_V_full_n, matrix_o_21_V_full_n, matrix_o_22_V_full_n, matrix_o_23_V_full_n, matrix_o_24_V_full_n, matrix_o_25_V_full_n, matrix_o_26_V_full_n, matrix_o_27_V_full_n, matrix_o_28_V_full_n, matrix_o_29_V_full_n, matrix_o_30_V_full_n, matrix_o_31_V_full_n, matrix_o_32_V_full_n, matrix_o_33_V_full_n, matrix_o_34_V_full_n, matrix_o_35_V_full_n, matrix_o_36_V_full_n, matrix_o_37_V_full_n, matrix_o_38_V_full_n, matrix_o_39_V_full_n, matrix_o_40_V_full_n, matrix_o_41_V_full_n, matrix_o_42_V_full_n, matrix_o_43_V_full_n, matrix_o_44_V_full_n, matrix_o_45_V_full_n, matrix_o_46_V_full_n, matrix_o_47_V_full_n, matrix_o_48_V_full_n, matrix_o_49_V_full_n, matrix_o_50_V_full_n, matrix_o_51_V_full_n, matrix_o_52_V_full_n, matrix_o_53_V_full_n, matrix_o_54_V_full_n, matrix_o_55_V_full_n, matrix_o_56_V_full_n, matrix_o_57_V_full_n, matrix_o_58_V_full_n, matrix_o_59_V_full_n, matrix_o_60_V_full_n, matrix_o_61_V_full_n, matrix_o_62_V_full_n, matrix_o_63_V_full_n, exitcond_flatten_reg_5299)
    begin
                ap_sig_bdd_1214 <= (((matrix_e1x1_stream_o_0_V_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_5299 = ap_const_lv1_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_0_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_1_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_1_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_2_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_2_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_3_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_3_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_4_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_4_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_5_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_5_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_6_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_6_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_7_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_7_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_8_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_8_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_9_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_9_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_10_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_10_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_11_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_11_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_12_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_12_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_13_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_13_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_14_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_14_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_15_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_15_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_16_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_16_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_17_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_17_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_18_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_18_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_19_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_19_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_20_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_20_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_21_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_21_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_22_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_22_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_23_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_23_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_24_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_24_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_25_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_25_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_26_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_26_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_27_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_27_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_28_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_28_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_29_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_29_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_30_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_30_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_31_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_31_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_32_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_32_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_33_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_33_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_34_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_34_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_35_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_35_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_36_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_36_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_37_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_37_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_38_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_38_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_39_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_39_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_40_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_40_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_41_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_41_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_42_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_42_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_43_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_43_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_44_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_44_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_45_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_45_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_46_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_46_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_47_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_47_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_48_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_48_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_49_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_49_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_50_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_50_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_51_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_51_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_52_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_52_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_53_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_53_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_54_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_54_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_55_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_55_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_56_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_56_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_57_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_57_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_58_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_58_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_59_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_59_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_60_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_60_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_61_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_61_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_62_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_62_V_full_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_e1x1_stream_o_63_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten_reg_5299 = ap_const_lv1_0) and (matrix_o_63_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_1231 assign process. --
    ap_sig_bdd_1231_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1231 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_1366 assign process. --
    ap_sig_bdd_1366_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1366 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_1375 assign process. --
    ap_sig_bdd_1375_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1375 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_1510 assign process. --
    ap_sig_bdd_1510_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1510 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_1706 assign process. --
    ap_sig_bdd_1706_assign_proc : process(matrix_o_64_V_full_n, matrix_o_65_V_full_n, matrix_o_66_V_full_n, matrix_o_67_V_full_n, matrix_o_68_V_full_n, matrix_o_69_V_full_n, matrix_o_70_V_full_n, matrix_o_71_V_full_n, matrix_o_72_V_full_n, matrix_o_73_V_full_n, matrix_o_74_V_full_n, matrix_o_75_V_full_n, matrix_o_76_V_full_n, matrix_o_77_V_full_n, matrix_o_78_V_full_n, matrix_o_79_V_full_n, matrix_o_80_V_full_n, matrix_o_81_V_full_n, matrix_o_82_V_full_n, matrix_o_83_V_full_n, matrix_o_84_V_full_n, matrix_o_85_V_full_n, matrix_o_86_V_full_n, matrix_o_87_V_full_n, matrix_o_88_V_full_n, matrix_o_89_V_full_n, matrix_o_90_V_full_n, matrix_o_91_V_full_n, matrix_o_92_V_full_n, matrix_o_93_V_full_n, matrix_o_94_V_full_n, matrix_o_95_V_full_n, matrix_o_96_V_full_n, matrix_o_97_V_full_n, matrix_o_98_V_full_n, matrix_o_99_V_full_n, matrix_o_100_V_full_n, matrix_o_101_V_full_n, matrix_o_102_V_full_n, matrix_o_103_V_full_n, matrix_o_104_V_full_n, matrix_o_105_V_full_n, matrix_o_106_V_full_n, matrix_o_107_V_full_n, matrix_o_108_V_full_n, matrix_o_109_V_full_n, matrix_o_110_V_full_n, matrix_o_111_V_full_n, matrix_o_112_V_full_n, matrix_o_113_V_full_n, matrix_o_114_V_full_n, matrix_o_115_V_full_n, matrix_o_116_V_full_n, matrix_o_117_V_full_n, matrix_o_118_V_full_n, matrix_o_119_V_full_n, matrix_o_120_V_full_n, matrix_o_121_V_full_n, matrix_o_122_V_full_n, matrix_o_123_V_full_n, matrix_o_124_V_full_n, matrix_o_125_V_full_n, matrix_o_126_V_full_n, matrix_o_127_V_full_n, exitcond_flatten8_reg_5956)
    begin
                ap_sig_bdd_1706 <= (((matrix_o_64_V_full_n = ap_const_logic_0) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_65_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_66_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_67_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_68_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_69_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_70_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_71_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_72_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_73_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_74_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_75_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_76_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_77_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_78_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_79_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_80_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_81_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_82_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_83_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_84_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_85_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_86_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_87_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_88_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_89_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_90_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_91_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_92_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_93_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_94_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_95_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_96_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_97_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_98_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_99_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_100_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_101_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_102_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_103_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_104_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_105_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_106_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_107_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_108_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_109_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_110_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_111_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_112_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_113_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_114_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_115_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_116_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_117_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_118_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_119_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_120_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_121_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_122_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_123_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_124_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_125_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_126_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (matrix_o_127_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_1849 assign process. --
    ap_sig_bdd_1849_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_1849 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_2352 assign process. --
    ap_sig_bdd_2352_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_2352 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_26 assign process. --
    ap_sig_bdd_26_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_26 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_825 assign process. --
    ap_sig_bdd_825_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_825 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_bdd_825)
    begin
        if (ap_sig_bdd_825) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_pp2_stg0_fsm_5 assign process. --
    ap_sig_cseq_ST_pp2_stg0_fsm_5_assign_proc : process(ap_sig_bdd_1510)
    begin
        if (ap_sig_bdd_1510) then 
            ap_sig_cseq_ST_pp2_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_26)
    begin
        if (ap_sig_bdd_26) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_2 assign process. --
    ap_sig_cseq_ST_st4_fsm_2_assign_proc : process(ap_sig_bdd_1231)
    begin
        if (ap_sig_bdd_1231) then 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_3 assign process. --
    ap_sig_cseq_ST_st5_fsm_3_assign_proc : process(ap_sig_bdd_1366)
    begin
        if (ap_sig_bdd_1366) then 
            ap_sig_cseq_ST_st5_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_4 assign process. --
    ap_sig_cseq_ST_st6_fsm_4_assign_proc : process(ap_sig_bdd_1375)
    begin
        if (ap_sig_bdd_1375) then 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st9_fsm_6 assign process. --
    ap_sig_cseq_ST_st9_fsm_6_assign_proc : process(ap_sig_bdd_2352)
    begin
        if (ap_sig_bdd_2352) then 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond2_fu_5275_p2 <= "1" when (i_reg_5241 = ap_const_lv4_9) else "0";
    exitcond_flatten8_fu_5287_p2 <= "1" when (indvar_flatten6_reg_5252 = ap_const_lv12_BD1) else "0";
    exitcond_flatten_fu_5263_p2 <= "1" when (indvar_flatten_reg_5230 = ap_const_lv12_BD1) else "0";
    i_2_fu_5281_p2 <= std_logic_vector(unsigned(i_reg_5241) + unsigned(ap_const_lv4_1));
    indvar_flatten_next7_fu_5293_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_5252) + unsigned(ap_const_lv12_1));
    indvar_flatten_next_fu_5269_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_5230) + unsigned(ap_const_lv12_1));

    -- matrix_e1x1_stream_o_0_V_read assign process. --
    matrix_e1x1_stream_o_0_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_0_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_10_V_read assign process. --
    matrix_e1x1_stream_o_10_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_10_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_11_V_read assign process. --
    matrix_e1x1_stream_o_11_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_11_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_12_V_read assign process. --
    matrix_e1x1_stream_o_12_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_12_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_13_V_read assign process. --
    matrix_e1x1_stream_o_13_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_13_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_14_V_read assign process. --
    matrix_e1x1_stream_o_14_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_14_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_15_V_read assign process. --
    matrix_e1x1_stream_o_15_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_15_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_16_V_read assign process. --
    matrix_e1x1_stream_o_16_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_16_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_16_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_17_V_read assign process. --
    matrix_e1x1_stream_o_17_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_17_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_17_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_18_V_read assign process. --
    matrix_e1x1_stream_o_18_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_18_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_18_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_19_V_read assign process. --
    matrix_e1x1_stream_o_19_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_19_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_19_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_1_V_read assign process. --
    matrix_e1x1_stream_o_1_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_1_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_20_V_read assign process. --
    matrix_e1x1_stream_o_20_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_20_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_20_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_21_V_read assign process. --
    matrix_e1x1_stream_o_21_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_21_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_21_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_22_V_read assign process. --
    matrix_e1x1_stream_o_22_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_22_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_22_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_23_V_read assign process. --
    matrix_e1x1_stream_o_23_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_23_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_23_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_24_V_read assign process. --
    matrix_e1x1_stream_o_24_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_24_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_24_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_25_V_read assign process. --
    matrix_e1x1_stream_o_25_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_25_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_25_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_26_V_read assign process. --
    matrix_e1x1_stream_o_26_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_26_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_26_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_27_V_read assign process. --
    matrix_e1x1_stream_o_27_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_27_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_27_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_28_V_read assign process. --
    matrix_e1x1_stream_o_28_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_28_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_28_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_29_V_read assign process. --
    matrix_e1x1_stream_o_29_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_29_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_29_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_2_V_read assign process. --
    matrix_e1x1_stream_o_2_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_2_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_30_V_read assign process. --
    matrix_e1x1_stream_o_30_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_30_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_30_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_31_V_read assign process. --
    matrix_e1x1_stream_o_31_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_31_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_31_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_32_V_read assign process. --
    matrix_e1x1_stream_o_32_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_32_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_32_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_33_V_read assign process. --
    matrix_e1x1_stream_o_33_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_33_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_33_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_34_V_read assign process. --
    matrix_e1x1_stream_o_34_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_34_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_34_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_35_V_read assign process. --
    matrix_e1x1_stream_o_35_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_35_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_35_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_36_V_read assign process. --
    matrix_e1x1_stream_o_36_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_36_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_36_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_37_V_read assign process. --
    matrix_e1x1_stream_o_37_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_37_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_37_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_38_V_read assign process. --
    matrix_e1x1_stream_o_38_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_38_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_38_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_39_V_read assign process. --
    matrix_e1x1_stream_o_39_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_39_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_39_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_3_V_read assign process. --
    matrix_e1x1_stream_o_3_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_3_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_40_V_read assign process. --
    matrix_e1x1_stream_o_40_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_40_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_40_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_41_V_read assign process. --
    matrix_e1x1_stream_o_41_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_41_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_41_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_42_V_read assign process. --
    matrix_e1x1_stream_o_42_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_42_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_42_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_43_V_read assign process. --
    matrix_e1x1_stream_o_43_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_43_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_43_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_44_V_read assign process. --
    matrix_e1x1_stream_o_44_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_44_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_44_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_45_V_read assign process. --
    matrix_e1x1_stream_o_45_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_45_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_45_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_46_V_read assign process. --
    matrix_e1x1_stream_o_46_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_46_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_46_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_47_V_read assign process. --
    matrix_e1x1_stream_o_47_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_47_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_47_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_48_V_read assign process. --
    matrix_e1x1_stream_o_48_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_48_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_48_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_49_V_read assign process. --
    matrix_e1x1_stream_o_49_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_49_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_49_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_4_V_read assign process. --
    matrix_e1x1_stream_o_4_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_4_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_50_V_read assign process. --
    matrix_e1x1_stream_o_50_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_50_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_50_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_51_V_read assign process. --
    matrix_e1x1_stream_o_51_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_51_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_51_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_52_V_read assign process. --
    matrix_e1x1_stream_o_52_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_52_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_52_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_53_V_read assign process. --
    matrix_e1x1_stream_o_53_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_53_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_53_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_54_V_read assign process. --
    matrix_e1x1_stream_o_54_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_54_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_54_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_55_V_read assign process. --
    matrix_e1x1_stream_o_55_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_55_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_55_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_56_V_read assign process. --
    matrix_e1x1_stream_o_56_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_56_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_56_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_57_V_read assign process. --
    matrix_e1x1_stream_o_57_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_57_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_57_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_58_V_read assign process. --
    matrix_e1x1_stream_o_58_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_58_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_58_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_59_V_read assign process. --
    matrix_e1x1_stream_o_59_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_59_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_59_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_5_V_read assign process. --
    matrix_e1x1_stream_o_5_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_5_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_60_V_read assign process. --
    matrix_e1x1_stream_o_60_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_60_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_60_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_61_V_read assign process. --
    matrix_e1x1_stream_o_61_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_61_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_61_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_62_V_read assign process. --
    matrix_e1x1_stream_o_62_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_62_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_62_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_63_V_read assign process. --
    matrix_e1x1_stream_o_63_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_63_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_63_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_6_V_read assign process. --
    matrix_e1x1_stream_o_6_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_6_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_7_V_read assign process. --
    matrix_e1x1_stream_o_7_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_7_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_8_V_read assign process. --
    matrix_e1x1_stream_o_8_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_8_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_stream_o_9_V_read assign process. --
    matrix_e1x1_stream_o_9_V_read_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_e1x1_stream_o_9_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_stream_o_9_V_read <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e3x3_stream_o_V_addr_100_gep_fu_5006_p3 <= ap_const_lv64_64(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_101_gep_fu_5014_p3 <= ap_const_lv64_65(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_102_gep_fu_5022_p3 <= ap_const_lv64_66(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_103_gep_fu_5030_p3 <= ap_const_lv64_67(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_104_gep_fu_5038_p3 <= ap_const_lv64_68(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_105_gep_fu_5046_p3 <= ap_const_lv64_69(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_106_gep_fu_5054_p3 <= ap_const_lv64_6A(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_107_gep_fu_5062_p3 <= ap_const_lv64_6B(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_108_gep_fu_5070_p3 <= ap_const_lv64_6C(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_109_gep_fu_5078_p3 <= ap_const_lv64_6D(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_110_gep_fu_5086_p3 <= ap_const_lv64_6E(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_111_gep_fu_5094_p3 <= ap_const_lv64_6F(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_112_gep_fu_5102_p3 <= ap_const_lv64_70(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_113_gep_fu_5110_p3 <= ap_const_lv64_71(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_114_gep_fu_5118_p3 <= ap_const_lv64_72(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_115_gep_fu_5126_p3 <= ap_const_lv64_73(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_116_gep_fu_5134_p3 <= ap_const_lv64_74(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_117_gep_fu_5142_p3 <= ap_const_lv64_75(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_118_gep_fu_5150_p3 <= ap_const_lv64_76(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_119_gep_fu_5158_p3 <= ap_const_lv64_77(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_120_gep_fu_5166_p3 <= ap_const_lv64_78(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_121_gep_fu_5174_p3 <= ap_const_lv64_79(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_122_gep_fu_5182_p3 <= ap_const_lv64_7A(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_123_gep_fu_5190_p3 <= ap_const_lv64_7B(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_124_gep_fu_5198_p3 <= ap_const_lv64_7C(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_125_gep_fu_5206_p3 <= ap_const_lv64_7D(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_126_gep_fu_5214_p3 <= ap_const_lv64_7E(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_127_gep_fu_5222_p3 <= ap_const_lv64_7F(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_64_gep_fu_4718_p3 <= ap_const_lv64_40(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_65_gep_fu_4726_p3 <= ap_const_lv64_41(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_66_gep_fu_4734_p3 <= ap_const_lv64_42(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_67_gep_fu_4742_p3 <= ap_const_lv64_43(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_68_gep_fu_4750_p3 <= ap_const_lv64_44(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_69_gep_fu_4758_p3 <= ap_const_lv64_45(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_70_gep_fu_4766_p3 <= ap_const_lv64_46(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_71_gep_fu_4774_p3 <= ap_const_lv64_47(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_72_gep_fu_4782_p3 <= ap_const_lv64_48(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_73_gep_fu_4790_p3 <= ap_const_lv64_49(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_74_gep_fu_4798_p3 <= ap_const_lv64_4A(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_75_gep_fu_4806_p3 <= ap_const_lv64_4B(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_76_gep_fu_4814_p3 <= ap_const_lv64_4C(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_77_gep_fu_4822_p3 <= ap_const_lv64_4D(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_78_gep_fu_4830_p3 <= ap_const_lv64_4E(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_79_gep_fu_4838_p3 <= ap_const_lv64_4F(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_80_gep_fu_4846_p3 <= ap_const_lv64_50(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_81_gep_fu_4854_p3 <= ap_const_lv64_51(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_82_gep_fu_4862_p3 <= ap_const_lv64_52(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_83_gep_fu_4870_p3 <= ap_const_lv64_53(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_84_gep_fu_4878_p3 <= ap_const_lv64_54(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_85_gep_fu_4886_p3 <= ap_const_lv64_55(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_86_gep_fu_4894_p3 <= ap_const_lv64_56(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_87_gep_fu_4902_p3 <= ap_const_lv64_57(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_88_gep_fu_4910_p3 <= ap_const_lv64_58(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_89_gep_fu_4918_p3 <= ap_const_lv64_59(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_90_gep_fu_4926_p3 <= ap_const_lv64_5A(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_91_gep_fu_4934_p3 <= ap_const_lv64_5B(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_92_gep_fu_4942_p3 <= ap_const_lv64_5C(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_93_gep_fu_4950_p3 <= ap_const_lv64_5D(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_94_gep_fu_4958_p3 <= ap_const_lv64_5E(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_95_gep_fu_4966_p3 <= ap_const_lv64_5F(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_96_gep_fu_4974_p3 <= ap_const_lv64_60(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_97_gep_fu_4982_p3 <= ap_const_lv64_61(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_98_gep_fu_4990_p3 <= ap_const_lv64_62(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_addr_99_gep_fu_4998_p3 <= ap_const_lv64_63(6 - 1 downto 0);
    matrix_e3x3_stream_o_V_address0 <= ap_const_lv6_0;
    matrix_e3x3_stream_o_V_address1 <= ap_const_lv6_0;
    matrix_e3x3_stream_o_V_ce0 <= ap_const_logic_0;
    matrix_e3x3_stream_o_V_ce1 <= ap_const_logic_0;
    matrix_e3x3_stream_o_V_d0 <= ap_const_lv16_0;
    matrix_e3x3_stream_o_V_d1 <= ap_const_lv16_0;
    matrix_e3x3_stream_o_V_we0 <= ap_const_logic_0;
    matrix_e3x3_stream_o_V_we1 <= ap_const_logic_0;
    matrix_o_0_V_din <= matrix_e1x1_stream_o_0_V_dout;

    -- matrix_o_0_V_write assign process. --
    matrix_o_0_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_0_V_write <= ap_const_logic_1;
        else 
            matrix_o_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_100_V_din <= tmp_348_reg_6145;

    -- matrix_o_100_V_write assign process. --
    matrix_o_100_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_100_V_write <= ap_const_logic_1;
        else 
            matrix_o_100_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_101_V_din <= tmp_349_reg_6150;

    -- matrix_o_101_V_write assign process. --
    matrix_o_101_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_101_V_write <= ap_const_logic_1;
        else 
            matrix_o_101_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_102_V_din <= tmp_350_reg_6155;

    -- matrix_o_102_V_write assign process. --
    matrix_o_102_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_102_V_write <= ap_const_logic_1;
        else 
            matrix_o_102_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_103_V_din <= tmp_351_reg_6160;

    -- matrix_o_103_V_write assign process. --
    matrix_o_103_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_103_V_write <= ap_const_logic_1;
        else 
            matrix_o_103_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_104_V_din <= tmp_352_reg_6165;

    -- matrix_o_104_V_write assign process. --
    matrix_o_104_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_104_V_write <= ap_const_logic_1;
        else 
            matrix_o_104_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_105_V_din <= tmp_353_reg_6170;

    -- matrix_o_105_V_write assign process. --
    matrix_o_105_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_105_V_write <= ap_const_logic_1;
        else 
            matrix_o_105_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_106_V_din <= tmp_354_reg_6175;

    -- matrix_o_106_V_write assign process. --
    matrix_o_106_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_106_V_write <= ap_const_logic_1;
        else 
            matrix_o_106_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_107_V_din <= tmp_355_reg_6180;

    -- matrix_o_107_V_write assign process. --
    matrix_o_107_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_107_V_write <= ap_const_logic_1;
        else 
            matrix_o_107_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_108_V_din <= tmp_356_reg_6185;

    -- matrix_o_108_V_write assign process. --
    matrix_o_108_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_108_V_write <= ap_const_logic_1;
        else 
            matrix_o_108_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_109_V_din <= tmp_357_reg_6190;

    -- matrix_o_109_V_write assign process. --
    matrix_o_109_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_109_V_write <= ap_const_logic_1;
        else 
            matrix_o_109_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_10_V_din <= matrix_e1x1_stream_o_10_V_dout;

    -- matrix_o_10_V_write assign process. --
    matrix_o_10_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_10_V_write <= ap_const_logic_1;
        else 
            matrix_o_10_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_110_V_din <= tmp_358_reg_6195;

    -- matrix_o_110_V_write assign process. --
    matrix_o_110_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_110_V_write <= ap_const_logic_1;
        else 
            matrix_o_110_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_111_V_din <= tmp_359_reg_6200;

    -- matrix_o_111_V_write assign process. --
    matrix_o_111_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_111_V_write <= ap_const_logic_1;
        else 
            matrix_o_111_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_112_V_din <= tmp_360_reg_6205;

    -- matrix_o_112_V_write assign process. --
    matrix_o_112_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_112_V_write <= ap_const_logic_1;
        else 
            matrix_o_112_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_113_V_din <= tmp_361_reg_6210;

    -- matrix_o_113_V_write assign process. --
    matrix_o_113_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_113_V_write <= ap_const_logic_1;
        else 
            matrix_o_113_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_114_V_din <= tmp_362_reg_6215;

    -- matrix_o_114_V_write assign process. --
    matrix_o_114_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_114_V_write <= ap_const_logic_1;
        else 
            matrix_o_114_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_115_V_din <= tmp_363_reg_6220;

    -- matrix_o_115_V_write assign process. --
    matrix_o_115_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_115_V_write <= ap_const_logic_1;
        else 
            matrix_o_115_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_116_V_din <= tmp_364_reg_6225;

    -- matrix_o_116_V_write assign process. --
    matrix_o_116_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_116_V_write <= ap_const_logic_1;
        else 
            matrix_o_116_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_117_V_din <= tmp_365_reg_6230;

    -- matrix_o_117_V_write assign process. --
    matrix_o_117_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_117_V_write <= ap_const_logic_1;
        else 
            matrix_o_117_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_118_V_din <= tmp_366_reg_6235;

    -- matrix_o_118_V_write assign process. --
    matrix_o_118_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_118_V_write <= ap_const_logic_1;
        else 
            matrix_o_118_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_119_V_din <= tmp_367_reg_6240;

    -- matrix_o_119_V_write assign process. --
    matrix_o_119_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_119_V_write <= ap_const_logic_1;
        else 
            matrix_o_119_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_11_V_din <= matrix_e1x1_stream_o_11_V_dout;

    -- matrix_o_11_V_write assign process. --
    matrix_o_11_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_11_V_write <= ap_const_logic_1;
        else 
            matrix_o_11_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_120_V_din <= tmp_368_reg_6245;

    -- matrix_o_120_V_write assign process. --
    matrix_o_120_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_120_V_write <= ap_const_logic_1;
        else 
            matrix_o_120_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_121_V_din <= tmp_369_reg_6250;

    -- matrix_o_121_V_write assign process. --
    matrix_o_121_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_121_V_write <= ap_const_logic_1;
        else 
            matrix_o_121_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_122_V_din <= tmp_370_reg_6255;

    -- matrix_o_122_V_write assign process. --
    matrix_o_122_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_122_V_write <= ap_const_logic_1;
        else 
            matrix_o_122_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_123_V_din <= tmp_371_reg_6260;

    -- matrix_o_123_V_write assign process. --
    matrix_o_123_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_123_V_write <= ap_const_logic_1;
        else 
            matrix_o_123_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_124_V_din <= tmp_372_reg_6265;

    -- matrix_o_124_V_write assign process. --
    matrix_o_124_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_124_V_write <= ap_const_logic_1;
        else 
            matrix_o_124_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_125_V_din <= tmp_373_reg_6270;

    -- matrix_o_125_V_write assign process. --
    matrix_o_125_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_125_V_write <= ap_const_logic_1;
        else 
            matrix_o_125_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_126_V_din <= tmp_374_reg_6275;

    -- matrix_o_126_V_write assign process. --
    matrix_o_126_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_126_V_write <= ap_const_logic_1;
        else 
            matrix_o_126_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_127_V_din <= tmp_375_reg_6280;

    -- matrix_o_127_V_write assign process. --
    matrix_o_127_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_127_V_write <= ap_const_logic_1;
        else 
            matrix_o_127_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_12_V_din <= matrix_e1x1_stream_o_12_V_dout;

    -- matrix_o_12_V_write assign process. --
    matrix_o_12_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_12_V_write <= ap_const_logic_1;
        else 
            matrix_o_12_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_13_V_din <= matrix_e1x1_stream_o_13_V_dout;

    -- matrix_o_13_V_write assign process. --
    matrix_o_13_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_13_V_write <= ap_const_logic_1;
        else 
            matrix_o_13_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_14_V_din <= matrix_e1x1_stream_o_14_V_dout;

    -- matrix_o_14_V_write assign process. --
    matrix_o_14_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_14_V_write <= ap_const_logic_1;
        else 
            matrix_o_14_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_15_V_din <= matrix_e1x1_stream_o_15_V_dout;

    -- matrix_o_15_V_write assign process. --
    matrix_o_15_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_15_V_write <= ap_const_logic_1;
        else 
            matrix_o_15_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_16_V_din <= matrix_e1x1_stream_o_16_V_dout;

    -- matrix_o_16_V_write assign process. --
    matrix_o_16_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_16_V_write <= ap_const_logic_1;
        else 
            matrix_o_16_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_17_V_din <= matrix_e1x1_stream_o_17_V_dout;

    -- matrix_o_17_V_write assign process. --
    matrix_o_17_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_17_V_write <= ap_const_logic_1;
        else 
            matrix_o_17_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_18_V_din <= matrix_e1x1_stream_o_18_V_dout;

    -- matrix_o_18_V_write assign process. --
    matrix_o_18_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_18_V_write <= ap_const_logic_1;
        else 
            matrix_o_18_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_19_V_din <= matrix_e1x1_stream_o_19_V_dout;

    -- matrix_o_19_V_write assign process. --
    matrix_o_19_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_19_V_write <= ap_const_logic_1;
        else 
            matrix_o_19_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_1_V_din <= matrix_e1x1_stream_o_1_V_dout;

    -- matrix_o_1_V_write assign process. --
    matrix_o_1_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_1_V_write <= ap_const_logic_1;
        else 
            matrix_o_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_20_V_din <= matrix_e1x1_stream_o_20_V_dout;

    -- matrix_o_20_V_write assign process. --
    matrix_o_20_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_20_V_write <= ap_const_logic_1;
        else 
            matrix_o_20_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_21_V_din <= matrix_e1x1_stream_o_21_V_dout;

    -- matrix_o_21_V_write assign process. --
    matrix_o_21_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_21_V_write <= ap_const_logic_1;
        else 
            matrix_o_21_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_22_V_din <= matrix_e1x1_stream_o_22_V_dout;

    -- matrix_o_22_V_write assign process. --
    matrix_o_22_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_22_V_write <= ap_const_logic_1;
        else 
            matrix_o_22_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_23_V_din <= matrix_e1x1_stream_o_23_V_dout;

    -- matrix_o_23_V_write assign process. --
    matrix_o_23_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_23_V_write <= ap_const_logic_1;
        else 
            matrix_o_23_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_24_V_din <= matrix_e1x1_stream_o_24_V_dout;

    -- matrix_o_24_V_write assign process. --
    matrix_o_24_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_24_V_write <= ap_const_logic_1;
        else 
            matrix_o_24_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_25_V_din <= matrix_e1x1_stream_o_25_V_dout;

    -- matrix_o_25_V_write assign process. --
    matrix_o_25_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_25_V_write <= ap_const_logic_1;
        else 
            matrix_o_25_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_26_V_din <= matrix_e1x1_stream_o_26_V_dout;

    -- matrix_o_26_V_write assign process. --
    matrix_o_26_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_26_V_write <= ap_const_logic_1;
        else 
            matrix_o_26_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_27_V_din <= matrix_e1x1_stream_o_27_V_dout;

    -- matrix_o_27_V_write assign process. --
    matrix_o_27_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_27_V_write <= ap_const_logic_1;
        else 
            matrix_o_27_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_28_V_din <= matrix_e1x1_stream_o_28_V_dout;

    -- matrix_o_28_V_write assign process. --
    matrix_o_28_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_28_V_write <= ap_const_logic_1;
        else 
            matrix_o_28_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_29_V_din <= matrix_e1x1_stream_o_29_V_dout;

    -- matrix_o_29_V_write assign process. --
    matrix_o_29_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_29_V_write <= ap_const_logic_1;
        else 
            matrix_o_29_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_2_V_din <= matrix_e1x1_stream_o_2_V_dout;

    -- matrix_o_2_V_write assign process. --
    matrix_o_2_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_2_V_write <= ap_const_logic_1;
        else 
            matrix_o_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_30_V_din <= matrix_e1x1_stream_o_30_V_dout;

    -- matrix_o_30_V_write assign process. --
    matrix_o_30_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_30_V_write <= ap_const_logic_1;
        else 
            matrix_o_30_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_31_V_din <= matrix_e1x1_stream_o_31_V_dout;

    -- matrix_o_31_V_write assign process. --
    matrix_o_31_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_31_V_write <= ap_const_logic_1;
        else 
            matrix_o_31_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_32_V_din <= matrix_e1x1_stream_o_32_V_dout;

    -- matrix_o_32_V_write assign process. --
    matrix_o_32_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_32_V_write <= ap_const_logic_1;
        else 
            matrix_o_32_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_33_V_din <= matrix_e1x1_stream_o_33_V_dout;

    -- matrix_o_33_V_write assign process. --
    matrix_o_33_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_33_V_write <= ap_const_logic_1;
        else 
            matrix_o_33_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_34_V_din <= matrix_e1x1_stream_o_34_V_dout;

    -- matrix_o_34_V_write assign process. --
    matrix_o_34_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_34_V_write <= ap_const_logic_1;
        else 
            matrix_o_34_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_35_V_din <= matrix_e1x1_stream_o_35_V_dout;

    -- matrix_o_35_V_write assign process. --
    matrix_o_35_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_35_V_write <= ap_const_logic_1;
        else 
            matrix_o_35_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_36_V_din <= matrix_e1x1_stream_o_36_V_dout;

    -- matrix_o_36_V_write assign process. --
    matrix_o_36_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_36_V_write <= ap_const_logic_1;
        else 
            matrix_o_36_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_37_V_din <= matrix_e1x1_stream_o_37_V_dout;

    -- matrix_o_37_V_write assign process. --
    matrix_o_37_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_37_V_write <= ap_const_logic_1;
        else 
            matrix_o_37_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_38_V_din <= matrix_e1x1_stream_o_38_V_dout;

    -- matrix_o_38_V_write assign process. --
    matrix_o_38_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_38_V_write <= ap_const_logic_1;
        else 
            matrix_o_38_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_39_V_din <= matrix_e1x1_stream_o_39_V_dout;

    -- matrix_o_39_V_write assign process. --
    matrix_o_39_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_39_V_write <= ap_const_logic_1;
        else 
            matrix_o_39_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_3_V_din <= matrix_e1x1_stream_o_3_V_dout;

    -- matrix_o_3_V_write assign process. --
    matrix_o_3_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_3_V_write <= ap_const_logic_1;
        else 
            matrix_o_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_40_V_din <= matrix_e1x1_stream_o_40_V_dout;

    -- matrix_o_40_V_write assign process. --
    matrix_o_40_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_40_V_write <= ap_const_logic_1;
        else 
            matrix_o_40_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_41_V_din <= matrix_e1x1_stream_o_41_V_dout;

    -- matrix_o_41_V_write assign process. --
    matrix_o_41_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_41_V_write <= ap_const_logic_1;
        else 
            matrix_o_41_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_42_V_din <= matrix_e1x1_stream_o_42_V_dout;

    -- matrix_o_42_V_write assign process. --
    matrix_o_42_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_42_V_write <= ap_const_logic_1;
        else 
            matrix_o_42_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_43_V_din <= matrix_e1x1_stream_o_43_V_dout;

    -- matrix_o_43_V_write assign process. --
    matrix_o_43_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_43_V_write <= ap_const_logic_1;
        else 
            matrix_o_43_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_44_V_din <= matrix_e1x1_stream_o_44_V_dout;

    -- matrix_o_44_V_write assign process. --
    matrix_o_44_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_44_V_write <= ap_const_logic_1;
        else 
            matrix_o_44_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_45_V_din <= matrix_e1x1_stream_o_45_V_dout;

    -- matrix_o_45_V_write assign process. --
    matrix_o_45_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_45_V_write <= ap_const_logic_1;
        else 
            matrix_o_45_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_46_V_din <= matrix_e1x1_stream_o_46_V_dout;

    -- matrix_o_46_V_write assign process. --
    matrix_o_46_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_46_V_write <= ap_const_logic_1;
        else 
            matrix_o_46_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_47_V_din <= matrix_e1x1_stream_o_47_V_dout;

    -- matrix_o_47_V_write assign process. --
    matrix_o_47_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_47_V_write <= ap_const_logic_1;
        else 
            matrix_o_47_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_48_V_din <= matrix_e1x1_stream_o_48_V_dout;

    -- matrix_o_48_V_write assign process. --
    matrix_o_48_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_48_V_write <= ap_const_logic_1;
        else 
            matrix_o_48_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_49_V_din <= matrix_e1x1_stream_o_49_V_dout;

    -- matrix_o_49_V_write assign process. --
    matrix_o_49_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_49_V_write <= ap_const_logic_1;
        else 
            matrix_o_49_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_4_V_din <= matrix_e1x1_stream_o_4_V_dout;

    -- matrix_o_4_V_write assign process. --
    matrix_o_4_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_4_V_write <= ap_const_logic_1;
        else 
            matrix_o_4_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_50_V_din <= matrix_e1x1_stream_o_50_V_dout;

    -- matrix_o_50_V_write assign process. --
    matrix_o_50_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_50_V_write <= ap_const_logic_1;
        else 
            matrix_o_50_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_51_V_din <= matrix_e1x1_stream_o_51_V_dout;

    -- matrix_o_51_V_write assign process. --
    matrix_o_51_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_51_V_write <= ap_const_logic_1;
        else 
            matrix_o_51_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_52_V_din <= matrix_e1x1_stream_o_52_V_dout;

    -- matrix_o_52_V_write assign process. --
    matrix_o_52_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_52_V_write <= ap_const_logic_1;
        else 
            matrix_o_52_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_53_V_din <= matrix_e1x1_stream_o_53_V_dout;

    -- matrix_o_53_V_write assign process. --
    matrix_o_53_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_53_V_write <= ap_const_logic_1;
        else 
            matrix_o_53_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_54_V_din <= matrix_e1x1_stream_o_54_V_dout;

    -- matrix_o_54_V_write assign process. --
    matrix_o_54_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_54_V_write <= ap_const_logic_1;
        else 
            matrix_o_54_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_55_V_din <= matrix_e1x1_stream_o_55_V_dout;

    -- matrix_o_55_V_write assign process. --
    matrix_o_55_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_55_V_write <= ap_const_logic_1;
        else 
            matrix_o_55_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_56_V_din <= matrix_e1x1_stream_o_56_V_dout;

    -- matrix_o_56_V_write assign process. --
    matrix_o_56_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_56_V_write <= ap_const_logic_1;
        else 
            matrix_o_56_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_57_V_din <= matrix_e1x1_stream_o_57_V_dout;

    -- matrix_o_57_V_write assign process. --
    matrix_o_57_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_57_V_write <= ap_const_logic_1;
        else 
            matrix_o_57_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_58_V_din <= matrix_e1x1_stream_o_58_V_dout;

    -- matrix_o_58_V_write assign process. --
    matrix_o_58_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_58_V_write <= ap_const_logic_1;
        else 
            matrix_o_58_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_59_V_din <= matrix_e1x1_stream_o_59_V_dout;

    -- matrix_o_59_V_write assign process. --
    matrix_o_59_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_59_V_write <= ap_const_logic_1;
        else 
            matrix_o_59_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_5_V_din <= matrix_e1x1_stream_o_5_V_dout;

    -- matrix_o_5_V_write assign process. --
    matrix_o_5_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_5_V_write <= ap_const_logic_1;
        else 
            matrix_o_5_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_60_V_din <= matrix_e1x1_stream_o_60_V_dout;

    -- matrix_o_60_V_write assign process. --
    matrix_o_60_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_60_V_write <= ap_const_logic_1;
        else 
            matrix_o_60_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_61_V_din <= matrix_e1x1_stream_o_61_V_dout;

    -- matrix_o_61_V_write assign process. --
    matrix_o_61_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_61_V_write <= ap_const_logic_1;
        else 
            matrix_o_61_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_62_V_din <= matrix_e1x1_stream_o_62_V_dout;

    -- matrix_o_62_V_write assign process. --
    matrix_o_62_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_62_V_write <= ap_const_logic_1;
        else 
            matrix_o_62_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_63_V_din <= matrix_e1x1_stream_o_63_V_dout;

    -- matrix_o_63_V_write assign process. --
    matrix_o_63_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_63_V_write <= ap_const_logic_1;
        else 
            matrix_o_63_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_64_V_din <= tmp_312_reg_5965;

    -- matrix_o_64_V_write assign process. --
    matrix_o_64_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_64_V_write <= ap_const_logic_1;
        else 
            matrix_o_64_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_65_V_din <= tmp_313_reg_5970;

    -- matrix_o_65_V_write assign process. --
    matrix_o_65_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_65_V_write <= ap_const_logic_1;
        else 
            matrix_o_65_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_66_V_din <= tmp_314_reg_5975;

    -- matrix_o_66_V_write assign process. --
    matrix_o_66_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_66_V_write <= ap_const_logic_1;
        else 
            matrix_o_66_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_67_V_din <= tmp_315_reg_5980;

    -- matrix_o_67_V_write assign process. --
    matrix_o_67_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_67_V_write <= ap_const_logic_1;
        else 
            matrix_o_67_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_68_V_din <= tmp_316_reg_5985;

    -- matrix_o_68_V_write assign process. --
    matrix_o_68_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_68_V_write <= ap_const_logic_1;
        else 
            matrix_o_68_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_69_V_din <= tmp_317_reg_5990;

    -- matrix_o_69_V_write assign process. --
    matrix_o_69_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_69_V_write <= ap_const_logic_1;
        else 
            matrix_o_69_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_6_V_din <= matrix_e1x1_stream_o_6_V_dout;

    -- matrix_o_6_V_write assign process. --
    matrix_o_6_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_6_V_write <= ap_const_logic_1;
        else 
            matrix_o_6_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_70_V_din <= tmp_318_reg_5995;

    -- matrix_o_70_V_write assign process. --
    matrix_o_70_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_70_V_write <= ap_const_logic_1;
        else 
            matrix_o_70_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_71_V_din <= tmp_319_reg_6000;

    -- matrix_o_71_V_write assign process. --
    matrix_o_71_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_71_V_write <= ap_const_logic_1;
        else 
            matrix_o_71_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_72_V_din <= tmp_320_reg_6005;

    -- matrix_o_72_V_write assign process. --
    matrix_o_72_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_72_V_write <= ap_const_logic_1;
        else 
            matrix_o_72_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_73_V_din <= tmp_321_reg_6010;

    -- matrix_o_73_V_write assign process. --
    matrix_o_73_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_73_V_write <= ap_const_logic_1;
        else 
            matrix_o_73_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_74_V_din <= tmp_322_reg_6015;

    -- matrix_o_74_V_write assign process. --
    matrix_o_74_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_74_V_write <= ap_const_logic_1;
        else 
            matrix_o_74_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_75_V_din <= tmp_323_reg_6020;

    -- matrix_o_75_V_write assign process. --
    matrix_o_75_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_75_V_write <= ap_const_logic_1;
        else 
            matrix_o_75_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_76_V_din <= tmp_324_reg_6025;

    -- matrix_o_76_V_write assign process. --
    matrix_o_76_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_76_V_write <= ap_const_logic_1;
        else 
            matrix_o_76_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_77_V_din <= tmp_325_reg_6030;

    -- matrix_o_77_V_write assign process. --
    matrix_o_77_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_77_V_write <= ap_const_logic_1;
        else 
            matrix_o_77_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_78_V_din <= tmp_326_reg_6035;

    -- matrix_o_78_V_write assign process. --
    matrix_o_78_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_78_V_write <= ap_const_logic_1;
        else 
            matrix_o_78_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_79_V_din <= tmp_327_reg_6040;

    -- matrix_o_79_V_write assign process. --
    matrix_o_79_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_79_V_write <= ap_const_logic_1;
        else 
            matrix_o_79_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_7_V_din <= matrix_e1x1_stream_o_7_V_dout;

    -- matrix_o_7_V_write assign process. --
    matrix_o_7_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_7_V_write <= ap_const_logic_1;
        else 
            matrix_o_7_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_80_V_din <= tmp_328_reg_6045;

    -- matrix_o_80_V_write assign process. --
    matrix_o_80_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_80_V_write <= ap_const_logic_1;
        else 
            matrix_o_80_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_81_V_din <= tmp_329_reg_6050;

    -- matrix_o_81_V_write assign process. --
    matrix_o_81_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_81_V_write <= ap_const_logic_1;
        else 
            matrix_o_81_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_82_V_din <= tmp_330_reg_6055;

    -- matrix_o_82_V_write assign process. --
    matrix_o_82_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_82_V_write <= ap_const_logic_1;
        else 
            matrix_o_82_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_83_V_din <= tmp_331_reg_6060;

    -- matrix_o_83_V_write assign process. --
    matrix_o_83_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_83_V_write <= ap_const_logic_1;
        else 
            matrix_o_83_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_84_V_din <= tmp_332_reg_6065;

    -- matrix_o_84_V_write assign process. --
    matrix_o_84_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_84_V_write <= ap_const_logic_1;
        else 
            matrix_o_84_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_85_V_din <= tmp_333_reg_6070;

    -- matrix_o_85_V_write assign process. --
    matrix_o_85_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_85_V_write <= ap_const_logic_1;
        else 
            matrix_o_85_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_86_V_din <= tmp_334_reg_6075;

    -- matrix_o_86_V_write assign process. --
    matrix_o_86_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_86_V_write <= ap_const_logic_1;
        else 
            matrix_o_86_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_87_V_din <= tmp_335_reg_6080;

    -- matrix_o_87_V_write assign process. --
    matrix_o_87_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_87_V_write <= ap_const_logic_1;
        else 
            matrix_o_87_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_88_V_din <= tmp_336_reg_6085;

    -- matrix_o_88_V_write assign process. --
    matrix_o_88_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_88_V_write <= ap_const_logic_1;
        else 
            matrix_o_88_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_89_V_din <= tmp_337_reg_6090;

    -- matrix_o_89_V_write assign process. --
    matrix_o_89_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_89_V_write <= ap_const_logic_1;
        else 
            matrix_o_89_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_8_V_din <= matrix_e1x1_stream_o_8_V_dout;

    -- matrix_o_8_V_write assign process. --
    matrix_o_8_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_8_V_write <= ap_const_logic_1;
        else 
            matrix_o_8_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_90_V_din <= tmp_338_reg_6095;

    -- matrix_o_90_V_write assign process. --
    matrix_o_90_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_90_V_write <= ap_const_logic_1;
        else 
            matrix_o_90_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_91_V_din <= tmp_339_reg_6100;

    -- matrix_o_91_V_write assign process. --
    matrix_o_91_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_91_V_write <= ap_const_logic_1;
        else 
            matrix_o_91_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_92_V_din <= tmp_340_reg_6105;

    -- matrix_o_92_V_write assign process. --
    matrix_o_92_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_92_V_write <= ap_const_logic_1;
        else 
            matrix_o_92_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_93_V_din <= tmp_341_reg_6110;

    -- matrix_o_93_V_write assign process. --
    matrix_o_93_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_93_V_write <= ap_const_logic_1;
        else 
            matrix_o_93_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_94_V_din <= tmp_342_reg_6115;

    -- matrix_o_94_V_write assign process. --
    matrix_o_94_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_94_V_write <= ap_const_logic_1;
        else 
            matrix_o_94_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_95_V_din <= tmp_343_reg_6120;

    -- matrix_o_95_V_write assign process. --
    matrix_o_95_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_95_V_write <= ap_const_logic_1;
        else 
            matrix_o_95_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_96_V_din <= tmp_344_reg_6125;

    -- matrix_o_96_V_write assign process. --
    matrix_o_96_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_96_V_write <= ap_const_logic_1;
        else 
            matrix_o_96_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_97_V_din <= tmp_345_reg_6130;

    -- matrix_o_97_V_write assign process. --
    matrix_o_97_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_97_V_write <= ap_const_logic_1;
        else 
            matrix_o_97_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_98_V_din <= tmp_346_reg_6135;

    -- matrix_o_98_V_write assign process. --
    matrix_o_98_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_98_V_write <= ap_const_logic_1;
        else 
            matrix_o_98_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_99_V_din <= tmp_347_reg_6140;

    -- matrix_o_99_V_write assign process. --
    matrix_o_99_V_write_assign_proc : process(exitcond_flatten8_reg_5956, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_sig_bdd_1706, ap_reg_ppiten_pp2_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_lv1_0 = exitcond_flatten8_reg_5956) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_sig_bdd_1706 and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then 
            matrix_o_99_V_write <= ap_const_logic_1;
        else 
            matrix_o_99_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_o_9_V_din <= matrix_e1x1_stream_o_9_V_dout;

    -- matrix_o_9_V_write assign process. --
    matrix_o_9_V_write_assign_proc : process(exitcond_flatten_reg_5299, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_1214, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_5299 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_1214 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            matrix_o_9_V_write <= ap_const_logic_1;
        else 
            matrix_o_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
