
8_muscle_gain_nn_normalization.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a88  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08003c88  08003c88  00013c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f70  08003f70  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08003f70  08003f70  00013f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f78  08003f78  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f78  08003f78  00013f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f7c  08003f7c  00013f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08003f80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000228  080041a4  00020228  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  080041a4  00020320  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083e7  00000000  00000000  00020252  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001505  00000000  00000000  00028639  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000688  00000000  00000000  00029b40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005d0  00000000  00000000  0002a1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000281c7  00000000  00000000  0002a798  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000647b  00000000  00000000  0005295f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fb300  00000000  00000000  00058dda  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001540da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002178  00000000  00000000  00154158  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000228 	.word	0x20000228
 800021c:	00000000 	.word	0x00000000
 8000220:	08003c70 	.word	0x08003c70

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000022c 	.word	0x2000022c
 800023c:	08003c70 	.word	0x08003c70

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <printmsg>:
double _y[NUM_OF_EXAMPLES]; // normalized

void SystemClock_Config(void);
void UART3_Init(void);

void printmsg(char *format, ...){
 80005f0:	b40f      	push	{r0, r1, r2, r3}
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b096      	sub	sp, #88	; 0x58
 80005f6:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005f8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005fc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 80005fe:	f107 0308 	add.w	r3, r7, #8
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000606:	4618      	mov	r0, r3
 8000608:	f001 ffd4 	bl	80025b4 <vsiprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe15 	bl	8000240 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	f107 0108 	add.w	r1, r7, #8
 800061e:	f04f 33ff 	mov.w	r3, #4294967295
 8000622:	4805      	ldr	r0, [pc, #20]	; (8000638 <printmsg+0x48>)
 8000624:	f000 fea4 	bl	8001370 <HAL_UART_Transmit>
	va_end(args);

}
 8000628:	bf00      	nop
 800062a:	3758      	adds	r7, #88	; 0x58
 800062c:	46bd      	mov	sp, r7
 800062e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000632:	b004      	add	sp, #16
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000250 	.word	0x20000250

0800063c <main>:

int main(void){
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b087      	sub	sp, #28
 8000640:	af00      	add	r7, sp, #0

	HAL_Init();
 8000642:	f000 fa22 	bl	8000a8a <HAL_Init>
	SystemClock_Config();
 8000646:	f000 f8cb 	bl	80007e0 <SystemClock_Config>
	UART3_Init();
 800064a:	f000 f8d1 	bl	80007f0 <UART3_Init>

	normalize_data(x1, _x1, NUM_OF_EXAMPLES);
 800064e:	2203      	movs	r2, #3
 8000650:	4955      	ldr	r1, [pc, #340]	; (80007a8 <main+0x16c>)
 8000652:	4856      	ldr	r0, [pc, #344]	; (80007ac <main+0x170>)
 8000654:	f000 f8f5 	bl	8000842 <normalize_data>
	normalize_data(x2, _x2, NUM_OF_EXAMPLES);
 8000658:	2203      	movs	r2, #3
 800065a:	4955      	ldr	r1, [pc, #340]	; (80007b0 <main+0x174>)
 800065c:	4855      	ldr	r0, [pc, #340]	; (80007b4 <main+0x178>)
 800065e:	f000 f8f0 	bl	8000842 <normalize_data>
	normalize_data(y, _y, NUM_OF_EXAMPLES);
 8000662:	2203      	movs	r2, #3
 8000664:	4954      	ldr	r1, [pc, #336]	; (80007b8 <main+0x17c>)
 8000666:	4855      	ldr	r0, [pc, #340]	; (80007bc <main+0x180>)
 8000668:	f000 f8eb 	bl	8000842 <normalize_data>

	printmsg("Raw x1 data: \n\r");
 800066c:	4854      	ldr	r0, [pc, #336]	; (80007c0 <main+0x184>)
 800066e:	f7ff ffbf 	bl	80005f0 <printmsg>
	for(int i = 0; i < NUM_OF_EXAMPLES; i++){
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	e00d      	b.n	8000694 <main+0x58>
		printmsg(" %f ", x1[i]);
 8000678:	4a4c      	ldr	r2, [pc, #304]	; (80007ac <main+0x170>)
 800067a:	697b      	ldr	r3, [r7, #20]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000684:	461a      	mov	r2, r3
 8000686:	4623      	mov	r3, r4
 8000688:	484e      	ldr	r0, [pc, #312]	; (80007c4 <main+0x188>)
 800068a:	f7ff ffb1 	bl	80005f0 <printmsg>
	for(int i = 0; i < NUM_OF_EXAMPLES; i++){
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	3301      	adds	r3, #1
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	2b02      	cmp	r3, #2
 8000698:	ddee      	ble.n	8000678 <main+0x3c>
	}
	printmsg("\n\r");
 800069a:	484b      	ldr	r0, [pc, #300]	; (80007c8 <main+0x18c>)
 800069c:	f7ff ffa8 	bl	80005f0 <printmsg>

	printmsg("Normalized x1 data: \n\r");
 80006a0:	484a      	ldr	r0, [pc, #296]	; (80007cc <main+0x190>)
 80006a2:	f7ff ffa5 	bl	80005f0 <printmsg>
	for(int i = 0;i < NUM_OF_EXAMPLES; i++){
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	e00d      	b.n	80006c8 <main+0x8c>
		printmsg(" %f ", _x1[i]);
 80006ac:	4a3e      	ldr	r2, [pc, #248]	; (80007a8 <main+0x16c>)
 80006ae:	693b      	ldr	r3, [r7, #16]
 80006b0:	00db      	lsls	r3, r3, #3
 80006b2:	4413      	add	r3, r2
 80006b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80006b8:	461a      	mov	r2, r3
 80006ba:	4623      	mov	r3, r4
 80006bc:	4841      	ldr	r0, [pc, #260]	; (80007c4 <main+0x188>)
 80006be:	f7ff ff97 	bl	80005f0 <printmsg>
	for(int i = 0;i < NUM_OF_EXAMPLES; i++){
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	3301      	adds	r3, #1
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	2b02      	cmp	r3, #2
 80006cc:	ddee      	ble.n	80006ac <main+0x70>
	}
	printmsg("\n\r");
 80006ce:	483e      	ldr	r0, [pc, #248]	; (80007c8 <main+0x18c>)
 80006d0:	f7ff ff8e 	bl	80005f0 <printmsg>

	printmsg("Raw x2 data: \n\r");
 80006d4:	483e      	ldr	r0, [pc, #248]	; (80007d0 <main+0x194>)
 80006d6:	f7ff ff8b 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 80006da:	2300      	movs	r3, #0
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	e00d      	b.n	80006fc <main+0xc0>
		printmsg(" %f ", x2[i]);
 80006e0:	4a34      	ldr	r2, [pc, #208]	; (80007b4 <main+0x178>)
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	00db      	lsls	r3, r3, #3
 80006e6:	4413      	add	r3, r2
 80006e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80006ec:	461a      	mov	r2, r3
 80006ee:	4623      	mov	r3, r4
 80006f0:	4834      	ldr	r0, [pc, #208]	; (80007c4 <main+0x188>)
 80006f2:	f7ff ff7d 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3301      	adds	r3, #1
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	2b02      	cmp	r3, #2
 8000700:	ddee      	ble.n	80006e0 <main+0xa4>
	}
	printmsg("\n\r");
 8000702:	4831      	ldr	r0, [pc, #196]	; (80007c8 <main+0x18c>)
 8000704:	f7ff ff74 	bl	80005f0 <printmsg>

	printmsg("Normalized x2 data: \n\r");
 8000708:	4832      	ldr	r0, [pc, #200]	; (80007d4 <main+0x198>)
 800070a:	f7ff ff71 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 800070e:	2300      	movs	r3, #0
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	e00d      	b.n	8000730 <main+0xf4>
		printmsg(" %f ", _x2[i]);
 8000714:	4a26      	ldr	r2, [pc, #152]	; (80007b0 <main+0x174>)
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	00db      	lsls	r3, r3, #3
 800071a:	4413      	add	r3, r2
 800071c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000720:	461a      	mov	r2, r3
 8000722:	4623      	mov	r3, r4
 8000724:	4827      	ldr	r0, [pc, #156]	; (80007c4 <main+0x188>)
 8000726:	f7ff ff63 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	3301      	adds	r3, #1
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	2b02      	cmp	r3, #2
 8000734:	ddee      	ble.n	8000714 <main+0xd8>
	}
	printmsg("\n\r");
 8000736:	4824      	ldr	r0, [pc, #144]	; (80007c8 <main+0x18c>)
 8000738:	f7ff ff5a 	bl	80005f0 <printmsg>

	printmsg("Raw y data: \n\r");
 800073c:	4826      	ldr	r0, [pc, #152]	; (80007d8 <main+0x19c>)
 800073e:	f7ff ff57 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	e00d      	b.n	8000764 <main+0x128>
		printmsg(" %f ", y[i]);
 8000748:	4a1c      	ldr	r2, [pc, #112]	; (80007bc <main+0x180>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	4413      	add	r3, r2
 8000750:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000754:	461a      	mov	r2, r3
 8000756:	4623      	mov	r3, r4
 8000758:	481a      	ldr	r0, [pc, #104]	; (80007c4 <main+0x188>)
 800075a:	f7ff ff49 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3301      	adds	r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b02      	cmp	r3, #2
 8000768:	ddee      	ble.n	8000748 <main+0x10c>
	}
	printmsg("\n\r");
 800076a:	4817      	ldr	r0, [pc, #92]	; (80007c8 <main+0x18c>)
 800076c:	f7ff ff40 	bl	80005f0 <printmsg>

	printmsg("Normalized y data: \n\r");
 8000770:	481a      	ldr	r0, [pc, #104]	; (80007dc <main+0x1a0>)
 8000772:	f7ff ff3d 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 8000776:	2300      	movs	r3, #0
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	e00d      	b.n	8000798 <main+0x15c>
		printmsg(" %f ", _y[i]);
 800077c:	4a0e      	ldr	r2, [pc, #56]	; (80007b8 <main+0x17c>)
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	00db      	lsls	r3, r3, #3
 8000782:	4413      	add	r3, r2
 8000784:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000788:	461a      	mov	r2, r3
 800078a:	4623      	mov	r3, r4
 800078c:	480d      	ldr	r0, [pc, #52]	; (80007c4 <main+0x188>)
 800078e:	f7ff ff2f 	bl	80005f0 <printmsg>
	for (int i = 0; i < NUM_OF_EXAMPLES; i++) {
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	3301      	adds	r3, #1
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	2b02      	cmp	r3, #2
 800079c:	ddee      	ble.n	800077c <main+0x140>
	}
	printmsg("\n\r");
 800079e:	480a      	ldr	r0, [pc, #40]	; (80007c8 <main+0x18c>)
 80007a0:	f7ff ff26 	bl	80005f0 <printmsg>

	while(1);
 80007a4:	e7fe      	b.n	80007a4 <main+0x168>
 80007a6:	bf00      	nop
 80007a8:	20000300 	.word	0x20000300
 80007ac:	20000000 	.word	0x20000000
 80007b0:	200002d0 	.word	0x200002d0
 80007b4:	20000018 	.word	0x20000018
 80007b8:	200002e8 	.word	0x200002e8
 80007bc:	20000030 	.word	0x20000030
 80007c0:	08003c88 	.word	0x08003c88
 80007c4:	08003c98 	.word	0x08003c98
 80007c8:	08003ca0 	.word	0x08003ca0
 80007cc:	08003ca4 	.word	0x08003ca4
 80007d0:	08003cbc 	.word	0x08003cbc
 80007d4:	08003ccc 	.word	0x08003ccc
 80007d8:	08003ce4 	.word	0x08003ce4
 80007dc:	08003cf4 	.word	0x08003cf4

080007e0 <SystemClock_Config>:

}

void SystemClock_Config(void){
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
	...

080007f0 <UART3_Init>:

void UART3_Init(void){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 80007f4:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <UART3_Init+0x44>)
 80007f6:	4a10      	ldr	r2, [pc, #64]	; (8000838 <UART3_Init+0x48>)
 80007f8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80007fa:	4b0e      	ldr	r3, [pc, #56]	; (8000834 <UART3_Init+0x44>)
 80007fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000800:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b0c      	ldr	r3, [pc, #48]	; (8000834 <UART3_Init+0x44>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <UART3_Init+0x44>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <UART3_Init+0x44>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000814:	4b07      	ldr	r3, [pc, #28]	; (8000834 <UART3_Init+0x44>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <UART3_Init+0x44>)
 800081c:	220c      	movs	r2, #12
 800081e:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart3) != HAL_OK){
 8000820:	4804      	ldr	r0, [pc, #16]	; (8000834 <UART3_Init+0x44>)
 8000822:	f000 fd57 	bl	80012d4 <HAL_UART_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <UART3_Init+0x40>
		Error_Handler();
 800082c:	f000 f806 	bl	800083c <Error_Handler>
	}

}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000250 	.word	0x20000250
 8000838:	40004800 	.word	0x40004800

0800083c <Error_Handler>:

void Error_Handler(void){
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  while(1);
 8000840:	e7fe      	b.n	8000840 <Error_Handler+0x4>

08000842 <normalize_data>:
		if(down_error >  up_error)
			weight = weight  + step_amount;
	}
}*/

void normalize_data(double *input_vector, double *output_vector, uint32_t len){
 8000842:	b490      	push	{r4, r7}
 8000844:	b088      	sub	sp, #32
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
	/*Find max*/
	double max = input_vector[0];
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000854:	e9c7 3406 	strd	r3, r4, [r7, #24]
	for(int i = 0; i < len; i++){
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	e017      	b.n	800088e <normalize_data+0x4c>
	  if(input_vector[i] >  max){
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	4413      	add	r3, r2
 8000866:	ed93 7b00 	vldr	d7, [r3]
 800086a:	ed97 6b06 	vldr	d6, [r7, #24]
 800086e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000876:	d507      	bpl.n	8000888 <normalize_data+0x46>
		  max = input_vector[i];
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	00db      	lsls	r3, r3, #3
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	4413      	add	r3, r2
 8000880:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000884:	e9c7 3406 	strd	r3, r4, [r7, #24]
	for(int i = 0; i < len; i++){
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3301      	adds	r3, #1
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	687a      	ldr	r2, [r7, #4]
 8000892:	429a      	cmp	r2, r3
 8000894:	d8e3      	bhi.n	800085e <normalize_data+0x1c>
		}
	}

	/*Divide each elem by max*/
	for(int i = 0; i < len; i++){
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	e012      	b.n	80008c2 <normalize_data+0x80>
		output_vector[i] = input_vector[i]/max;
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	00db      	lsls	r3, r3, #3
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	4413      	add	r3, r2
 80008a4:	ed93 5b00 	vldr	d5, [r3]
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	68ba      	ldr	r2, [r7, #8]
 80008ae:	4413      	add	r3, r2
 80008b0:	ed97 6b06 	vldr	d6, [r7, #24]
 80008b4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80008b8:	ed83 7b00 	vstr	d7, [r3]
	for(int i = 0; i < len; i++){
 80008bc:	693b      	ldr	r3, [r7, #16]
 80008be:	3301      	adds	r3, #1
 80008c0:	613b      	str	r3, [r7, #16]
 80008c2:	693b      	ldr	r3, [r7, #16]
 80008c4:	687a      	ldr	r2, [r7, #4]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d8e8      	bhi.n	800089c <normalize_data+0x5a>
	}

}
 80008ca:	bf00      	nop
 80008cc:	3720      	adds	r7, #32
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc90      	pop	{r4, r7}
 80008d2:	4770      	bx	lr

080008d4 <HAL_MspInit>:
 *      Author: Mateus Sousa
 */

#include "main.h"

void HAL_MspInit(void){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	//__HAL_RCC_PWR_CLK_ENABLE();
	//__HAL_RCC_SYSCFG_CLK_ENABLE();

	//1. Set up the priority grouping of the arm cortex mx processor
	// This line is not required because priority grouping will be 4 by default
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d8:	2003      	movs	r0, #3
 80008da:	f000 fa03 	bl	8000ce4 <HAL_NVIC_SetPriorityGrouping>
	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80008de:	4b0d      	ldr	r3, [pc, #52]	; (8000914 <HAL_MspInit+0x40>)
 80008e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e2:	4a0c      	ldr	r2, [pc, #48]	; (8000914 <HAL_MspInit+0x40>)
 80008e4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80008e8:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	f06f 000b 	mvn.w	r0, #11
 80008f2:	f000 fa02 	bl	8000cfa <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2100      	movs	r1, #0
 80008fa:	f06f 000a 	mvn.w	r0, #10
 80008fe:	f000 f9fc 	bl	8000cfa <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	f06f 0009 	mvn.w	r0, #9
 800090a:	f000 f9f6 	bl	8000cfa <HAL_NVIC_SetPriority>

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart){
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level inits. of the USART2 peripheral

	//1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	__HAL_RCC_USART3_CLK_ENABLE();
 8000920:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_UART_MspInit+0x74>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000924:	4a19      	ldr	r2, [pc, #100]	; (800098c <HAL_UART_MspInit+0x74>)
 8000926:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800092a:	6413      	str	r3, [r2, #64]	; 0x40
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_UART_MspInit+0x74>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000930:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_UART_MspInit+0x74>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	4a13      	ldr	r2, [pc, #76]	; (800098c <HAL_UART_MspInit+0x74>)
 800093e:	f043 0308 	orr.w	r3, r3, #8
 8000942:	6313      	str	r3, [r2, #48]	; 0x30
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_UART_MspInit+0x74>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000948:	f003 0308 	and.w	r3, r3, #8
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	68fb      	ldr	r3, [r7, #12]

	//2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_8|GPIO_PIN_9; //UART2_TX
 8000950:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000954:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 800095a:	2301      	movs	r3, #1
 800095c:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART3;
 8000962:	2307      	movs	r3, #7
 8000964:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOD, &gpio_uart);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	4808      	ldr	r0, [pc, #32]	; (8000990 <HAL_UART_MspInit+0x78>)
 800096e:	f000 f9fb 	bl	8000d68 <HAL_GPIO_Init>

	//3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000972:	2026      	movs	r0, #38	; 0x26
 8000974:	f000 f9dd 	bl	8000d32 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8000978:	2200      	movs	r2, #0
 800097a:	210f      	movs	r1, #15
 800097c:	2026      	movs	r0, #38	; 0x26
 800097e:	f000 f9bc 	bl	8000cfa <HAL_NVIC_SetPriority>

}
 8000982:	bf00      	nop
 8000984:	3728      	adds	r7, #40	; 0x28
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40023800 	.word	0x40023800
 8000990:	40020c00 	.word	0x40020c00

08000994 <SysTick_Handler>:
 */

#include "main.h"
#include "stm32f7xx_it.h"

void SysTick_Handler(void){
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000998:	f000 f8b4 	bl	8000b04 <HAL_IncTick>
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f001 f96c 	bl	8001cac <__errno>
 80009d4:	4602      	mov	r2, r0
 80009d6:	230c      	movs	r3, #12
 80009d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009da:	f04f 33ff 	mov.w	r3, #4294967295
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20080000 	.word	0x20080000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	20000244 	.word	0x20000244
 8000a08:	20000320 	.word	0x20000320

08000a0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <SystemInit+0x28>)
 8000a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a16:	4a07      	ldr	r2, [pc, #28]	; (8000a34 <SystemInit+0x28>)
 8000a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SystemInit+0x28>)
 8000a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a26:	609a      	str	r2, [r3, #8]
#endif
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a3e:	e003      	b.n	8000a48 <LoopCopyDataInit>

08000a40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a46:	3104      	adds	r1, #4

08000a48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a48:	480b      	ldr	r0, [pc, #44]	; (8000a78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a50:	d3f6      	bcc.n	8000a40 <CopyDataInit>
  ldr  r2, =_sbss
 8000a52:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a54:	e002      	b.n	8000a5c <LoopFillZerobss>

08000a56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a58:	f842 3b04 	str.w	r3, [r2], #4

08000a5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a60:	d3f9      	bcc.n	8000a56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a62:	f7ff ffd3 	bl	8000a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a66:	f001 f927 	bl	8001cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a6a:	f7ff fde7 	bl	800063c <main>
  bx  lr    
 8000a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a70:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000a74:	08003f80 	.word	0x08003f80
  ldr  r0, =_sdata
 8000a78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a7c:	20000224 	.word	0x20000224
  ldr  r2, =_sbss
 8000a80:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 8000a84:	20000320 	.word	0x20000320

08000a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC_IRQHandler>

08000a8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a8e:	2003      	movs	r0, #3
 8000a90:	f000 f928 	bl	8000ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 f805 	bl	8000aa4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000a9a:	f7ff ff1b 	bl	80008d4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000a9e:	2300      	movs	r3, #0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_InitTick+0x54>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <HAL_InitTick+0x58>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 f943 	bl	8000d4e <HAL_SYSTICK_Config>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00e      	b.n	8000af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b0f      	cmp	r3, #15
 8000ad6:	d80a      	bhi.n	8000aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	f000 f90b 	bl	8000cfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae4:	4a06      	ldr	r2, [pc, #24]	; (8000b00 <HAL_InitTick+0x5c>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e000      	b.n	8000af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000048 	.word	0x20000048
 8000afc:	20000050 	.word	0x20000050
 8000b00:	2000004c 	.word	0x2000004c

08000b04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_IncTick+0x20>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_IncTick+0x24>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4413      	add	r3, r2
 8000b14:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <HAL_IncTick+0x24>)
 8000b16:	6013      	str	r3, [r2, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000050 	.word	0x20000050
 8000b28:	20000318 	.word	0x20000318

08000b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <HAL_GetTick+0x14>)
 8000b32:	681b      	ldr	r3, [r3, #0]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000318 	.word	0x20000318

08000b44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f003 0307 	and.w	r3, r3, #7
 8000b52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b54:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <__NVIC_SetPriorityGrouping+0x40>)
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b5a:	68ba      	ldr	r2, [r7, #8]
 8000b5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b60:	4013      	ands	r3, r2
 8000b62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <__NVIC_SetPriorityGrouping+0x44>)
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b72:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <__NVIC_SetPriorityGrouping+0x40>)
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	60d3      	str	r3, [r2, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000ed00 	.word	0xe000ed00
 8000b88:	05fa0000 	.word	0x05fa0000

08000b8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b90:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <__NVIC_GetPriorityGrouping+0x18>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	0a1b      	lsrs	r3, r3, #8
 8000b96:	f003 0307 	and.w	r3, r3, #7
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	db0b      	blt.n	8000bd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	f003 021f 	and.w	r2, r3, #31
 8000bc0:	4907      	ldr	r1, [pc, #28]	; (8000be0 <__NVIC_EnableIRQ+0x38>)
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	095b      	lsrs	r3, r3, #5
 8000bc8:	2001      	movs	r0, #1
 8000bca:	fa00 f202 	lsl.w	r2, r0, r2
 8000bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000e100 	.word	0xe000e100

08000be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	6039      	str	r1, [r7, #0]
 8000bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	db0a      	blt.n	8000c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	490c      	ldr	r1, [pc, #48]	; (8000c30 <__NVIC_SetPriority+0x4c>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	0112      	lsls	r2, r2, #4
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	440b      	add	r3, r1
 8000c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c0c:	e00a      	b.n	8000c24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4908      	ldr	r1, [pc, #32]	; (8000c34 <__NVIC_SetPriority+0x50>)
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	f003 030f 	and.w	r3, r3, #15
 8000c1a:	3b04      	subs	r3, #4
 8000c1c:	0112      	lsls	r2, r2, #4
 8000c1e:	b2d2      	uxtb	r2, r2
 8000c20:	440b      	add	r3, r1
 8000c22:	761a      	strb	r2, [r3, #24]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000e100 	.word	0xe000e100
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b089      	sub	sp, #36	; 0x24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	f1c3 0307 	rsb	r3, r3, #7
 8000c52:	2b04      	cmp	r3, #4
 8000c54:	bf28      	it	cs
 8000c56:	2304      	movcs	r3, #4
 8000c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	2b06      	cmp	r3, #6
 8000c60:	d902      	bls.n	8000c68 <NVIC_EncodePriority+0x30>
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3b03      	subs	r3, #3
 8000c66:	e000      	b.n	8000c6a <NVIC_EncodePriority+0x32>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	43da      	mvns	r2, r3
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c80:	f04f 31ff 	mov.w	r1, #4294967295
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8a:	43d9      	mvns	r1, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c90:	4313      	orrs	r3, r2
         );
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3724      	adds	r7, #36	; 0x24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
	...

08000ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cb0:	d301      	bcc.n	8000cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e00f      	b.n	8000cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <SysTick_Config+0x40>)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cbe:	210f      	movs	r1, #15
 8000cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc4:	f7ff ff8e 	bl	8000be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc8:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <SysTick_Config+0x40>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cce:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <SysTick_Config+0x40>)
 8000cd0:	2207      	movs	r2, #7
 8000cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	e000e010 	.word	0xe000e010

08000ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff ff29 	bl	8000b44 <__NVIC_SetPriorityGrouping>
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b086      	sub	sp, #24
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	4603      	mov	r3, r0
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d0c:	f7ff ff3e 	bl	8000b8c <__NVIC_GetPriorityGrouping>
 8000d10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	68b9      	ldr	r1, [r7, #8]
 8000d16:	6978      	ldr	r0, [r7, #20]
 8000d18:	f7ff ff8e 	bl	8000c38 <NVIC_EncodePriority>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d22:	4611      	mov	r1, r2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ff5d 	bl	8000be4 <__NVIC_SetPriority>
}
 8000d2a:	bf00      	nop
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	4603      	mov	r3, r0
 8000d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff31 	bl	8000ba8 <__NVIC_EnableIRQ>
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff ffa2 	bl	8000ca0 <SysTick_Config>
 8000d5c:	4603      	mov	r3, r0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b089      	sub	sp, #36	; 0x24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
 8000d86:	e175      	b.n	8001074 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d88:	2201      	movs	r2, #1
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	697a      	ldr	r2, [r7, #20]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	f040 8164 	bne.w	800106e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d00b      	beq.n	8000dc6 <HAL_GPIO_Init+0x5e>
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d007      	beq.n	8000dc6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dba:	2b11      	cmp	r3, #17
 8000dbc:	d003      	beq.n	8000dc6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	2b12      	cmp	r3, #18
 8000dc4:	d130      	bne.n	8000e28 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	2203      	movs	r2, #3
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	68da      	ldr	r2, [r3, #12]
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	69ba      	ldr	r2, [r7, #24]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	43db      	mvns	r3, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	091b      	lsrs	r3, r3, #4
 8000e12:	f003 0201 	and.w	r2, r3, #1
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	689a      	ldr	r2, [r3, #8]
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d003      	beq.n	8000e68 <HAL_GPIO_Init+0x100>
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	2b12      	cmp	r3, #18
 8000e66:	d123      	bne.n	8000eb0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	08da      	lsrs	r2, r3, #3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3208      	adds	r2, #8
 8000e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	f003 0307 	and.w	r3, r3, #7
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	220f      	movs	r2, #15
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	691a      	ldr	r2, [r3, #16]
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	f003 0307 	and.w	r3, r3, #7
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	08da      	lsrs	r2, r3, #3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3208      	adds	r2, #8
 8000eaa:	69b9      	ldr	r1, [r7, #24]
 8000eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	2203      	movs	r2, #3
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 0203 	and.w	r2, r3, #3
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	f000 80be 	beq.w	800106e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef2:	4b65      	ldr	r3, [pc, #404]	; (8001088 <HAL_GPIO_Init+0x320>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	4a64      	ldr	r2, [pc, #400]	; (8001088 <HAL_GPIO_Init+0x320>)
 8000ef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000efc:	6453      	str	r3, [r2, #68]	; 0x44
 8000efe:	4b62      	ldr	r3, [pc, #392]	; (8001088 <HAL_GPIO_Init+0x320>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f0a:	4a60      	ldr	r2, [pc, #384]	; (800108c <HAL_GPIO_Init+0x324>)
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	089b      	lsrs	r3, r3, #2
 8000f10:	3302      	adds	r3, #2
 8000f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	220f      	movs	r2, #15
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a57      	ldr	r2, [pc, #348]	; (8001090 <HAL_GPIO_Init+0x328>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d037      	beq.n	8000fa6 <HAL_GPIO_Init+0x23e>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a56      	ldr	r2, [pc, #344]	; (8001094 <HAL_GPIO_Init+0x32c>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d031      	beq.n	8000fa2 <HAL_GPIO_Init+0x23a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a55      	ldr	r2, [pc, #340]	; (8001098 <HAL_GPIO_Init+0x330>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d02b      	beq.n	8000f9e <HAL_GPIO_Init+0x236>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a54      	ldr	r2, [pc, #336]	; (800109c <HAL_GPIO_Init+0x334>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d025      	beq.n	8000f9a <HAL_GPIO_Init+0x232>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a53      	ldr	r2, [pc, #332]	; (80010a0 <HAL_GPIO_Init+0x338>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d01f      	beq.n	8000f96 <HAL_GPIO_Init+0x22e>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a52      	ldr	r2, [pc, #328]	; (80010a4 <HAL_GPIO_Init+0x33c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d019      	beq.n	8000f92 <HAL_GPIO_Init+0x22a>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a51      	ldr	r2, [pc, #324]	; (80010a8 <HAL_GPIO_Init+0x340>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d013      	beq.n	8000f8e <HAL_GPIO_Init+0x226>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a50      	ldr	r2, [pc, #320]	; (80010ac <HAL_GPIO_Init+0x344>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d00d      	beq.n	8000f8a <HAL_GPIO_Init+0x222>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4f      	ldr	r2, [pc, #316]	; (80010b0 <HAL_GPIO_Init+0x348>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d007      	beq.n	8000f86 <HAL_GPIO_Init+0x21e>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4e      	ldr	r2, [pc, #312]	; (80010b4 <HAL_GPIO_Init+0x34c>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d101      	bne.n	8000f82 <HAL_GPIO_Init+0x21a>
 8000f7e:	2309      	movs	r3, #9
 8000f80:	e012      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f82:	230a      	movs	r3, #10
 8000f84:	e010      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f86:	2308      	movs	r3, #8
 8000f88:	e00e      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f8a:	2307      	movs	r3, #7
 8000f8c:	e00c      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f8e:	2306      	movs	r3, #6
 8000f90:	e00a      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f92:	2305      	movs	r3, #5
 8000f94:	e008      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f96:	2304      	movs	r3, #4
 8000f98:	e006      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	e004      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e002      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <HAL_GPIO_Init+0x240>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	f002 0203 	and.w	r2, r2, #3
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	4093      	lsls	r3, r2
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fb8:	4934      	ldr	r1, [pc, #208]	; (800108c <HAL_GPIO_Init+0x324>)
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fc6:	4b3c      	ldr	r3, [pc, #240]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fea:	4a33      	ldr	r2, [pc, #204]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ff0:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001014:	4a28      	ldr	r2, [pc, #160]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800101a:	4b27      	ldr	r3, [pc, #156]	; (80010b8 <HAL_GPIO_Init+0x350>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	43db      	mvns	r3, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4013      	ands	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800103e:	4a1e      	ldr	r2, [pc, #120]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001044:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <HAL_GPIO_Init+0x350>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	43db      	mvns	r3, r3
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4013      	ands	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d003      	beq.n	8001068 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001068:	4a13      	ldr	r2, [pc, #76]	; (80010b8 <HAL_GPIO_Init+0x350>)
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3301      	adds	r3, #1
 8001072:	61fb      	str	r3, [r7, #28]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	2b0f      	cmp	r3, #15
 8001078:	f67f ae86 	bls.w	8000d88 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800107c:	bf00      	nop
 800107e:	3724      	adds	r7, #36	; 0x24
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40023800 	.word	0x40023800
 800108c:	40013800 	.word	0x40013800
 8001090:	40020000 	.word	0x40020000
 8001094:	40020400 	.word	0x40020400
 8001098:	40020800 	.word	0x40020800
 800109c:	40020c00 	.word	0x40020c00
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40021400 	.word	0x40021400
 80010a8:	40021800 	.word	0x40021800
 80010ac:	40021c00 	.word	0x40021c00
 80010b0:	40022000 	.word	0x40022000
 80010b4:	40022400 	.word	0x40022400
 80010b8:	40013c00 	.word	0x40013c00

080010bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010d2:	4b63      	ldr	r3, [pc, #396]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f003 030c 	and.w	r3, r3, #12
 80010da:	2b04      	cmp	r3, #4
 80010dc:	d007      	beq.n	80010ee <HAL_RCC_GetSysClockFreq+0x32>
 80010de:	2b08      	cmp	r3, #8
 80010e0:	d008      	beq.n	80010f4 <HAL_RCC_GetSysClockFreq+0x38>
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f040 80b4 	bne.w	8001250 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80010e8:	4b5e      	ldr	r3, [pc, #376]	; (8001264 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80010ea:	60bb      	str	r3, [r7, #8]
      break;
 80010ec:	e0b3      	b.n	8001256 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80010ee:	4b5e      	ldr	r3, [pc, #376]	; (8001268 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80010f0:	60bb      	str	r3, [r7, #8]
      break;
 80010f2:	e0b0      	b.n	8001256 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010f4:	4b5a      	ldr	r3, [pc, #360]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80010fc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80010fe:	4b58      	ldr	r3, [pc, #352]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d04a      	beq.n	80011a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800110a:	4b55      	ldr	r3, [pc, #340]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	099b      	lsrs	r3, r3, #6
 8001110:	f04f 0400 	mov.w	r4, #0
 8001114:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	ea03 0501 	and.w	r5, r3, r1
 8001120:	ea04 0602 	and.w	r6, r4, r2
 8001124:	4629      	mov	r1, r5
 8001126:	4632      	mov	r2, r6
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	f04f 0400 	mov.w	r4, #0
 8001130:	0154      	lsls	r4, r2, #5
 8001132:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001136:	014b      	lsls	r3, r1, #5
 8001138:	4619      	mov	r1, r3
 800113a:	4622      	mov	r2, r4
 800113c:	1b49      	subs	r1, r1, r5
 800113e:	eb62 0206 	sbc.w	r2, r2, r6
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	f04f 0400 	mov.w	r4, #0
 800114a:	0194      	lsls	r4, r2, #6
 800114c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001150:	018b      	lsls	r3, r1, #6
 8001152:	1a5b      	subs	r3, r3, r1
 8001154:	eb64 0402 	sbc.w	r4, r4, r2
 8001158:	f04f 0100 	mov.w	r1, #0
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	00e2      	lsls	r2, r4, #3
 8001162:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001166:	00d9      	lsls	r1, r3, #3
 8001168:	460b      	mov	r3, r1
 800116a:	4614      	mov	r4, r2
 800116c:	195b      	adds	r3, r3, r5
 800116e:	eb44 0406 	adc.w	r4, r4, r6
 8001172:	f04f 0100 	mov.w	r1, #0
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	0262      	lsls	r2, r4, #9
 800117c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001180:	0259      	lsls	r1, r3, #9
 8001182:	460b      	mov	r3, r1
 8001184:	4614      	mov	r4, r2
 8001186:	4618      	mov	r0, r3
 8001188:	4621      	mov	r1, r4
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f04f 0400 	mov.w	r4, #0
 8001190:	461a      	mov	r2, r3
 8001192:	4623      	mov	r3, r4
 8001194:	f7ff f8ac 	bl	80002f0 <__aeabi_uldivmod>
 8001198:	4603      	mov	r3, r0
 800119a:	460c      	mov	r4, r1
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	e049      	b.n	8001234 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011a0:	4b2f      	ldr	r3, [pc, #188]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	099b      	lsrs	r3, r3, #6
 80011a6:	f04f 0400 	mov.w	r4, #0
 80011aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80011ae:	f04f 0200 	mov.w	r2, #0
 80011b2:	ea03 0501 	and.w	r5, r3, r1
 80011b6:	ea04 0602 	and.w	r6, r4, r2
 80011ba:	4629      	mov	r1, r5
 80011bc:	4632      	mov	r2, r6
 80011be:	f04f 0300 	mov.w	r3, #0
 80011c2:	f04f 0400 	mov.w	r4, #0
 80011c6:	0154      	lsls	r4, r2, #5
 80011c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011cc:	014b      	lsls	r3, r1, #5
 80011ce:	4619      	mov	r1, r3
 80011d0:	4622      	mov	r2, r4
 80011d2:	1b49      	subs	r1, r1, r5
 80011d4:	eb62 0206 	sbc.w	r2, r2, r6
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	f04f 0400 	mov.w	r4, #0
 80011e0:	0194      	lsls	r4, r2, #6
 80011e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80011e6:	018b      	lsls	r3, r1, #6
 80011e8:	1a5b      	subs	r3, r3, r1
 80011ea:	eb64 0402 	sbc.w	r4, r4, r2
 80011ee:	f04f 0100 	mov.w	r1, #0
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	00e2      	lsls	r2, r4, #3
 80011f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80011fc:	00d9      	lsls	r1, r3, #3
 80011fe:	460b      	mov	r3, r1
 8001200:	4614      	mov	r4, r2
 8001202:	195b      	adds	r3, r3, r5
 8001204:	eb44 0406 	adc.w	r4, r4, r6
 8001208:	f04f 0100 	mov.w	r1, #0
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	02a2      	lsls	r2, r4, #10
 8001212:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001216:	0299      	lsls	r1, r3, #10
 8001218:	460b      	mov	r3, r1
 800121a:	4614      	mov	r4, r2
 800121c:	4618      	mov	r0, r3
 800121e:	4621      	mov	r1, r4
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f04f 0400 	mov.w	r4, #0
 8001226:	461a      	mov	r2, r3
 8001228:	4623      	mov	r3, r4
 800122a:	f7ff f861 	bl	80002f0 <__aeabi_uldivmod>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001234:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	0c1b      	lsrs	r3, r3, #16
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	3301      	adds	r3, #1
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	fbb2 f3f3 	udiv	r3, r2, r3
 800124c:	60bb      	str	r3, [r7, #8]
      break;
 800124e:	e002      	b.n	8001256 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001250:	4b04      	ldr	r3, [pc, #16]	; (8001264 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001252:	60bb      	str	r3, [r7, #8]
      break;
 8001254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001256:	68bb      	ldr	r3, [r7, #8]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001260:	40023800 	.word	0x40023800
 8001264:	00f42400 	.word	0x00f42400
 8001268:	007a1200 	.word	0x007a1200

0800126c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001270:	4b03      	ldr	r3, [pc, #12]	; (8001280 <HAL_RCC_GetHCLKFreq+0x14>)
 8001272:	681b      	ldr	r3, [r3, #0]
}
 8001274:	4618      	mov	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000048 	.word	0x20000048

08001284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001288:	f7ff fff0 	bl	800126c <HAL_RCC_GetHCLKFreq>
 800128c:	4601      	mov	r1, r0
 800128e:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	0a9b      	lsrs	r3, r3, #10
 8001294:	f003 0307 	and.w	r3, r3, #7
 8001298:	4a03      	ldr	r2, [pc, #12]	; (80012a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800129a:	5cd3      	ldrb	r3, [r2, r3]
 800129c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40023800 	.word	0x40023800
 80012a8:	08003d0c 	.word	0x08003d0c

080012ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012b0:	f7ff ffdc 	bl	800126c <HAL_RCC_GetHCLKFreq>
 80012b4:	4601      	mov	r1, r0
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	0b5b      	lsrs	r3, r3, #13
 80012bc:	f003 0307 	and.w	r3, r3, #7
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012c2:	5cd3      	ldrb	r3, [r2, r3]
 80012c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40023800 	.word	0x40023800
 80012d0:	08003d0c 	.word	0x08003d0c

080012d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e040      	b.n	8001368 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d106      	bne.n	80012fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fb0e 	bl	8000918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2224      	movs	r2, #36	; 0x24
 8001300:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 0201 	bic.w	r2, r2, #1
 8001310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f000 f8be 	bl	8001494 <UART_SetConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b01      	cmp	r3, #1
 800131c:	d101      	bne.n	8001322 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e022      	b.n	8001368 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 fb5c 	bl	80019e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800133e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800134e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 0201 	orr.w	r2, r2, #1
 800135e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 fbe3 	bl	8001b2c <UART_CheckIdleState>
 8001366:	4603      	mov	r3, r0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af02      	add	r7, sp, #8
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	4613      	mov	r3, r2
 800137e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001384:	2b20      	cmp	r3, #32
 8001386:	d17f      	bne.n	8001488 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d002      	beq.n	8001394 <HAL_UART_Transmit+0x24>
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e078      	b.n	800148a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d101      	bne.n	80013a6 <HAL_UART_Transmit+0x36>
 80013a2:	2302      	movs	r3, #2
 80013a4:	e071      	b.n	800148a <HAL_UART_Transmit+0x11a>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2200      	movs	r2, #0
 80013b2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2221      	movs	r2, #33	; 0x21
 80013b8:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80013ba:	f7ff fbb7 	bl	8000b2c <HAL_GetTick>
 80013be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	88fa      	ldrh	r2, [r7, #6]
 80013c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	88fa      	ldrh	r2, [r7, #6]
 80013cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d8:	d108      	bne.n	80013ec <HAL_UART_Transmit+0x7c>
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d104      	bne.n	80013ec <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	61bb      	str	r3, [r7, #24]
 80013ea:	e003      	b.n	80013f4 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80013fc:	e02c      	b.n	8001458 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	2200      	movs	r2, #0
 8001406:	2180      	movs	r1, #128	; 0x80
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f000 fbd4 	bl	8001bb6 <UART_WaitOnFlagUntilTimeout>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e038      	b.n	800148a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10b      	bne.n	8001436 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800142c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	3302      	adds	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
 8001434:	e007      	b.n	8001446 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	781a      	ldrb	r2, [r3, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	3301      	adds	r3, #1
 8001444:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800144c:	b29b      	uxth	r3, r3
 800144e:	3b01      	subs	r3, #1
 8001450:	b29a      	uxth	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800145e:	b29b      	uxth	r3, r3
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1cc      	bne.n	80013fe <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	2200      	movs	r2, #0
 800146c:	2140      	movs	r1, #64	; 0x40
 800146e:	68f8      	ldr	r0, [r7, #12]
 8001470:	f000 fba1 	bl	8001bb6 <UART_WaitOnFlagUntilTimeout>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e005      	b.n	800148a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2220      	movs	r2, #32
 8001482:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	e000      	b.n	800148a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8001488:	2302      	movs	r3, #2
  }
}
 800148a:	4618      	mov	r0, r3
 800148c:	3720      	adds	r7, #32
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	691b      	ldr	r3, [r3, #16]
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69db      	ldr	r3, [r3, #28]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4bb1      	ldr	r3, [pc, #708]	; (8001788 <UART_SetConfig+0x2f4>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	6939      	ldr	r1, [r7, #16]
 80014cc:	430b      	orrs	r3, r1
 80014ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	430a      	orrs	r2, r1
 80014e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	430a      	orrs	r2, r1
 8001508:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a9f      	ldr	r2, [pc, #636]	; (800178c <UART_SetConfig+0x2f8>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d121      	bne.n	8001558 <UART_SetConfig+0xc4>
 8001514:	4b9e      	ldr	r3, [pc, #632]	; (8001790 <UART_SetConfig+0x2fc>)
 8001516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	2b03      	cmp	r3, #3
 8001520:	d816      	bhi.n	8001550 <UART_SetConfig+0xbc>
 8001522:	a201      	add	r2, pc, #4	; (adr r2, 8001528 <UART_SetConfig+0x94>)
 8001524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001528:	08001539 	.word	0x08001539
 800152c:	08001545 	.word	0x08001545
 8001530:	0800153f 	.word	0x0800153f
 8001534:	0800154b 	.word	0x0800154b
 8001538:	2301      	movs	r3, #1
 800153a:	77fb      	strb	r3, [r7, #31]
 800153c:	e151      	b.n	80017e2 <UART_SetConfig+0x34e>
 800153e:	2302      	movs	r3, #2
 8001540:	77fb      	strb	r3, [r7, #31]
 8001542:	e14e      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001544:	2304      	movs	r3, #4
 8001546:	77fb      	strb	r3, [r7, #31]
 8001548:	e14b      	b.n	80017e2 <UART_SetConfig+0x34e>
 800154a:	2308      	movs	r3, #8
 800154c:	77fb      	strb	r3, [r7, #31]
 800154e:	e148      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001550:	2310      	movs	r3, #16
 8001552:	77fb      	strb	r3, [r7, #31]
 8001554:	bf00      	nop
 8001556:	e144      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a8d      	ldr	r2, [pc, #564]	; (8001794 <UART_SetConfig+0x300>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d134      	bne.n	80015cc <UART_SetConfig+0x138>
 8001562:	4b8b      	ldr	r3, [pc, #556]	; (8001790 <UART_SetConfig+0x2fc>)
 8001564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001568:	f003 030c 	and.w	r3, r3, #12
 800156c:	2b0c      	cmp	r3, #12
 800156e:	d829      	bhi.n	80015c4 <UART_SetConfig+0x130>
 8001570:	a201      	add	r2, pc, #4	; (adr r2, 8001578 <UART_SetConfig+0xe4>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	080015ad 	.word	0x080015ad
 800157c:	080015c5 	.word	0x080015c5
 8001580:	080015c5 	.word	0x080015c5
 8001584:	080015c5 	.word	0x080015c5
 8001588:	080015b9 	.word	0x080015b9
 800158c:	080015c5 	.word	0x080015c5
 8001590:	080015c5 	.word	0x080015c5
 8001594:	080015c5 	.word	0x080015c5
 8001598:	080015b3 	.word	0x080015b3
 800159c:	080015c5 	.word	0x080015c5
 80015a0:	080015c5 	.word	0x080015c5
 80015a4:	080015c5 	.word	0x080015c5
 80015a8:	080015bf 	.word	0x080015bf
 80015ac:	2300      	movs	r3, #0
 80015ae:	77fb      	strb	r3, [r7, #31]
 80015b0:	e117      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015b2:	2302      	movs	r3, #2
 80015b4:	77fb      	strb	r3, [r7, #31]
 80015b6:	e114      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015b8:	2304      	movs	r3, #4
 80015ba:	77fb      	strb	r3, [r7, #31]
 80015bc:	e111      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015be:	2308      	movs	r3, #8
 80015c0:	77fb      	strb	r3, [r7, #31]
 80015c2:	e10e      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015c4:	2310      	movs	r3, #16
 80015c6:	77fb      	strb	r3, [r7, #31]
 80015c8:	bf00      	nop
 80015ca:	e10a      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a71      	ldr	r2, [pc, #452]	; (8001798 <UART_SetConfig+0x304>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d120      	bne.n	8001618 <UART_SetConfig+0x184>
 80015d6:	4b6e      	ldr	r3, [pc, #440]	; (8001790 <UART_SetConfig+0x2fc>)
 80015d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015e0:	2b10      	cmp	r3, #16
 80015e2:	d00f      	beq.n	8001604 <UART_SetConfig+0x170>
 80015e4:	2b10      	cmp	r3, #16
 80015e6:	d802      	bhi.n	80015ee <UART_SetConfig+0x15a>
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <UART_SetConfig+0x164>
 80015ec:	e010      	b.n	8001610 <UART_SetConfig+0x17c>
 80015ee:	2b20      	cmp	r3, #32
 80015f0:	d005      	beq.n	80015fe <UART_SetConfig+0x16a>
 80015f2:	2b30      	cmp	r3, #48	; 0x30
 80015f4:	d009      	beq.n	800160a <UART_SetConfig+0x176>
 80015f6:	e00b      	b.n	8001610 <UART_SetConfig+0x17c>
 80015f8:	2300      	movs	r3, #0
 80015fa:	77fb      	strb	r3, [r7, #31]
 80015fc:	e0f1      	b.n	80017e2 <UART_SetConfig+0x34e>
 80015fe:	2302      	movs	r3, #2
 8001600:	77fb      	strb	r3, [r7, #31]
 8001602:	e0ee      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001604:	2304      	movs	r3, #4
 8001606:	77fb      	strb	r3, [r7, #31]
 8001608:	e0eb      	b.n	80017e2 <UART_SetConfig+0x34e>
 800160a:	2308      	movs	r3, #8
 800160c:	77fb      	strb	r3, [r7, #31]
 800160e:	e0e8      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001610:	2310      	movs	r3, #16
 8001612:	77fb      	strb	r3, [r7, #31]
 8001614:	bf00      	nop
 8001616:	e0e4      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a5f      	ldr	r2, [pc, #380]	; (800179c <UART_SetConfig+0x308>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d120      	bne.n	8001664 <UART_SetConfig+0x1d0>
 8001622:	4b5b      	ldr	r3, [pc, #364]	; (8001790 <UART_SetConfig+0x2fc>)
 8001624:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001628:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800162c:	2b40      	cmp	r3, #64	; 0x40
 800162e:	d00f      	beq.n	8001650 <UART_SetConfig+0x1bc>
 8001630:	2b40      	cmp	r3, #64	; 0x40
 8001632:	d802      	bhi.n	800163a <UART_SetConfig+0x1a6>
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <UART_SetConfig+0x1b0>
 8001638:	e010      	b.n	800165c <UART_SetConfig+0x1c8>
 800163a:	2b80      	cmp	r3, #128	; 0x80
 800163c:	d005      	beq.n	800164a <UART_SetConfig+0x1b6>
 800163e:	2bc0      	cmp	r3, #192	; 0xc0
 8001640:	d009      	beq.n	8001656 <UART_SetConfig+0x1c2>
 8001642:	e00b      	b.n	800165c <UART_SetConfig+0x1c8>
 8001644:	2300      	movs	r3, #0
 8001646:	77fb      	strb	r3, [r7, #31]
 8001648:	e0cb      	b.n	80017e2 <UART_SetConfig+0x34e>
 800164a:	2302      	movs	r3, #2
 800164c:	77fb      	strb	r3, [r7, #31]
 800164e:	e0c8      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001650:	2304      	movs	r3, #4
 8001652:	77fb      	strb	r3, [r7, #31]
 8001654:	e0c5      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001656:	2308      	movs	r3, #8
 8001658:	77fb      	strb	r3, [r7, #31]
 800165a:	e0c2      	b.n	80017e2 <UART_SetConfig+0x34e>
 800165c:	2310      	movs	r3, #16
 800165e:	77fb      	strb	r3, [r7, #31]
 8001660:	bf00      	nop
 8001662:	e0be      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a4d      	ldr	r2, [pc, #308]	; (80017a0 <UART_SetConfig+0x30c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d124      	bne.n	80016b8 <UART_SetConfig+0x224>
 800166e:	4b48      	ldr	r3, [pc, #288]	; (8001790 <UART_SetConfig+0x2fc>)
 8001670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001674:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800167c:	d012      	beq.n	80016a4 <UART_SetConfig+0x210>
 800167e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001682:	d802      	bhi.n	800168a <UART_SetConfig+0x1f6>
 8001684:	2b00      	cmp	r3, #0
 8001686:	d007      	beq.n	8001698 <UART_SetConfig+0x204>
 8001688:	e012      	b.n	80016b0 <UART_SetConfig+0x21c>
 800168a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800168e:	d006      	beq.n	800169e <UART_SetConfig+0x20a>
 8001690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001694:	d009      	beq.n	80016aa <UART_SetConfig+0x216>
 8001696:	e00b      	b.n	80016b0 <UART_SetConfig+0x21c>
 8001698:	2300      	movs	r3, #0
 800169a:	77fb      	strb	r3, [r7, #31]
 800169c:	e0a1      	b.n	80017e2 <UART_SetConfig+0x34e>
 800169e:	2302      	movs	r3, #2
 80016a0:	77fb      	strb	r3, [r7, #31]
 80016a2:	e09e      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016a4:	2304      	movs	r3, #4
 80016a6:	77fb      	strb	r3, [r7, #31]
 80016a8:	e09b      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016aa:	2308      	movs	r3, #8
 80016ac:	77fb      	strb	r3, [r7, #31]
 80016ae:	e098      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016b0:	2310      	movs	r3, #16
 80016b2:	77fb      	strb	r3, [r7, #31]
 80016b4:	bf00      	nop
 80016b6:	e094      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a39      	ldr	r2, [pc, #228]	; (80017a4 <UART_SetConfig+0x310>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d124      	bne.n	800170c <UART_SetConfig+0x278>
 80016c2:	4b33      	ldr	r3, [pc, #204]	; (8001790 <UART_SetConfig+0x2fc>)
 80016c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80016cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d0:	d012      	beq.n	80016f8 <UART_SetConfig+0x264>
 80016d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d6:	d802      	bhi.n	80016de <UART_SetConfig+0x24a>
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d007      	beq.n	80016ec <UART_SetConfig+0x258>
 80016dc:	e012      	b.n	8001704 <UART_SetConfig+0x270>
 80016de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016e2:	d006      	beq.n	80016f2 <UART_SetConfig+0x25e>
 80016e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80016e8:	d009      	beq.n	80016fe <UART_SetConfig+0x26a>
 80016ea:	e00b      	b.n	8001704 <UART_SetConfig+0x270>
 80016ec:	2301      	movs	r3, #1
 80016ee:	77fb      	strb	r3, [r7, #31]
 80016f0:	e077      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016f2:	2302      	movs	r3, #2
 80016f4:	77fb      	strb	r3, [r7, #31]
 80016f6:	e074      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016f8:	2304      	movs	r3, #4
 80016fa:	77fb      	strb	r3, [r7, #31]
 80016fc:	e071      	b.n	80017e2 <UART_SetConfig+0x34e>
 80016fe:	2308      	movs	r3, #8
 8001700:	77fb      	strb	r3, [r7, #31]
 8001702:	e06e      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001704:	2310      	movs	r3, #16
 8001706:	77fb      	strb	r3, [r7, #31]
 8001708:	bf00      	nop
 800170a:	e06a      	b.n	80017e2 <UART_SetConfig+0x34e>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a25      	ldr	r2, [pc, #148]	; (80017a8 <UART_SetConfig+0x314>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d124      	bne.n	8001760 <UART_SetConfig+0x2cc>
 8001716:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <UART_SetConfig+0x2fc>)
 8001718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800171c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001720:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001724:	d012      	beq.n	800174c <UART_SetConfig+0x2b8>
 8001726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800172a:	d802      	bhi.n	8001732 <UART_SetConfig+0x29e>
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <UART_SetConfig+0x2ac>
 8001730:	e012      	b.n	8001758 <UART_SetConfig+0x2c4>
 8001732:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001736:	d006      	beq.n	8001746 <UART_SetConfig+0x2b2>
 8001738:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800173c:	d009      	beq.n	8001752 <UART_SetConfig+0x2be>
 800173e:	e00b      	b.n	8001758 <UART_SetConfig+0x2c4>
 8001740:	2300      	movs	r3, #0
 8001742:	77fb      	strb	r3, [r7, #31]
 8001744:	e04d      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001746:	2302      	movs	r3, #2
 8001748:	77fb      	strb	r3, [r7, #31]
 800174a:	e04a      	b.n	80017e2 <UART_SetConfig+0x34e>
 800174c:	2304      	movs	r3, #4
 800174e:	77fb      	strb	r3, [r7, #31]
 8001750:	e047      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001752:	2308      	movs	r3, #8
 8001754:	77fb      	strb	r3, [r7, #31]
 8001756:	e044      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001758:	2310      	movs	r3, #16
 800175a:	77fb      	strb	r3, [r7, #31]
 800175c:	bf00      	nop
 800175e:	e040      	b.n	80017e2 <UART_SetConfig+0x34e>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a11      	ldr	r2, [pc, #68]	; (80017ac <UART_SetConfig+0x318>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d139      	bne.n	80017de <UART_SetConfig+0x34a>
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <UART_SetConfig+0x2fc>)
 800176c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001770:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001774:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001778:	d027      	beq.n	80017ca <UART_SetConfig+0x336>
 800177a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800177e:	d817      	bhi.n	80017b0 <UART_SetConfig+0x31c>
 8001780:	2b00      	cmp	r3, #0
 8001782:	d01c      	beq.n	80017be <UART_SetConfig+0x32a>
 8001784:	e027      	b.n	80017d6 <UART_SetConfig+0x342>
 8001786:	bf00      	nop
 8001788:	efff69f3 	.word	0xefff69f3
 800178c:	40011000 	.word	0x40011000
 8001790:	40023800 	.word	0x40023800
 8001794:	40004400 	.word	0x40004400
 8001798:	40004800 	.word	0x40004800
 800179c:	40004c00 	.word	0x40004c00
 80017a0:	40005000 	.word	0x40005000
 80017a4:	40011400 	.word	0x40011400
 80017a8:	40007800 	.word	0x40007800
 80017ac:	40007c00 	.word	0x40007c00
 80017b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b4:	d006      	beq.n	80017c4 <UART_SetConfig+0x330>
 80017b6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80017ba:	d009      	beq.n	80017d0 <UART_SetConfig+0x33c>
 80017bc:	e00b      	b.n	80017d6 <UART_SetConfig+0x342>
 80017be:	2300      	movs	r3, #0
 80017c0:	77fb      	strb	r3, [r7, #31]
 80017c2:	e00e      	b.n	80017e2 <UART_SetConfig+0x34e>
 80017c4:	2302      	movs	r3, #2
 80017c6:	77fb      	strb	r3, [r7, #31]
 80017c8:	e00b      	b.n	80017e2 <UART_SetConfig+0x34e>
 80017ca:	2304      	movs	r3, #4
 80017cc:	77fb      	strb	r3, [r7, #31]
 80017ce:	e008      	b.n	80017e2 <UART_SetConfig+0x34e>
 80017d0:	2308      	movs	r3, #8
 80017d2:	77fb      	strb	r3, [r7, #31]
 80017d4:	e005      	b.n	80017e2 <UART_SetConfig+0x34e>
 80017d6:	2310      	movs	r3, #16
 80017d8:	77fb      	strb	r3, [r7, #31]
 80017da:	bf00      	nop
 80017dc:	e001      	b.n	80017e2 <UART_SetConfig+0x34e>
 80017de:	2310      	movs	r3, #16
 80017e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017ea:	d17f      	bne.n	80018ec <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80017ec:	7ffb      	ldrb	r3, [r7, #31]
 80017ee:	2b08      	cmp	r3, #8
 80017f0:	d85c      	bhi.n	80018ac <UART_SetConfig+0x418>
 80017f2:	a201      	add	r2, pc, #4	; (adr r2, 80017f8 <UART_SetConfig+0x364>)
 80017f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f8:	0800181d 	.word	0x0800181d
 80017fc:	0800183d 	.word	0x0800183d
 8001800:	0800185d 	.word	0x0800185d
 8001804:	080018ad 	.word	0x080018ad
 8001808:	08001875 	.word	0x08001875
 800180c:	080018ad 	.word	0x080018ad
 8001810:	080018ad 	.word	0x080018ad
 8001814:	080018ad 	.word	0x080018ad
 8001818:	08001895 	.word	0x08001895
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800181c:	f7ff fd32 	bl	8001284 <HAL_RCC_GetPCLK1Freq>
 8001820:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	005a      	lsls	r2, r3, #1
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	085b      	lsrs	r3, r3, #1
 800182c:	441a      	add	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	b29b      	uxth	r3, r3
 8001838:	61bb      	str	r3, [r7, #24]
        break;
 800183a:	e03a      	b.n	80018b2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800183c:	f7ff fd36 	bl	80012ac <HAL_RCC_GetPCLK2Freq>
 8001840:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	005a      	lsls	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	085b      	lsrs	r3, r3, #1
 800184c:	441a      	add	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	fbb2 f3f3 	udiv	r3, r2, r3
 8001856:	b29b      	uxth	r3, r3
 8001858:	61bb      	str	r3, [r7, #24]
        break;
 800185a:	e02a      	b.n	80018b2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	085a      	lsrs	r2, r3, #1
 8001862:	4b5f      	ldr	r3, [pc, #380]	; (80019e0 <UART_SetConfig+0x54c>)
 8001864:	4413      	add	r3, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6852      	ldr	r2, [r2, #4]
 800186a:	fbb3 f3f2 	udiv	r3, r3, r2
 800186e:	b29b      	uxth	r3, r3
 8001870:	61bb      	str	r3, [r7, #24]
        break;
 8001872:	e01e      	b.n	80018b2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001874:	f7ff fc22 	bl	80010bc <HAL_RCC_GetSysClockFreq>
 8001878:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	005a      	lsls	r2, r3, #1
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	085b      	lsrs	r3, r3, #1
 8001884:	441a      	add	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	b29b      	uxth	r3, r3
 8001890:	61bb      	str	r3, [r7, #24]
        break;
 8001892:	e00e      	b.n	80018b2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	085b      	lsrs	r3, r3, #1
 800189a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	61bb      	str	r3, [r7, #24]
        break;
 80018aa:	e002      	b.n	80018b2 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	75fb      	strb	r3, [r7, #23]
        break;
 80018b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d916      	bls.n	80018e6 <UART_SetConfig+0x452>
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018be:	d212      	bcs.n	80018e6 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	f023 030f 	bic.w	r3, r3, #15
 80018c8:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	085b      	lsrs	r3, r3, #1
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	897b      	ldrh	r3, [r7, #10]
 80018d8:	4313      	orrs	r3, r2
 80018da:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	897a      	ldrh	r2, [r7, #10]
 80018e2:	60da      	str	r2, [r3, #12]
 80018e4:	e070      	b.n	80019c8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	75fb      	strb	r3, [r7, #23]
 80018ea:	e06d      	b.n	80019c8 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 80018ec:	7ffb      	ldrb	r3, [r7, #31]
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	d859      	bhi.n	80019a6 <UART_SetConfig+0x512>
 80018f2:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <UART_SetConfig+0x464>)
 80018f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f8:	0800191d 	.word	0x0800191d
 80018fc:	0800193b 	.word	0x0800193b
 8001900:	08001959 	.word	0x08001959
 8001904:	080019a7 	.word	0x080019a7
 8001908:	08001971 	.word	0x08001971
 800190c:	080019a7 	.word	0x080019a7
 8001910:	080019a7 	.word	0x080019a7
 8001914:	080019a7 	.word	0x080019a7
 8001918:	0800198f 	.word	0x0800198f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800191c:	f7ff fcb2 	bl	8001284 <HAL_RCC_GetPCLK1Freq>
 8001920:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	085a      	lsrs	r2, r3, #1
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	441a      	add	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	fbb2 f3f3 	udiv	r3, r2, r3
 8001934:	b29b      	uxth	r3, r3
 8001936:	61bb      	str	r3, [r7, #24]
        break;
 8001938:	e038      	b.n	80019ac <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800193a:	f7ff fcb7 	bl	80012ac <HAL_RCC_GetPCLK2Freq>
 800193e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	085a      	lsrs	r2, r3, #1
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	441a      	add	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001952:	b29b      	uxth	r3, r3
 8001954:	61bb      	str	r3, [r7, #24]
        break;
 8001956:	e029      	b.n	80019ac <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	085a      	lsrs	r2, r3, #1
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <UART_SetConfig+0x550>)
 8001960:	4413      	add	r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6852      	ldr	r2, [r2, #4]
 8001966:	fbb3 f3f2 	udiv	r3, r3, r2
 800196a:	b29b      	uxth	r3, r3
 800196c:	61bb      	str	r3, [r7, #24]
        break;
 800196e:	e01d      	b.n	80019ac <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001970:	f7ff fba4 	bl	80010bc <HAL_RCC_GetSysClockFreq>
 8001974:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	085a      	lsrs	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	441a      	add	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	fbb2 f3f3 	udiv	r3, r2, r3
 8001988:	b29b      	uxth	r3, r3
 800198a:	61bb      	str	r3, [r7, #24]
        break;
 800198c:	e00e      	b.n	80019ac <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	085b      	lsrs	r3, r3, #1
 8001994:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	61bb      	str	r3, [r7, #24]
        break;
 80019a4:	e002      	b.n	80019ac <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
        break;
 80019aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	2b0f      	cmp	r3, #15
 80019b0:	d908      	bls.n	80019c4 <UART_SetConfig+0x530>
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019b8:	d204      	bcs.n	80019c4 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	e001      	b.n	80019c8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80019d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3720      	adds	r7, #32
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	01e84800 	.word	0x01e84800
 80019e4:	00f42400 	.word	0x00f42400

080019e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d00a      	beq.n	8001a12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d00a      	beq.n	8001a34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	430a      	orrs	r2, r1
 8001a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00a      	beq.n	8001a56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	430a      	orrs	r2, r1
 8001a54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d00a      	beq.n	8001a78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7c:	f003 0310 	and.w	r3, r3, #16
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00a      	beq.n	8001a9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	430a      	orrs	r2, r1
 8001a98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	f003 0320 	and.w	r3, r3, #32
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00a      	beq.n	8001abc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d01a      	beq.n	8001afe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ae6:	d10a      	bne.n	8001afe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	430a      	orrs	r2, r1
 8001afc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00a      	beq.n	8001b20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	605a      	str	r2, [r3, #4]
  }
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af02      	add	r7, sp, #8
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001b3a:	f7fe fff7 	bl	8000b2c <HAL_GetTick>
 8001b3e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d10e      	bne.n	8001b6c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f000 f82a 	bl	8001bb6 <UART_WaitOnFlagUntilTimeout>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e020      	b.n	8001bae <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	d10e      	bne.n	8001b98 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b7a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f000 f814 	bl	8001bb6 <UART_WaitOnFlagUntilTimeout>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e00a      	b.n	8001bae <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2220      	movs	r2, #32
 8001b9c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2220      	movs	r2, #32
 8001ba2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b084      	sub	sp, #16
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	603b      	str	r3, [r7, #0]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bc6:	e05d      	b.n	8001c84 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bce:	d059      	beq.n	8001c84 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bd0:	f7fe ffac 	bl	8000b2c <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d302      	bcc.n	8001be6 <UART_WaitOnFlagUntilTimeout+0x30>
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11b      	bne.n	8001c1e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001bf4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0201 	bic.w	r2, r2, #1
 8001c04:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2220      	movs	r2, #32
 8001c0a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e042      	b.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d02b      	beq.n	8001c84 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c3a:	d123      	bne.n	8001c84 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c44:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001c54:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0201 	bic.w	r2, r2, #1
 8001c64:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2220      	movs	r2, #32
 8001c6a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2220      	movs	r2, #32
 8001c76:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e00f      	b.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	69da      	ldr	r2, [r3, #28]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	bf0c      	ite	eq
 8001c94:	2301      	moveq	r3, #1
 8001c96:	2300      	movne	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d092      	beq.n	8001bc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <__errno>:
 8001cac:	4b01      	ldr	r3, [pc, #4]	; (8001cb4 <__errno+0x8>)
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000054 	.word	0x20000054

08001cb8 <__libc_init_array>:
 8001cb8:	b570      	push	{r4, r5, r6, lr}
 8001cba:	4e0d      	ldr	r6, [pc, #52]	; (8001cf0 <__libc_init_array+0x38>)
 8001cbc:	4c0d      	ldr	r4, [pc, #52]	; (8001cf4 <__libc_init_array+0x3c>)
 8001cbe:	1ba4      	subs	r4, r4, r6
 8001cc0:	10a4      	asrs	r4, r4, #2
 8001cc2:	2500      	movs	r5, #0
 8001cc4:	42a5      	cmp	r5, r4
 8001cc6:	d109      	bne.n	8001cdc <__libc_init_array+0x24>
 8001cc8:	4e0b      	ldr	r6, [pc, #44]	; (8001cf8 <__libc_init_array+0x40>)
 8001cca:	4c0c      	ldr	r4, [pc, #48]	; (8001cfc <__libc_init_array+0x44>)
 8001ccc:	f001 ffd0 	bl	8003c70 <_init>
 8001cd0:	1ba4      	subs	r4, r4, r6
 8001cd2:	10a4      	asrs	r4, r4, #2
 8001cd4:	2500      	movs	r5, #0
 8001cd6:	42a5      	cmp	r5, r4
 8001cd8:	d105      	bne.n	8001ce6 <__libc_init_array+0x2e>
 8001cda:	bd70      	pop	{r4, r5, r6, pc}
 8001cdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ce0:	4798      	blx	r3
 8001ce2:	3501      	adds	r5, #1
 8001ce4:	e7ee      	b.n	8001cc4 <__libc_init_array+0xc>
 8001ce6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cea:	4798      	blx	r3
 8001cec:	3501      	adds	r5, #1
 8001cee:	e7f2      	b.n	8001cd6 <__libc_init_array+0x1e>
 8001cf0:	08003f78 	.word	0x08003f78
 8001cf4:	08003f78 	.word	0x08003f78
 8001cf8:	08003f78 	.word	0x08003f78
 8001cfc:	08003f7c 	.word	0x08003f7c

08001d00 <memset>:
 8001d00:	4402      	add	r2, r0
 8001d02:	4603      	mov	r3, r0
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d100      	bne.n	8001d0a <memset+0xa>
 8001d08:	4770      	bx	lr
 8001d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001d0e:	e7f9      	b.n	8001d04 <memset+0x4>

08001d10 <__cvt>:
 8001d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d12:	ed2d 8b02 	vpush	{d8}
 8001d16:	eeb0 8b40 	vmov.f64	d8, d0
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	4617      	mov	r7, r2
 8001d1e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8001d20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001d22:	ee18 2a90 	vmov	r2, s17
 8001d26:	f025 0520 	bic.w	r5, r5, #32
 8001d2a:	2a00      	cmp	r2, #0
 8001d2c:	bfb6      	itet	lt
 8001d2e:	222d      	movlt	r2, #45	; 0x2d
 8001d30:	2200      	movge	r2, #0
 8001d32:	eeb1 8b40 	vneglt.f64	d8, d0
 8001d36:	2d46      	cmp	r5, #70	; 0x46
 8001d38:	460c      	mov	r4, r1
 8001d3a:	701a      	strb	r2, [r3, #0]
 8001d3c:	d004      	beq.n	8001d48 <__cvt+0x38>
 8001d3e:	2d45      	cmp	r5, #69	; 0x45
 8001d40:	d100      	bne.n	8001d44 <__cvt+0x34>
 8001d42:	3401      	adds	r4, #1
 8001d44:	2102      	movs	r1, #2
 8001d46:	e000      	b.n	8001d4a <__cvt+0x3a>
 8001d48:	2103      	movs	r1, #3
 8001d4a:	ab03      	add	r3, sp, #12
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	ab02      	add	r3, sp, #8
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4622      	mov	r2, r4
 8001d54:	4633      	mov	r3, r6
 8001d56:	eeb0 0b48 	vmov.f64	d0, d8
 8001d5a:	f000 fcc1 	bl	80026e0 <_dtoa_r>
 8001d5e:	2d47      	cmp	r5, #71	; 0x47
 8001d60:	d101      	bne.n	8001d66 <__cvt+0x56>
 8001d62:	07fb      	lsls	r3, r7, #31
 8001d64:	d51e      	bpl.n	8001da4 <__cvt+0x94>
 8001d66:	2d46      	cmp	r5, #70	; 0x46
 8001d68:	eb00 0304 	add.w	r3, r0, r4
 8001d6c:	d10c      	bne.n	8001d88 <__cvt+0x78>
 8001d6e:	7802      	ldrb	r2, [r0, #0]
 8001d70:	2a30      	cmp	r2, #48	; 0x30
 8001d72:	d107      	bne.n	8001d84 <__cvt+0x74>
 8001d74:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7c:	bf1c      	itt	ne
 8001d7e:	f1c4 0401 	rsbne	r4, r4, #1
 8001d82:	6034      	strne	r4, [r6, #0]
 8001d84:	6832      	ldr	r2, [r6, #0]
 8001d86:	4413      	add	r3, r2
 8001d88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	d007      	beq.n	8001da2 <__cvt+0x92>
 8001d92:	2130      	movs	r1, #48	; 0x30
 8001d94:	9a03      	ldr	r2, [sp, #12]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d204      	bcs.n	8001da4 <__cvt+0x94>
 8001d9a:	1c54      	adds	r4, r2, #1
 8001d9c:	9403      	str	r4, [sp, #12]
 8001d9e:	7011      	strb	r1, [r2, #0]
 8001da0:	e7f8      	b.n	8001d94 <__cvt+0x84>
 8001da2:	9303      	str	r3, [sp, #12]
 8001da4:	9b03      	ldr	r3, [sp, #12]
 8001da6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001da8:	1a1b      	subs	r3, r3, r0
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	b005      	add	sp, #20
 8001dae:	ecbd 8b02 	vpop	{d8}
 8001db2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001db4 <__exponent>:
 8001db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001db6:	2900      	cmp	r1, #0
 8001db8:	4604      	mov	r4, r0
 8001dba:	bfba      	itte	lt
 8001dbc:	4249      	neglt	r1, r1
 8001dbe:	232d      	movlt	r3, #45	; 0x2d
 8001dc0:	232b      	movge	r3, #43	; 0x2b
 8001dc2:	2909      	cmp	r1, #9
 8001dc4:	f804 2b02 	strb.w	r2, [r4], #2
 8001dc8:	7043      	strb	r3, [r0, #1]
 8001dca:	dd20      	ble.n	8001e0e <__exponent+0x5a>
 8001dcc:	f10d 0307 	add.w	r3, sp, #7
 8001dd0:	461f      	mov	r7, r3
 8001dd2:	260a      	movs	r6, #10
 8001dd4:	fb91 f5f6 	sdiv	r5, r1, r6
 8001dd8:	fb06 1115 	mls	r1, r6, r5, r1
 8001ddc:	3130      	adds	r1, #48	; 0x30
 8001dde:	2d09      	cmp	r5, #9
 8001de0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001de4:	f103 32ff 	add.w	r2, r3, #4294967295
 8001de8:	4629      	mov	r1, r5
 8001dea:	dc09      	bgt.n	8001e00 <__exponent+0x4c>
 8001dec:	3130      	adds	r1, #48	; 0x30
 8001dee:	3b02      	subs	r3, #2
 8001df0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8001df4:	42bb      	cmp	r3, r7
 8001df6:	4622      	mov	r2, r4
 8001df8:	d304      	bcc.n	8001e04 <__exponent+0x50>
 8001dfa:	1a10      	subs	r0, r2, r0
 8001dfc:	b003      	add	sp, #12
 8001dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e00:	4613      	mov	r3, r2
 8001e02:	e7e7      	b.n	8001dd4 <__exponent+0x20>
 8001e04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e08:	f804 2b01 	strb.w	r2, [r4], #1
 8001e0c:	e7f2      	b.n	8001df4 <__exponent+0x40>
 8001e0e:	2330      	movs	r3, #48	; 0x30
 8001e10:	4419      	add	r1, r3
 8001e12:	7083      	strb	r3, [r0, #2]
 8001e14:	1d02      	adds	r2, r0, #4
 8001e16:	70c1      	strb	r1, [r0, #3]
 8001e18:	e7ef      	b.n	8001dfa <__exponent+0x46>
 8001e1a:	0000      	movs	r0, r0
 8001e1c:	0000      	movs	r0, r0
	...

08001e20 <_printf_float>:
 8001e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e24:	b08d      	sub	sp, #52	; 0x34
 8001e26:	460c      	mov	r4, r1
 8001e28:	4616      	mov	r6, r2
 8001e2a:	461f      	mov	r7, r3
 8001e2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8001e30:	4605      	mov	r5, r0
 8001e32:	f001 f9a1 	bl	8003178 <_localeconv_r>
 8001e36:	f8d0 b000 	ldr.w	fp, [r0]
 8001e3a:	4658      	mov	r0, fp
 8001e3c:	f7fe fa00 	bl	8000240 <strlen>
 8001e40:	2300      	movs	r3, #0
 8001e42:	930a      	str	r3, [sp, #40]	; 0x28
 8001e44:	f8d8 3000 	ldr.w	r3, [r8]
 8001e48:	9005      	str	r0, [sp, #20]
 8001e4a:	3307      	adds	r3, #7
 8001e4c:	f023 0307 	bic.w	r3, r3, #7
 8001e50:	f103 0108 	add.w	r1, r3, #8
 8001e54:	f894 9018 	ldrb.w	r9, [r4, #24]
 8001e58:	6822      	ldr	r2, [r4, #0]
 8001e5a:	f8c8 1000 	str.w	r1, [r8]
 8001e5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e62:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8001e66:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 80020f0 <_printf_float+0x2d0>
 8001e6a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8001e6e:	eeb0 6bc0 	vabs.f64	d6, d0
 8001e72:	eeb4 6b47 	vcmp.f64	d6, d7
 8001e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7a:	dd24      	ble.n	8001ec6 <_printf_float+0xa6>
 8001e7c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8001e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e84:	d502      	bpl.n	8001e8c <_printf_float+0x6c>
 8001e86:	232d      	movs	r3, #45	; 0x2d
 8001e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e8c:	499a      	ldr	r1, [pc, #616]	; (80020f8 <_printf_float+0x2d8>)
 8001e8e:	4b9b      	ldr	r3, [pc, #620]	; (80020fc <_printf_float+0x2dc>)
 8001e90:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001e94:	bf8c      	ite	hi
 8001e96:	4688      	movhi	r8, r1
 8001e98:	4698      	movls	r8, r3
 8001e9a:	f022 0204 	bic.w	r2, r2, #4
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	6123      	str	r3, [r4, #16]
 8001ea2:	6022      	str	r2, [r4, #0]
 8001ea4:	f04f 0a00 	mov.w	sl, #0
 8001ea8:	9700      	str	r7, [sp, #0]
 8001eaa:	4633      	mov	r3, r6
 8001eac:	aa0b      	add	r2, sp, #44	; 0x2c
 8001eae:	4621      	mov	r1, r4
 8001eb0:	4628      	mov	r0, r5
 8001eb2:	f000 f9e1 	bl	8002278 <_printf_common>
 8001eb6:	3001      	adds	r0, #1
 8001eb8:	f040 8089 	bne.w	8001fce <_printf_float+0x1ae>
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	b00d      	add	sp, #52	; 0x34
 8001ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ec6:	eeb4 0b40 	vcmp.f64	d0, d0
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	d702      	bvc.n	8001ed6 <_printf_float+0xb6>
 8001ed0:	498b      	ldr	r1, [pc, #556]	; (8002100 <_printf_float+0x2e0>)
 8001ed2:	4b8c      	ldr	r3, [pc, #560]	; (8002104 <_printf_float+0x2e4>)
 8001ed4:	e7dc      	b.n	8001e90 <_printf_float+0x70>
 8001ed6:	6861      	ldr	r1, [r4, #4]
 8001ed8:	1c4b      	adds	r3, r1, #1
 8001eda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ede:	ab0a      	add	r3, sp, #40	; 0x28
 8001ee0:	a809      	add	r0, sp, #36	; 0x24
 8001ee2:	d13b      	bne.n	8001f5c <_printf_float+0x13c>
 8001ee4:	2106      	movs	r1, #6
 8001ee6:	6061      	str	r1, [r4, #4]
 8001ee8:	f04f 0c00 	mov.w	ip, #0
 8001eec:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8001ef0:	e9cd 0900 	strd	r0, r9, [sp]
 8001ef4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8001ef8:	6022      	str	r2, [r4, #0]
 8001efa:	6861      	ldr	r1, [r4, #4]
 8001efc:	4628      	mov	r0, r5
 8001efe:	f7ff ff07 	bl	8001d10 <__cvt>
 8001f02:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8001f06:	2b47      	cmp	r3, #71	; 0x47
 8001f08:	4680      	mov	r8, r0
 8001f0a:	d109      	bne.n	8001f20 <_printf_float+0x100>
 8001f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f0e:	1cd8      	adds	r0, r3, #3
 8001f10:	db02      	blt.n	8001f18 <_printf_float+0xf8>
 8001f12:	6862      	ldr	r2, [r4, #4]
 8001f14:	4293      	cmp	r3, r2
 8001f16:	dd47      	ble.n	8001fa8 <_printf_float+0x188>
 8001f18:	f1a9 0902 	sub.w	r9, r9, #2
 8001f1c:	fa5f f989 	uxtb.w	r9, r9
 8001f20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001f26:	d824      	bhi.n	8001f72 <_printf_float+0x152>
 8001f28:	3901      	subs	r1, #1
 8001f2a:	464a      	mov	r2, r9
 8001f2c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8001f30:	9109      	str	r1, [sp, #36]	; 0x24
 8001f32:	f7ff ff3f 	bl	8001db4 <__exponent>
 8001f36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001f38:	1813      	adds	r3, r2, r0
 8001f3a:	2a01      	cmp	r2, #1
 8001f3c:	4682      	mov	sl, r0
 8001f3e:	6123      	str	r3, [r4, #16]
 8001f40:	dc02      	bgt.n	8001f48 <_printf_float+0x128>
 8001f42:	6822      	ldr	r2, [r4, #0]
 8001f44:	07d1      	lsls	r1, r2, #31
 8001f46:	d501      	bpl.n	8001f4c <_printf_float+0x12c>
 8001f48:	3301      	adds	r3, #1
 8001f4a:	6123      	str	r3, [r4, #16]
 8001f4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0a9      	beq.n	8001ea8 <_printf_float+0x88>
 8001f54:	232d      	movs	r3, #45	; 0x2d
 8001f56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f5a:	e7a5      	b.n	8001ea8 <_printf_float+0x88>
 8001f5c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8001f60:	f000 8178 	beq.w	8002254 <_printf_float+0x434>
 8001f64:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001f68:	d1be      	bne.n	8001ee8 <_printf_float+0xc8>
 8001f6a:	2900      	cmp	r1, #0
 8001f6c:	d1bc      	bne.n	8001ee8 <_printf_float+0xc8>
 8001f6e:	2101      	movs	r1, #1
 8001f70:	e7b9      	b.n	8001ee6 <_printf_float+0xc6>
 8001f72:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8001f76:	d119      	bne.n	8001fac <_printf_float+0x18c>
 8001f78:	2900      	cmp	r1, #0
 8001f7a:	6863      	ldr	r3, [r4, #4]
 8001f7c:	dd0c      	ble.n	8001f98 <_printf_float+0x178>
 8001f7e:	6121      	str	r1, [r4, #16]
 8001f80:	b913      	cbnz	r3, 8001f88 <_printf_float+0x168>
 8001f82:	6822      	ldr	r2, [r4, #0]
 8001f84:	07d2      	lsls	r2, r2, #31
 8001f86:	d502      	bpl.n	8001f8e <_printf_float+0x16e>
 8001f88:	3301      	adds	r3, #1
 8001f8a:	440b      	add	r3, r1
 8001f8c:	6123      	str	r3, [r4, #16]
 8001f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f90:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f92:	f04f 0a00 	mov.w	sl, #0
 8001f96:	e7d9      	b.n	8001f4c <_printf_float+0x12c>
 8001f98:	b913      	cbnz	r3, 8001fa0 <_printf_float+0x180>
 8001f9a:	6822      	ldr	r2, [r4, #0]
 8001f9c:	07d0      	lsls	r0, r2, #31
 8001f9e:	d501      	bpl.n	8001fa4 <_printf_float+0x184>
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	e7f3      	b.n	8001f8c <_printf_float+0x16c>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e7f1      	b.n	8001f8c <_printf_float+0x16c>
 8001fa8:	f04f 0967 	mov.w	r9, #103	; 0x67
 8001fac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	db05      	blt.n	8001fc0 <_printf_float+0x1a0>
 8001fb4:	6822      	ldr	r2, [r4, #0]
 8001fb6:	6123      	str	r3, [r4, #16]
 8001fb8:	07d1      	lsls	r1, r2, #31
 8001fba:	d5e8      	bpl.n	8001f8e <_printf_float+0x16e>
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	e7e5      	b.n	8001f8c <_printf_float+0x16c>
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bfd4      	ite	le
 8001fc4:	f1c3 0302 	rsble	r3, r3, #2
 8001fc8:	2301      	movgt	r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	e7de      	b.n	8001f8c <_printf_float+0x16c>
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	055a      	lsls	r2, r3, #21
 8001fd2:	d407      	bmi.n	8001fe4 <_printf_float+0x1c4>
 8001fd4:	6923      	ldr	r3, [r4, #16]
 8001fd6:	4642      	mov	r2, r8
 8001fd8:	4631      	mov	r1, r6
 8001fda:	4628      	mov	r0, r5
 8001fdc:	47b8      	blx	r7
 8001fde:	3001      	adds	r0, #1
 8001fe0:	d12a      	bne.n	8002038 <_printf_float+0x218>
 8001fe2:	e76b      	b.n	8001ebc <_printf_float+0x9c>
 8001fe4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001fe8:	f240 80de 	bls.w	80021a8 <_printf_float+0x388>
 8001fec:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8001ff0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff8:	d133      	bne.n	8002062 <_printf_float+0x242>
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	4a42      	ldr	r2, [pc, #264]	; (8002108 <_printf_float+0x2e8>)
 8001ffe:	4631      	mov	r1, r6
 8002000:	4628      	mov	r0, r5
 8002002:	47b8      	blx	r7
 8002004:	3001      	adds	r0, #1
 8002006:	f43f af59 	beq.w	8001ebc <_printf_float+0x9c>
 800200a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800200e:	429a      	cmp	r2, r3
 8002010:	db02      	blt.n	8002018 <_printf_float+0x1f8>
 8002012:	6823      	ldr	r3, [r4, #0]
 8002014:	07d8      	lsls	r0, r3, #31
 8002016:	d50f      	bpl.n	8002038 <_printf_float+0x218>
 8002018:	9b05      	ldr	r3, [sp, #20]
 800201a:	465a      	mov	r2, fp
 800201c:	4631      	mov	r1, r6
 800201e:	4628      	mov	r0, r5
 8002020:	47b8      	blx	r7
 8002022:	3001      	adds	r0, #1
 8002024:	f43f af4a 	beq.w	8001ebc <_printf_float+0x9c>
 8002028:	f04f 0800 	mov.w	r8, #0
 800202c:	f104 091a 	add.w	r9, r4, #26
 8002030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002032:	3b01      	subs	r3, #1
 8002034:	4543      	cmp	r3, r8
 8002036:	dc09      	bgt.n	800204c <_printf_float+0x22c>
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	079b      	lsls	r3, r3, #30
 800203c:	f100 8105 	bmi.w	800224a <_printf_float+0x42a>
 8002040:	68e0      	ldr	r0, [r4, #12]
 8002042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002044:	4298      	cmp	r0, r3
 8002046:	bfb8      	it	lt
 8002048:	4618      	movlt	r0, r3
 800204a:	e739      	b.n	8001ec0 <_printf_float+0xa0>
 800204c:	2301      	movs	r3, #1
 800204e:	464a      	mov	r2, r9
 8002050:	4631      	mov	r1, r6
 8002052:	4628      	mov	r0, r5
 8002054:	47b8      	blx	r7
 8002056:	3001      	adds	r0, #1
 8002058:	f43f af30 	beq.w	8001ebc <_printf_float+0x9c>
 800205c:	f108 0801 	add.w	r8, r8, #1
 8002060:	e7e6      	b.n	8002030 <_printf_float+0x210>
 8002062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002064:	2b00      	cmp	r3, #0
 8002066:	dc2b      	bgt.n	80020c0 <_printf_float+0x2a0>
 8002068:	2301      	movs	r3, #1
 800206a:	4a27      	ldr	r2, [pc, #156]	; (8002108 <_printf_float+0x2e8>)
 800206c:	4631      	mov	r1, r6
 800206e:	4628      	mov	r0, r5
 8002070:	47b8      	blx	r7
 8002072:	3001      	adds	r0, #1
 8002074:	f43f af22 	beq.w	8001ebc <_printf_float+0x9c>
 8002078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800207a:	b923      	cbnz	r3, 8002086 <_printf_float+0x266>
 800207c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800207e:	b913      	cbnz	r3, 8002086 <_printf_float+0x266>
 8002080:	6823      	ldr	r3, [r4, #0]
 8002082:	07d9      	lsls	r1, r3, #31
 8002084:	d5d8      	bpl.n	8002038 <_printf_float+0x218>
 8002086:	9b05      	ldr	r3, [sp, #20]
 8002088:	465a      	mov	r2, fp
 800208a:	4631      	mov	r1, r6
 800208c:	4628      	mov	r0, r5
 800208e:	47b8      	blx	r7
 8002090:	3001      	adds	r0, #1
 8002092:	f43f af13 	beq.w	8001ebc <_printf_float+0x9c>
 8002096:	f04f 0900 	mov.w	r9, #0
 800209a:	f104 0a1a 	add.w	sl, r4, #26
 800209e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020a0:	425b      	negs	r3, r3
 80020a2:	454b      	cmp	r3, r9
 80020a4:	dc01      	bgt.n	80020aa <_printf_float+0x28a>
 80020a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020a8:	e795      	b.n	8001fd6 <_printf_float+0x1b6>
 80020aa:	2301      	movs	r3, #1
 80020ac:	4652      	mov	r2, sl
 80020ae:	4631      	mov	r1, r6
 80020b0:	4628      	mov	r0, r5
 80020b2:	47b8      	blx	r7
 80020b4:	3001      	adds	r0, #1
 80020b6:	f43f af01 	beq.w	8001ebc <_printf_float+0x9c>
 80020ba:	f109 0901 	add.w	r9, r9, #1
 80020be:	e7ee      	b.n	800209e <_printf_float+0x27e>
 80020c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80020c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020c4:	429a      	cmp	r2, r3
 80020c6:	bfa8      	it	ge
 80020c8:	461a      	movge	r2, r3
 80020ca:	2a00      	cmp	r2, #0
 80020cc:	4691      	mov	r9, r2
 80020ce:	dd07      	ble.n	80020e0 <_printf_float+0x2c0>
 80020d0:	4613      	mov	r3, r2
 80020d2:	4631      	mov	r1, r6
 80020d4:	4642      	mov	r2, r8
 80020d6:	4628      	mov	r0, r5
 80020d8:	47b8      	blx	r7
 80020da:	3001      	adds	r0, #1
 80020dc:	f43f aeee 	beq.w	8001ebc <_printf_float+0x9c>
 80020e0:	f104 031a 	add.w	r3, r4, #26
 80020e4:	f04f 0a00 	mov.w	sl, #0
 80020e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80020ec:	9307      	str	r3, [sp, #28]
 80020ee:	e017      	b.n	8002120 <_printf_float+0x300>
 80020f0:	ffffffff 	.word	0xffffffff
 80020f4:	7fefffff 	.word	0x7fefffff
 80020f8:	08003d18 	.word	0x08003d18
 80020fc:	08003d14 	.word	0x08003d14
 8002100:	08003d20 	.word	0x08003d20
 8002104:	08003d1c 	.word	0x08003d1c
 8002108:	08003d24 	.word	0x08003d24
 800210c:	2301      	movs	r3, #1
 800210e:	9a07      	ldr	r2, [sp, #28]
 8002110:	4631      	mov	r1, r6
 8002112:	4628      	mov	r0, r5
 8002114:	47b8      	blx	r7
 8002116:	3001      	adds	r0, #1
 8002118:	f43f aed0 	beq.w	8001ebc <_printf_float+0x9c>
 800211c:	f10a 0a01 	add.w	sl, sl, #1
 8002120:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002122:	9306      	str	r3, [sp, #24]
 8002124:	eba3 0309 	sub.w	r3, r3, r9
 8002128:	4553      	cmp	r3, sl
 800212a:	dcef      	bgt.n	800210c <_printf_float+0x2ec>
 800212c:	9b06      	ldr	r3, [sp, #24]
 800212e:	4498      	add	r8, r3
 8002130:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002134:	429a      	cmp	r2, r3
 8002136:	db15      	blt.n	8002164 <_printf_float+0x344>
 8002138:	6823      	ldr	r3, [r4, #0]
 800213a:	07da      	lsls	r2, r3, #31
 800213c:	d412      	bmi.n	8002164 <_printf_float+0x344>
 800213e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002140:	9a06      	ldr	r2, [sp, #24]
 8002142:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002144:	1a9a      	subs	r2, r3, r2
 8002146:	eba3 0a01 	sub.w	sl, r3, r1
 800214a:	4592      	cmp	sl, r2
 800214c:	bfa8      	it	ge
 800214e:	4692      	movge	sl, r2
 8002150:	f1ba 0f00 	cmp.w	sl, #0
 8002154:	dc0e      	bgt.n	8002174 <_printf_float+0x354>
 8002156:	f04f 0800 	mov.w	r8, #0
 800215a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800215e:	f104 091a 	add.w	r9, r4, #26
 8002162:	e019      	b.n	8002198 <_printf_float+0x378>
 8002164:	9b05      	ldr	r3, [sp, #20]
 8002166:	465a      	mov	r2, fp
 8002168:	4631      	mov	r1, r6
 800216a:	4628      	mov	r0, r5
 800216c:	47b8      	blx	r7
 800216e:	3001      	adds	r0, #1
 8002170:	d1e5      	bne.n	800213e <_printf_float+0x31e>
 8002172:	e6a3      	b.n	8001ebc <_printf_float+0x9c>
 8002174:	4653      	mov	r3, sl
 8002176:	4642      	mov	r2, r8
 8002178:	4631      	mov	r1, r6
 800217a:	4628      	mov	r0, r5
 800217c:	47b8      	blx	r7
 800217e:	3001      	adds	r0, #1
 8002180:	d1e9      	bne.n	8002156 <_printf_float+0x336>
 8002182:	e69b      	b.n	8001ebc <_printf_float+0x9c>
 8002184:	2301      	movs	r3, #1
 8002186:	464a      	mov	r2, r9
 8002188:	4631      	mov	r1, r6
 800218a:	4628      	mov	r0, r5
 800218c:	47b8      	blx	r7
 800218e:	3001      	adds	r0, #1
 8002190:	f43f ae94 	beq.w	8001ebc <_printf_float+0x9c>
 8002194:	f108 0801 	add.w	r8, r8, #1
 8002198:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	eba3 030a 	sub.w	r3, r3, sl
 80021a2:	4543      	cmp	r3, r8
 80021a4:	dcee      	bgt.n	8002184 <_printf_float+0x364>
 80021a6:	e747      	b.n	8002038 <_printf_float+0x218>
 80021a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80021aa:	2a01      	cmp	r2, #1
 80021ac:	dc01      	bgt.n	80021b2 <_printf_float+0x392>
 80021ae:	07db      	lsls	r3, r3, #31
 80021b0:	d539      	bpl.n	8002226 <_printf_float+0x406>
 80021b2:	2301      	movs	r3, #1
 80021b4:	4642      	mov	r2, r8
 80021b6:	4631      	mov	r1, r6
 80021b8:	4628      	mov	r0, r5
 80021ba:	47b8      	blx	r7
 80021bc:	3001      	adds	r0, #1
 80021be:	f43f ae7d 	beq.w	8001ebc <_printf_float+0x9c>
 80021c2:	9b05      	ldr	r3, [sp, #20]
 80021c4:	465a      	mov	r2, fp
 80021c6:	4631      	mov	r1, r6
 80021c8:	4628      	mov	r0, r5
 80021ca:	47b8      	blx	r7
 80021cc:	3001      	adds	r0, #1
 80021ce:	f108 0801 	add.w	r8, r8, #1
 80021d2:	f43f ae73 	beq.w	8001ebc <_printf_float+0x9c>
 80021d6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80021da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80021dc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80021e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80021e8:	d018      	beq.n	800221c <_printf_float+0x3fc>
 80021ea:	4642      	mov	r2, r8
 80021ec:	4631      	mov	r1, r6
 80021ee:	4628      	mov	r0, r5
 80021f0:	47b8      	blx	r7
 80021f2:	3001      	adds	r0, #1
 80021f4:	d10e      	bne.n	8002214 <_printf_float+0x3f4>
 80021f6:	e661      	b.n	8001ebc <_printf_float+0x9c>
 80021f8:	2301      	movs	r3, #1
 80021fa:	464a      	mov	r2, r9
 80021fc:	4631      	mov	r1, r6
 80021fe:	4628      	mov	r0, r5
 8002200:	47b8      	blx	r7
 8002202:	3001      	adds	r0, #1
 8002204:	f43f ae5a 	beq.w	8001ebc <_printf_float+0x9c>
 8002208:	f108 0801 	add.w	r8, r8, #1
 800220c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800220e:	3b01      	subs	r3, #1
 8002210:	4543      	cmp	r3, r8
 8002212:	dcf1      	bgt.n	80021f8 <_printf_float+0x3d8>
 8002214:	4653      	mov	r3, sl
 8002216:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800221a:	e6dd      	b.n	8001fd8 <_printf_float+0x1b8>
 800221c:	f04f 0800 	mov.w	r8, #0
 8002220:	f104 091a 	add.w	r9, r4, #26
 8002224:	e7f2      	b.n	800220c <_printf_float+0x3ec>
 8002226:	2301      	movs	r3, #1
 8002228:	e7df      	b.n	80021ea <_printf_float+0x3ca>
 800222a:	2301      	movs	r3, #1
 800222c:	464a      	mov	r2, r9
 800222e:	4631      	mov	r1, r6
 8002230:	4628      	mov	r0, r5
 8002232:	47b8      	blx	r7
 8002234:	3001      	adds	r0, #1
 8002236:	f43f ae41 	beq.w	8001ebc <_printf_float+0x9c>
 800223a:	f108 0801 	add.w	r8, r8, #1
 800223e:	68e3      	ldr	r3, [r4, #12]
 8002240:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	4543      	cmp	r3, r8
 8002246:	dcf0      	bgt.n	800222a <_printf_float+0x40a>
 8002248:	e6fa      	b.n	8002040 <_printf_float+0x220>
 800224a:	f04f 0800 	mov.w	r8, #0
 800224e:	f104 0919 	add.w	r9, r4, #25
 8002252:	e7f4      	b.n	800223e <_printf_float+0x41e>
 8002254:	2900      	cmp	r1, #0
 8002256:	f43f ae8a 	beq.w	8001f6e <_printf_float+0x14e>
 800225a:	f04f 0c00 	mov.w	ip, #0
 800225e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8002262:	e9cd 0900 	strd	r0, r9, [sp]
 8002266:	6022      	str	r2, [r4, #0]
 8002268:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800226c:	4628      	mov	r0, r5
 800226e:	f7ff fd4f 	bl	8001d10 <__cvt>
 8002272:	4680      	mov	r8, r0
 8002274:	e64a      	b.n	8001f0c <_printf_float+0xec>
 8002276:	bf00      	nop

08002278 <_printf_common>:
 8002278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800227c:	4691      	mov	r9, r2
 800227e:	461f      	mov	r7, r3
 8002280:	688a      	ldr	r2, [r1, #8]
 8002282:	690b      	ldr	r3, [r1, #16]
 8002284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002288:	4293      	cmp	r3, r2
 800228a:	bfb8      	it	lt
 800228c:	4613      	movlt	r3, r2
 800228e:	f8c9 3000 	str.w	r3, [r9]
 8002292:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002296:	4606      	mov	r6, r0
 8002298:	460c      	mov	r4, r1
 800229a:	b112      	cbz	r2, 80022a2 <_printf_common+0x2a>
 800229c:	3301      	adds	r3, #1
 800229e:	f8c9 3000 	str.w	r3, [r9]
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	0699      	lsls	r1, r3, #26
 80022a6:	bf42      	ittt	mi
 80022a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80022ac:	3302      	addmi	r3, #2
 80022ae:	f8c9 3000 	strmi.w	r3, [r9]
 80022b2:	6825      	ldr	r5, [r4, #0]
 80022b4:	f015 0506 	ands.w	r5, r5, #6
 80022b8:	d107      	bne.n	80022ca <_printf_common+0x52>
 80022ba:	f104 0a19 	add.w	sl, r4, #25
 80022be:	68e3      	ldr	r3, [r4, #12]
 80022c0:	f8d9 2000 	ldr.w	r2, [r9]
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	42ab      	cmp	r3, r5
 80022c8:	dc28      	bgt.n	800231c <_printf_common+0xa4>
 80022ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80022ce:	6822      	ldr	r2, [r4, #0]
 80022d0:	3300      	adds	r3, #0
 80022d2:	bf18      	it	ne
 80022d4:	2301      	movne	r3, #1
 80022d6:	0692      	lsls	r2, r2, #26
 80022d8:	d42d      	bmi.n	8002336 <_printf_common+0xbe>
 80022da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80022de:	4639      	mov	r1, r7
 80022e0:	4630      	mov	r0, r6
 80022e2:	47c0      	blx	r8
 80022e4:	3001      	adds	r0, #1
 80022e6:	d020      	beq.n	800232a <_printf_common+0xb2>
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	68e5      	ldr	r5, [r4, #12]
 80022ec:	f8d9 2000 	ldr.w	r2, [r9]
 80022f0:	f003 0306 	and.w	r3, r3, #6
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	bf08      	it	eq
 80022f8:	1aad      	subeq	r5, r5, r2
 80022fa:	68a3      	ldr	r3, [r4, #8]
 80022fc:	6922      	ldr	r2, [r4, #16]
 80022fe:	bf0c      	ite	eq
 8002300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002304:	2500      	movne	r5, #0
 8002306:	4293      	cmp	r3, r2
 8002308:	bfc4      	itt	gt
 800230a:	1a9b      	subgt	r3, r3, r2
 800230c:	18ed      	addgt	r5, r5, r3
 800230e:	f04f 0900 	mov.w	r9, #0
 8002312:	341a      	adds	r4, #26
 8002314:	454d      	cmp	r5, r9
 8002316:	d11a      	bne.n	800234e <_printf_common+0xd6>
 8002318:	2000      	movs	r0, #0
 800231a:	e008      	b.n	800232e <_printf_common+0xb6>
 800231c:	2301      	movs	r3, #1
 800231e:	4652      	mov	r2, sl
 8002320:	4639      	mov	r1, r7
 8002322:	4630      	mov	r0, r6
 8002324:	47c0      	blx	r8
 8002326:	3001      	adds	r0, #1
 8002328:	d103      	bne.n	8002332 <_printf_common+0xba>
 800232a:	f04f 30ff 	mov.w	r0, #4294967295
 800232e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002332:	3501      	adds	r5, #1
 8002334:	e7c3      	b.n	80022be <_printf_common+0x46>
 8002336:	18e1      	adds	r1, r4, r3
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	2030      	movs	r0, #48	; 0x30
 800233c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002340:	4422      	add	r2, r4
 8002342:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002346:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800234a:	3302      	adds	r3, #2
 800234c:	e7c5      	b.n	80022da <_printf_common+0x62>
 800234e:	2301      	movs	r3, #1
 8002350:	4622      	mov	r2, r4
 8002352:	4639      	mov	r1, r7
 8002354:	4630      	mov	r0, r6
 8002356:	47c0      	blx	r8
 8002358:	3001      	adds	r0, #1
 800235a:	d0e6      	beq.n	800232a <_printf_common+0xb2>
 800235c:	f109 0901 	add.w	r9, r9, #1
 8002360:	e7d8      	b.n	8002314 <_printf_common+0x9c>
	...

08002364 <_printf_i>:
 8002364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002368:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800236c:	460c      	mov	r4, r1
 800236e:	7e09      	ldrb	r1, [r1, #24]
 8002370:	b085      	sub	sp, #20
 8002372:	296e      	cmp	r1, #110	; 0x6e
 8002374:	4617      	mov	r7, r2
 8002376:	4606      	mov	r6, r0
 8002378:	4698      	mov	r8, r3
 800237a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800237c:	f000 80b3 	beq.w	80024e6 <_printf_i+0x182>
 8002380:	d822      	bhi.n	80023c8 <_printf_i+0x64>
 8002382:	2963      	cmp	r1, #99	; 0x63
 8002384:	d036      	beq.n	80023f4 <_printf_i+0x90>
 8002386:	d80a      	bhi.n	800239e <_printf_i+0x3a>
 8002388:	2900      	cmp	r1, #0
 800238a:	f000 80b9 	beq.w	8002500 <_printf_i+0x19c>
 800238e:	2958      	cmp	r1, #88	; 0x58
 8002390:	f000 8083 	beq.w	800249a <_printf_i+0x136>
 8002394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002398:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800239c:	e032      	b.n	8002404 <_printf_i+0xa0>
 800239e:	2964      	cmp	r1, #100	; 0x64
 80023a0:	d001      	beq.n	80023a6 <_printf_i+0x42>
 80023a2:	2969      	cmp	r1, #105	; 0x69
 80023a4:	d1f6      	bne.n	8002394 <_printf_i+0x30>
 80023a6:	6820      	ldr	r0, [r4, #0]
 80023a8:	6813      	ldr	r3, [r2, #0]
 80023aa:	0605      	lsls	r5, r0, #24
 80023ac:	f103 0104 	add.w	r1, r3, #4
 80023b0:	d52a      	bpl.n	8002408 <_printf_i+0xa4>
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6011      	str	r1, [r2, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	da03      	bge.n	80023c2 <_printf_i+0x5e>
 80023ba:	222d      	movs	r2, #45	; 0x2d
 80023bc:	425b      	negs	r3, r3
 80023be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80023c2:	486f      	ldr	r0, [pc, #444]	; (8002580 <_printf_i+0x21c>)
 80023c4:	220a      	movs	r2, #10
 80023c6:	e039      	b.n	800243c <_printf_i+0xd8>
 80023c8:	2973      	cmp	r1, #115	; 0x73
 80023ca:	f000 809d 	beq.w	8002508 <_printf_i+0x1a4>
 80023ce:	d808      	bhi.n	80023e2 <_printf_i+0x7e>
 80023d0:	296f      	cmp	r1, #111	; 0x6f
 80023d2:	d020      	beq.n	8002416 <_printf_i+0xb2>
 80023d4:	2970      	cmp	r1, #112	; 0x70
 80023d6:	d1dd      	bne.n	8002394 <_printf_i+0x30>
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	f043 0320 	orr.w	r3, r3, #32
 80023de:	6023      	str	r3, [r4, #0]
 80023e0:	e003      	b.n	80023ea <_printf_i+0x86>
 80023e2:	2975      	cmp	r1, #117	; 0x75
 80023e4:	d017      	beq.n	8002416 <_printf_i+0xb2>
 80023e6:	2978      	cmp	r1, #120	; 0x78
 80023e8:	d1d4      	bne.n	8002394 <_printf_i+0x30>
 80023ea:	2378      	movs	r3, #120	; 0x78
 80023ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023f0:	4864      	ldr	r0, [pc, #400]	; (8002584 <_printf_i+0x220>)
 80023f2:	e055      	b.n	80024a0 <_printf_i+0x13c>
 80023f4:	6813      	ldr	r3, [r2, #0]
 80023f6:	1d19      	adds	r1, r3, #4
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6011      	str	r1, [r2, #0]
 80023fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002400:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002404:	2301      	movs	r3, #1
 8002406:	e08c      	b.n	8002522 <_printf_i+0x1be>
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6011      	str	r1, [r2, #0]
 800240c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002410:	bf18      	it	ne
 8002412:	b21b      	sxthne	r3, r3
 8002414:	e7cf      	b.n	80023b6 <_printf_i+0x52>
 8002416:	6813      	ldr	r3, [r2, #0]
 8002418:	6825      	ldr	r5, [r4, #0]
 800241a:	1d18      	adds	r0, r3, #4
 800241c:	6010      	str	r0, [r2, #0]
 800241e:	0628      	lsls	r0, r5, #24
 8002420:	d501      	bpl.n	8002426 <_printf_i+0xc2>
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	e002      	b.n	800242c <_printf_i+0xc8>
 8002426:	0668      	lsls	r0, r5, #25
 8002428:	d5fb      	bpl.n	8002422 <_printf_i+0xbe>
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	4854      	ldr	r0, [pc, #336]	; (8002580 <_printf_i+0x21c>)
 800242e:	296f      	cmp	r1, #111	; 0x6f
 8002430:	bf14      	ite	ne
 8002432:	220a      	movne	r2, #10
 8002434:	2208      	moveq	r2, #8
 8002436:	2100      	movs	r1, #0
 8002438:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800243c:	6865      	ldr	r5, [r4, #4]
 800243e:	60a5      	str	r5, [r4, #8]
 8002440:	2d00      	cmp	r5, #0
 8002442:	f2c0 8095 	blt.w	8002570 <_printf_i+0x20c>
 8002446:	6821      	ldr	r1, [r4, #0]
 8002448:	f021 0104 	bic.w	r1, r1, #4
 800244c:	6021      	str	r1, [r4, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d13d      	bne.n	80024ce <_printf_i+0x16a>
 8002452:	2d00      	cmp	r5, #0
 8002454:	f040 808e 	bne.w	8002574 <_printf_i+0x210>
 8002458:	4665      	mov	r5, ip
 800245a:	2a08      	cmp	r2, #8
 800245c:	d10b      	bne.n	8002476 <_printf_i+0x112>
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	07db      	lsls	r3, r3, #31
 8002462:	d508      	bpl.n	8002476 <_printf_i+0x112>
 8002464:	6923      	ldr	r3, [r4, #16]
 8002466:	6862      	ldr	r2, [r4, #4]
 8002468:	429a      	cmp	r2, r3
 800246a:	bfde      	ittt	le
 800246c:	2330      	movle	r3, #48	; 0x30
 800246e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002472:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002476:	ebac 0305 	sub.w	r3, ip, r5
 800247a:	6123      	str	r3, [r4, #16]
 800247c:	f8cd 8000 	str.w	r8, [sp]
 8002480:	463b      	mov	r3, r7
 8002482:	aa03      	add	r2, sp, #12
 8002484:	4621      	mov	r1, r4
 8002486:	4630      	mov	r0, r6
 8002488:	f7ff fef6 	bl	8002278 <_printf_common>
 800248c:	3001      	adds	r0, #1
 800248e:	d14d      	bne.n	800252c <_printf_i+0x1c8>
 8002490:	f04f 30ff 	mov.w	r0, #4294967295
 8002494:	b005      	add	sp, #20
 8002496:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800249a:	4839      	ldr	r0, [pc, #228]	; (8002580 <_printf_i+0x21c>)
 800249c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80024a0:	6813      	ldr	r3, [r2, #0]
 80024a2:	6821      	ldr	r1, [r4, #0]
 80024a4:	1d1d      	adds	r5, r3, #4
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6015      	str	r5, [r2, #0]
 80024aa:	060a      	lsls	r2, r1, #24
 80024ac:	d50b      	bpl.n	80024c6 <_printf_i+0x162>
 80024ae:	07ca      	lsls	r2, r1, #31
 80024b0:	bf44      	itt	mi
 80024b2:	f041 0120 	orrmi.w	r1, r1, #32
 80024b6:	6021      	strmi	r1, [r4, #0]
 80024b8:	b91b      	cbnz	r3, 80024c2 <_printf_i+0x15e>
 80024ba:	6822      	ldr	r2, [r4, #0]
 80024bc:	f022 0220 	bic.w	r2, r2, #32
 80024c0:	6022      	str	r2, [r4, #0]
 80024c2:	2210      	movs	r2, #16
 80024c4:	e7b7      	b.n	8002436 <_printf_i+0xd2>
 80024c6:	064d      	lsls	r5, r1, #25
 80024c8:	bf48      	it	mi
 80024ca:	b29b      	uxthmi	r3, r3
 80024cc:	e7ef      	b.n	80024ae <_printf_i+0x14a>
 80024ce:	4665      	mov	r5, ip
 80024d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80024d4:	fb02 3311 	mls	r3, r2, r1, r3
 80024d8:	5cc3      	ldrb	r3, [r0, r3]
 80024da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80024de:	460b      	mov	r3, r1
 80024e0:	2900      	cmp	r1, #0
 80024e2:	d1f5      	bne.n	80024d0 <_printf_i+0x16c>
 80024e4:	e7b9      	b.n	800245a <_printf_i+0xf6>
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	6825      	ldr	r5, [r4, #0]
 80024ea:	6961      	ldr	r1, [r4, #20]
 80024ec:	1d18      	adds	r0, r3, #4
 80024ee:	6010      	str	r0, [r2, #0]
 80024f0:	0628      	lsls	r0, r5, #24
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	d501      	bpl.n	80024fa <_printf_i+0x196>
 80024f6:	6019      	str	r1, [r3, #0]
 80024f8:	e002      	b.n	8002500 <_printf_i+0x19c>
 80024fa:	066a      	lsls	r2, r5, #25
 80024fc:	d5fb      	bpl.n	80024f6 <_printf_i+0x192>
 80024fe:	8019      	strh	r1, [r3, #0]
 8002500:	2300      	movs	r3, #0
 8002502:	6123      	str	r3, [r4, #16]
 8002504:	4665      	mov	r5, ip
 8002506:	e7b9      	b.n	800247c <_printf_i+0x118>
 8002508:	6813      	ldr	r3, [r2, #0]
 800250a:	1d19      	adds	r1, r3, #4
 800250c:	6011      	str	r1, [r2, #0]
 800250e:	681d      	ldr	r5, [r3, #0]
 8002510:	6862      	ldr	r2, [r4, #4]
 8002512:	2100      	movs	r1, #0
 8002514:	4628      	mov	r0, r5
 8002516:	f7fd fe9b 	bl	8000250 <memchr>
 800251a:	b108      	cbz	r0, 8002520 <_printf_i+0x1bc>
 800251c:	1b40      	subs	r0, r0, r5
 800251e:	6060      	str	r0, [r4, #4]
 8002520:	6863      	ldr	r3, [r4, #4]
 8002522:	6123      	str	r3, [r4, #16]
 8002524:	2300      	movs	r3, #0
 8002526:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800252a:	e7a7      	b.n	800247c <_printf_i+0x118>
 800252c:	6923      	ldr	r3, [r4, #16]
 800252e:	462a      	mov	r2, r5
 8002530:	4639      	mov	r1, r7
 8002532:	4630      	mov	r0, r6
 8002534:	47c0      	blx	r8
 8002536:	3001      	adds	r0, #1
 8002538:	d0aa      	beq.n	8002490 <_printf_i+0x12c>
 800253a:	6823      	ldr	r3, [r4, #0]
 800253c:	079b      	lsls	r3, r3, #30
 800253e:	d413      	bmi.n	8002568 <_printf_i+0x204>
 8002540:	68e0      	ldr	r0, [r4, #12]
 8002542:	9b03      	ldr	r3, [sp, #12]
 8002544:	4298      	cmp	r0, r3
 8002546:	bfb8      	it	lt
 8002548:	4618      	movlt	r0, r3
 800254a:	e7a3      	b.n	8002494 <_printf_i+0x130>
 800254c:	2301      	movs	r3, #1
 800254e:	464a      	mov	r2, r9
 8002550:	4639      	mov	r1, r7
 8002552:	4630      	mov	r0, r6
 8002554:	47c0      	blx	r8
 8002556:	3001      	adds	r0, #1
 8002558:	d09a      	beq.n	8002490 <_printf_i+0x12c>
 800255a:	3501      	adds	r5, #1
 800255c:	68e3      	ldr	r3, [r4, #12]
 800255e:	9a03      	ldr	r2, [sp, #12]
 8002560:	1a9b      	subs	r3, r3, r2
 8002562:	42ab      	cmp	r3, r5
 8002564:	dcf2      	bgt.n	800254c <_printf_i+0x1e8>
 8002566:	e7eb      	b.n	8002540 <_printf_i+0x1dc>
 8002568:	2500      	movs	r5, #0
 800256a:	f104 0919 	add.w	r9, r4, #25
 800256e:	e7f5      	b.n	800255c <_printf_i+0x1f8>
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ac      	bne.n	80024ce <_printf_i+0x16a>
 8002574:	7803      	ldrb	r3, [r0, #0]
 8002576:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800257a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800257e:	e76c      	b.n	800245a <_printf_i+0xf6>
 8002580:	08003d26 	.word	0x08003d26
 8002584:	08003d37 	.word	0x08003d37

08002588 <_vsiprintf_r>:
 8002588:	b500      	push	{lr}
 800258a:	b09b      	sub	sp, #108	; 0x6c
 800258c:	9100      	str	r1, [sp, #0]
 800258e:	9104      	str	r1, [sp, #16]
 8002590:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002594:	9105      	str	r1, [sp, #20]
 8002596:	9102      	str	r1, [sp, #8]
 8002598:	4905      	ldr	r1, [pc, #20]	; (80025b0 <_vsiprintf_r+0x28>)
 800259a:	9103      	str	r1, [sp, #12]
 800259c:	4669      	mov	r1, sp
 800259e:	f001 f9f7 	bl	8003990 <_svfiprintf_r>
 80025a2:	9b00      	ldr	r3, [sp, #0]
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	b01b      	add	sp, #108	; 0x6c
 80025aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80025ae:	bf00      	nop
 80025b0:	ffff0208 	.word	0xffff0208

080025b4 <vsiprintf>:
 80025b4:	4613      	mov	r3, r2
 80025b6:	460a      	mov	r2, r1
 80025b8:	4601      	mov	r1, r0
 80025ba:	4802      	ldr	r0, [pc, #8]	; (80025c4 <vsiprintf+0x10>)
 80025bc:	6800      	ldr	r0, [r0, #0]
 80025be:	f7ff bfe3 	b.w	8002588 <_vsiprintf_r>
 80025c2:	bf00      	nop
 80025c4:	20000054 	.word	0x20000054

080025c8 <quorem>:
 80025c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025cc:	6903      	ldr	r3, [r0, #16]
 80025ce:	690c      	ldr	r4, [r1, #16]
 80025d0:	42a3      	cmp	r3, r4
 80025d2:	4680      	mov	r8, r0
 80025d4:	f2c0 8082 	blt.w	80026dc <quorem+0x114>
 80025d8:	3c01      	subs	r4, #1
 80025da:	f101 0714 	add.w	r7, r1, #20
 80025de:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80025e2:	f100 0614 	add.w	r6, r0, #20
 80025e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80025ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80025ee:	eb06 030c 	add.w	r3, r6, ip
 80025f2:	3501      	adds	r5, #1
 80025f4:	eb07 090c 	add.w	r9, r7, ip
 80025f8:	9301      	str	r3, [sp, #4]
 80025fa:	fbb0 f5f5 	udiv	r5, r0, r5
 80025fe:	b395      	cbz	r5, 8002666 <quorem+0x9e>
 8002600:	f04f 0a00 	mov.w	sl, #0
 8002604:	4638      	mov	r0, r7
 8002606:	46b6      	mov	lr, r6
 8002608:	46d3      	mov	fp, sl
 800260a:	f850 2b04 	ldr.w	r2, [r0], #4
 800260e:	b293      	uxth	r3, r2
 8002610:	fb05 a303 	mla	r3, r5, r3, sl
 8002614:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002618:	b29b      	uxth	r3, r3
 800261a:	ebab 0303 	sub.w	r3, fp, r3
 800261e:	0c12      	lsrs	r2, r2, #16
 8002620:	f8de b000 	ldr.w	fp, [lr]
 8002624:	fb05 a202 	mla	r2, r5, r2, sl
 8002628:	fa13 f38b 	uxtah	r3, r3, fp
 800262c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002630:	fa1f fb82 	uxth.w	fp, r2
 8002634:	f8de 2000 	ldr.w	r2, [lr]
 8002638:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800263c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002640:	b29b      	uxth	r3, r3
 8002642:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002646:	4581      	cmp	r9, r0
 8002648:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800264c:	f84e 3b04 	str.w	r3, [lr], #4
 8002650:	d2db      	bcs.n	800260a <quorem+0x42>
 8002652:	f856 300c 	ldr.w	r3, [r6, ip]
 8002656:	b933      	cbnz	r3, 8002666 <quorem+0x9e>
 8002658:	9b01      	ldr	r3, [sp, #4]
 800265a:	3b04      	subs	r3, #4
 800265c:	429e      	cmp	r6, r3
 800265e:	461a      	mov	r2, r3
 8002660:	d330      	bcc.n	80026c4 <quorem+0xfc>
 8002662:	f8c8 4010 	str.w	r4, [r8, #16]
 8002666:	4640      	mov	r0, r8
 8002668:	f000 ffbc 	bl	80035e4 <__mcmp>
 800266c:	2800      	cmp	r0, #0
 800266e:	db25      	blt.n	80026bc <quorem+0xf4>
 8002670:	3501      	adds	r5, #1
 8002672:	4630      	mov	r0, r6
 8002674:	f04f 0c00 	mov.w	ip, #0
 8002678:	f857 2b04 	ldr.w	r2, [r7], #4
 800267c:	f8d0 e000 	ldr.w	lr, [r0]
 8002680:	b293      	uxth	r3, r2
 8002682:	ebac 0303 	sub.w	r3, ip, r3
 8002686:	0c12      	lsrs	r2, r2, #16
 8002688:	fa13 f38e 	uxtah	r3, r3, lr
 800268c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8002690:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002694:	b29b      	uxth	r3, r3
 8002696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800269a:	45b9      	cmp	r9, r7
 800269c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80026a0:	f840 3b04 	str.w	r3, [r0], #4
 80026a4:	d2e8      	bcs.n	8002678 <quorem+0xb0>
 80026a6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80026aa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80026ae:	b92a      	cbnz	r2, 80026bc <quorem+0xf4>
 80026b0:	3b04      	subs	r3, #4
 80026b2:	429e      	cmp	r6, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	d30b      	bcc.n	80026d0 <quorem+0x108>
 80026b8:	f8c8 4010 	str.w	r4, [r8, #16]
 80026bc:	4628      	mov	r0, r5
 80026be:	b003      	add	sp, #12
 80026c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	3b04      	subs	r3, #4
 80026c8:	2a00      	cmp	r2, #0
 80026ca:	d1ca      	bne.n	8002662 <quorem+0x9a>
 80026cc:	3c01      	subs	r4, #1
 80026ce:	e7c5      	b.n	800265c <quorem+0x94>
 80026d0:	6812      	ldr	r2, [r2, #0]
 80026d2:	3b04      	subs	r3, #4
 80026d4:	2a00      	cmp	r2, #0
 80026d6:	d1ef      	bne.n	80026b8 <quorem+0xf0>
 80026d8:	3c01      	subs	r4, #1
 80026da:	e7ea      	b.n	80026b2 <quorem+0xea>
 80026dc:	2000      	movs	r0, #0
 80026de:	e7ee      	b.n	80026be <quorem+0xf6>

080026e0 <_dtoa_r>:
 80026e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026e4:	ec57 6b10 	vmov	r6, r7, d0
 80026e8:	b095      	sub	sp, #84	; 0x54
 80026ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80026ec:	9108      	str	r1, [sp, #32]
 80026ee:	4604      	mov	r4, r0
 80026f0:	920a      	str	r2, [sp, #40]	; 0x28
 80026f2:	9311      	str	r3, [sp, #68]	; 0x44
 80026f4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80026f8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80026fc:	b93d      	cbnz	r5, 800270e <_dtoa_r+0x2e>
 80026fe:	2010      	movs	r0, #16
 8002700:	f000 fd48 	bl	8003194 <malloc>
 8002704:	6260      	str	r0, [r4, #36]	; 0x24
 8002706:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800270a:	6005      	str	r5, [r0, #0]
 800270c:	60c5      	str	r5, [r0, #12]
 800270e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	b151      	cbz	r1, 800272a <_dtoa_r+0x4a>
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	604a      	str	r2, [r1, #4]
 8002718:	2301      	movs	r3, #1
 800271a:	4093      	lsls	r3, r2
 800271c:	608b      	str	r3, [r1, #8]
 800271e:	4620      	mov	r0, r4
 8002720:	f000 fd7f 	bl	8003222 <_Bfree>
 8002724:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	1e3b      	subs	r3, r7, #0
 800272c:	bfb9      	ittee	lt
 800272e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002732:	9303      	strlt	r3, [sp, #12]
 8002734:	2300      	movge	r3, #0
 8002736:	f8c8 3000 	strge.w	r3, [r8]
 800273a:	9d03      	ldr	r5, [sp, #12]
 800273c:	4bac      	ldr	r3, [pc, #688]	; (80029f0 <_dtoa_r+0x310>)
 800273e:	bfbc      	itt	lt
 8002740:	2201      	movlt	r2, #1
 8002742:	f8c8 2000 	strlt.w	r2, [r8]
 8002746:	43ab      	bics	r3, r5
 8002748:	d11b      	bne.n	8002782 <_dtoa_r+0xa2>
 800274a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800274c:	f242 730f 	movw	r3, #9999	; 0x270f
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	9b02      	ldr	r3, [sp, #8]
 8002754:	b923      	cbnz	r3, 8002760 <_dtoa_r+0x80>
 8002756:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800275a:	2d00      	cmp	r5, #0
 800275c:	f000 84dd 	beq.w	800311a <_dtoa_r+0xa3a>
 8002760:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002762:	b953      	cbnz	r3, 800277a <_dtoa_r+0x9a>
 8002764:	4ba3      	ldr	r3, [pc, #652]	; (80029f4 <_dtoa_r+0x314>)
 8002766:	e020      	b.n	80027aa <_dtoa_r+0xca>
 8002768:	4ba3      	ldr	r3, [pc, #652]	; (80029f8 <_dtoa_r+0x318>)
 800276a:	9304      	str	r3, [sp, #16]
 800276c:	3308      	adds	r3, #8
 800276e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	9804      	ldr	r0, [sp, #16]
 8002774:	b015      	add	sp, #84	; 0x54
 8002776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800277a:	4b9e      	ldr	r3, [pc, #632]	; (80029f4 <_dtoa_r+0x314>)
 800277c:	9304      	str	r3, [sp, #16]
 800277e:	3303      	adds	r3, #3
 8002780:	e7f5      	b.n	800276e <_dtoa_r+0x8e>
 8002782:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002786:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800278a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002792:	d10c      	bne.n	80027ae <_dtoa_r+0xce>
 8002794:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002796:	2301      	movs	r3, #1
 8002798:	6013      	str	r3, [r2, #0]
 800279a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 84b9 	beq.w	8003114 <_dtoa_r+0xa34>
 80027a2:	4b96      	ldr	r3, [pc, #600]	; (80029fc <_dtoa_r+0x31c>)
 80027a4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	3b01      	subs	r3, #1
 80027aa:	9304      	str	r3, [sp, #16]
 80027ac:	e7e1      	b.n	8002772 <_dtoa_r+0x92>
 80027ae:	a913      	add	r1, sp, #76	; 0x4c
 80027b0:	aa12      	add	r2, sp, #72	; 0x48
 80027b2:	ed9d 0b04 	vldr	d0, [sp, #16]
 80027b6:	4620      	mov	r0, r4
 80027b8:	f000 ff8b 	bl	80036d2 <__d2b>
 80027bc:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80027c0:	9001      	str	r0, [sp, #4]
 80027c2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80027c4:	2e00      	cmp	r6, #0
 80027c6:	d046      	beq.n	8002856 <_dtoa_r+0x176>
 80027c8:	9805      	ldr	r0, [sp, #20]
 80027ca:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80027ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80027d2:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80027d6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80027da:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80027de:	2700      	movs	r7, #0
 80027e0:	ee07 aa90 	vmov	s15, sl
 80027e4:	ec43 2b16 	vmov	d6, r2, r3
 80027e8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80027ec:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80029d8 <_dtoa_r+0x2f8>
 80027f0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80027f4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80027f8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80029e0 <_dtoa_r+0x300>
 80027fc:	eea7 6b04 	vfma.f64	d6, d7, d4
 8002800:	eeb0 7b46 	vmov.f64	d7, d6
 8002804:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80029e8 <_dtoa_r+0x308>
 8002808:	eea5 7b06 	vfma.f64	d7, d5, d6
 800280c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8002810:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002818:	ee16 ba90 	vmov	fp, s13
 800281c:	d508      	bpl.n	8002830 <_dtoa_r+0x150>
 800281e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8002822:	eeb4 6b47 	vcmp.f64	d6, d7
 8002826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282a:	bf18      	it	ne
 800282c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8002830:	f1bb 0f16 	cmp.w	fp, #22
 8002834:	d834      	bhi.n	80028a0 <_dtoa_r+0x1c0>
 8002836:	4b72      	ldr	r3, [pc, #456]	; (8002a00 <_dtoa_r+0x320>)
 8002838:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800283c:	ed93 7b00 	vldr	d7, [r3]
 8002840:	ed9d 6b02 	vldr	d6, [sp, #8]
 8002844:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284c:	dd01      	ble.n	8002852 <_dtoa_r+0x172>
 800284e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002852:	2300      	movs	r3, #0
 8002854:	e025      	b.n	80028a2 <_dtoa_r+0x1c2>
 8002856:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002858:	eb01 0a03 	add.w	sl, r1, r3
 800285c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8002860:	2b20      	cmp	r3, #32
 8002862:	dd17      	ble.n	8002894 <_dtoa_r+0x1b4>
 8002864:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002868:	9a02      	ldr	r2, [sp, #8]
 800286a:	409d      	lsls	r5, r3
 800286c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	432b      	orrs	r3, r5
 8002876:	ee07 3a90 	vmov	s15, r3
 800287a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800287e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002882:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002886:	9805      	ldr	r0, [sp, #20]
 8002888:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800288c:	2701      	movs	r7, #1
 800288e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8002892:	e7a5      	b.n	80027e0 <_dtoa_r+0x100>
 8002894:	9a02      	ldr	r2, [sp, #8]
 8002896:	f1c3 0320 	rsb	r3, r3, #32
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	e7ea      	b.n	8002876 <_dtoa_r+0x196>
 80028a0:	2301      	movs	r3, #1
 80028a2:	eba1 0a0a 	sub.w	sl, r1, sl
 80028a6:	9310      	str	r3, [sp, #64]	; 0x40
 80028a8:	f1ba 0301 	subs.w	r3, sl, #1
 80028ac:	9307      	str	r3, [sp, #28]
 80028ae:	bf43      	ittte	mi
 80028b0:	2300      	movmi	r3, #0
 80028b2:	f1ca 0a01 	rsbmi	sl, sl, #1
 80028b6:	9307      	strmi	r3, [sp, #28]
 80028b8:	f04f 0a00 	movpl.w	sl, #0
 80028bc:	f1bb 0f00 	cmp.w	fp, #0
 80028c0:	db19      	blt.n	80028f6 <_dtoa_r+0x216>
 80028c2:	9b07      	ldr	r3, [sp, #28]
 80028c4:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80028c8:	445b      	add	r3, fp
 80028ca:	9307      	str	r3, [sp, #28]
 80028cc:	f04f 0800 	mov.w	r8, #0
 80028d0:	9b08      	ldr	r3, [sp, #32]
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d866      	bhi.n	80029a4 <_dtoa_r+0x2c4>
 80028d6:	2b05      	cmp	r3, #5
 80028d8:	bfc4      	itt	gt
 80028da:	3b04      	subgt	r3, #4
 80028dc:	9308      	strgt	r3, [sp, #32]
 80028de:	9b08      	ldr	r3, [sp, #32]
 80028e0:	f1a3 0302 	sub.w	r3, r3, #2
 80028e4:	bfcc      	ite	gt
 80028e6:	2500      	movgt	r5, #0
 80028e8:	2501      	movle	r5, #1
 80028ea:	2b03      	cmp	r3, #3
 80028ec:	d866      	bhi.n	80029bc <_dtoa_r+0x2dc>
 80028ee:	e8df f003 	tbb	[pc, r3]
 80028f2:	5755      	.short	0x5755
 80028f4:	4909      	.short	0x4909
 80028f6:	2300      	movs	r3, #0
 80028f8:	ebaa 0a0b 	sub.w	sl, sl, fp
 80028fc:	f1cb 0800 	rsb	r8, fp, #0
 8002900:	930b      	str	r3, [sp, #44]	; 0x2c
 8002902:	e7e5      	b.n	80028d0 <_dtoa_r+0x1f0>
 8002904:	2301      	movs	r3, #1
 8002906:	9309      	str	r3, [sp, #36]	; 0x24
 8002908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800290a:	2b00      	cmp	r3, #0
 800290c:	dd59      	ble.n	80029c2 <_dtoa_r+0x2e2>
 800290e:	9306      	str	r3, [sp, #24]
 8002910:	4699      	mov	r9, r3
 8002912:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002914:	2200      	movs	r2, #0
 8002916:	6072      	str	r2, [r6, #4]
 8002918:	2204      	movs	r2, #4
 800291a:	f102 0014 	add.w	r0, r2, #20
 800291e:	4298      	cmp	r0, r3
 8002920:	6871      	ldr	r1, [r6, #4]
 8002922:	d953      	bls.n	80029cc <_dtoa_r+0x2ec>
 8002924:	4620      	mov	r0, r4
 8002926:	f000 fc48 	bl	80031ba <_Balloc>
 800292a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800292c:	6030      	str	r0, [r6, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	9304      	str	r3, [sp, #16]
 8002932:	f1b9 0f0e 	cmp.w	r9, #14
 8002936:	f200 80c2 	bhi.w	8002abe <_dtoa_r+0x3de>
 800293a:	2d00      	cmp	r5, #0
 800293c:	f000 80bf 	beq.w	8002abe <_dtoa_r+0x3de>
 8002940:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002944:	f1bb 0f00 	cmp.w	fp, #0
 8002948:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800294c:	f340 80e6 	ble.w	8002b1c <_dtoa_r+0x43c>
 8002950:	4a2b      	ldr	r2, [pc, #172]	; (8002a00 <_dtoa_r+0x320>)
 8002952:	f00b 030f 	and.w	r3, fp, #15
 8002956:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800295a:	ed93 7b00 	vldr	d7, [r3]
 800295e:	ea4f 132b 	mov.w	r3, fp, asr #4
 8002962:	06da      	lsls	r2, r3, #27
 8002964:	f140 80d8 	bpl.w	8002b18 <_dtoa_r+0x438>
 8002968:	4a26      	ldr	r2, [pc, #152]	; (8002a04 <_dtoa_r+0x324>)
 800296a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800296e:	ed92 6b08 	vldr	d6, [r2, #32]
 8002972:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8002976:	ed8d 6b02 	vstr	d6, [sp, #8]
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	2203      	movs	r2, #3
 8002980:	4920      	ldr	r1, [pc, #128]	; (8002a04 <_dtoa_r+0x324>)
 8002982:	e04a      	b.n	8002a1a <_dtoa_r+0x33a>
 8002984:	2301      	movs	r3, #1
 8002986:	9309      	str	r3, [sp, #36]	; 0x24
 8002988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800298a:	445b      	add	r3, fp
 800298c:	f103 0901 	add.w	r9, r3, #1
 8002990:	9306      	str	r3, [sp, #24]
 8002992:	464b      	mov	r3, r9
 8002994:	2b01      	cmp	r3, #1
 8002996:	bfb8      	it	lt
 8002998:	2301      	movlt	r3, #1
 800299a:	e7ba      	b.n	8002912 <_dtoa_r+0x232>
 800299c:	2300      	movs	r3, #0
 800299e:	e7b2      	b.n	8002906 <_dtoa_r+0x226>
 80029a0:	2300      	movs	r3, #0
 80029a2:	e7f0      	b.n	8002986 <_dtoa_r+0x2a6>
 80029a4:	2501      	movs	r5, #1
 80029a6:	2300      	movs	r3, #0
 80029a8:	e9cd 3508 	strd	r3, r5, [sp, #32]
 80029ac:	f04f 33ff 	mov.w	r3, #4294967295
 80029b0:	9306      	str	r3, [sp, #24]
 80029b2:	4699      	mov	r9, r3
 80029b4:	2200      	movs	r2, #0
 80029b6:	2312      	movs	r3, #18
 80029b8:	920a      	str	r2, [sp, #40]	; 0x28
 80029ba:	e7aa      	b.n	8002912 <_dtoa_r+0x232>
 80029bc:	2301      	movs	r3, #1
 80029be:	9309      	str	r3, [sp, #36]	; 0x24
 80029c0:	e7f4      	b.n	80029ac <_dtoa_r+0x2cc>
 80029c2:	2301      	movs	r3, #1
 80029c4:	9306      	str	r3, [sp, #24]
 80029c6:	4699      	mov	r9, r3
 80029c8:	461a      	mov	r2, r3
 80029ca:	e7f5      	b.n	80029b8 <_dtoa_r+0x2d8>
 80029cc:	3101      	adds	r1, #1
 80029ce:	6071      	str	r1, [r6, #4]
 80029d0:	0052      	lsls	r2, r2, #1
 80029d2:	e7a2      	b.n	800291a <_dtoa_r+0x23a>
 80029d4:	f3af 8000 	nop.w
 80029d8:	636f4361 	.word	0x636f4361
 80029dc:	3fd287a7 	.word	0x3fd287a7
 80029e0:	8b60c8b3 	.word	0x8b60c8b3
 80029e4:	3fc68a28 	.word	0x3fc68a28
 80029e8:	509f79fb 	.word	0x509f79fb
 80029ec:	3fd34413 	.word	0x3fd34413
 80029f0:	7ff00000 	.word	0x7ff00000
 80029f4:	08003d51 	.word	0x08003d51
 80029f8:	08003d48 	.word	0x08003d48
 80029fc:	08003d25 	.word	0x08003d25
 8002a00:	08003d80 	.word	0x08003d80
 8002a04:	08003d58 	.word	0x08003d58
 8002a08:	07de      	lsls	r6, r3, #31
 8002a0a:	d504      	bpl.n	8002a16 <_dtoa_r+0x336>
 8002a0c:	ed91 6b00 	vldr	d6, [r1]
 8002a10:	3201      	adds	r2, #1
 8002a12:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002a16:	105b      	asrs	r3, r3, #1
 8002a18:	3108      	adds	r1, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f4      	bne.n	8002a08 <_dtoa_r+0x328>
 8002a1e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8002a22:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8002a26:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 80a7 	beq.w	8002b80 <_dtoa_r+0x4a0>
 8002a32:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8002a36:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002a3a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a42:	f140 809d 	bpl.w	8002b80 <_dtoa_r+0x4a0>
 8002a46:	f1b9 0f00 	cmp.w	r9, #0
 8002a4a:	f000 8099 	beq.w	8002b80 <_dtoa_r+0x4a0>
 8002a4e:	9b06      	ldr	r3, [sp, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	dd30      	ble.n	8002ab6 <_dtoa_r+0x3d6>
 8002a54:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002a58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002a5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a60:	9d06      	ldr	r5, [sp, #24]
 8002a62:	f10b 33ff 	add.w	r3, fp, #4294967295
 8002a66:	3201      	adds	r2, #1
 8002a68:	ed9d 6b02 	vldr	d6, [sp, #8]
 8002a6c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8002a70:	ee07 2a90 	vmov	s15, r2
 8002a74:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002a78:	eea7 5b06 	vfma.f64	d5, d7, d6
 8002a7c:	ed8d 5b02 	vstr	d5, [sp, #8]
 8002a80:	9a03      	ldr	r2, [sp, #12]
 8002a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a86:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8002a8a:	2d00      	cmp	r5, #0
 8002a8c:	d17b      	bne.n	8002b86 <_dtoa_r+0x4a6>
 8002a8e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8002a92:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002a96:	ec41 0b17 	vmov	d7, r0, r1
 8002a9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa2:	f300 8253 	bgt.w	8002f4c <_dtoa_r+0x86c>
 8002aa6:	eeb1 7b47 	vneg.f64	d7, d7
 8002aaa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab2:	f100 8249 	bmi.w	8002f48 <_dtoa_r+0x868>
 8002ab6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002aba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002abe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f2c0 8119 	blt.w	8002cf8 <_dtoa_r+0x618>
 8002ac6:	f1bb 0f0e 	cmp.w	fp, #14
 8002aca:	f300 8115 	bgt.w	8002cf8 <_dtoa_r+0x618>
 8002ace:	4bc3      	ldr	r3, [pc, #780]	; (8002ddc <_dtoa_r+0x6fc>)
 8002ad0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002ad4:	ed93 6b00 	vldr	d6, [r3]
 8002ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f280 80ba 	bge.w	8002c54 <_dtoa_r+0x574>
 8002ae0:	f1b9 0f00 	cmp.w	r9, #0
 8002ae4:	f300 80b6 	bgt.w	8002c54 <_dtoa_r+0x574>
 8002ae8:	f040 822d 	bne.w	8002f46 <_dtoa_r+0x866>
 8002aec:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8002af0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002af4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002af8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b00:	464d      	mov	r5, r9
 8002b02:	464f      	mov	r7, r9
 8002b04:	f280 8204 	bge.w	8002f10 <_dtoa_r+0x830>
 8002b08:	9b04      	ldr	r3, [sp, #16]
 8002b0a:	9a04      	ldr	r2, [sp, #16]
 8002b0c:	1c5e      	adds	r6, r3, #1
 8002b0e:	2331      	movs	r3, #49	; 0x31
 8002b10:	7013      	strb	r3, [r2, #0]
 8002b12:	f10b 0b01 	add.w	fp, fp, #1
 8002b16:	e1ff      	b.n	8002f18 <_dtoa_r+0x838>
 8002b18:	2202      	movs	r2, #2
 8002b1a:	e731      	b.n	8002980 <_dtoa_r+0x2a0>
 8002b1c:	d02e      	beq.n	8002b7c <_dtoa_r+0x49c>
 8002b1e:	f1cb 0300 	rsb	r3, fp, #0
 8002b22:	4aae      	ldr	r2, [pc, #696]	; (8002ddc <_dtoa_r+0x6fc>)
 8002b24:	f003 010f 	and.w	r1, r3, #15
 8002b28:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002b2c:	ed92 7b00 	vldr	d7, [r2]
 8002b30:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8002b34:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002b38:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002b3c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8002b40:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8002b44:	49a6      	ldr	r1, [pc, #664]	; (8002de0 <_dtoa_r+0x700>)
 8002b46:	111b      	asrs	r3, r3, #4
 8002b48:	2000      	movs	r0, #0
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	b93b      	cbnz	r3, 8002b5e <_dtoa_r+0x47e>
 8002b4e:	2800      	cmp	r0, #0
 8002b50:	f43f af6b 	beq.w	8002a2a <_dtoa_r+0x34a>
 8002b54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002b58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b5c:	e765      	b.n	8002a2a <_dtoa_r+0x34a>
 8002b5e:	07dd      	lsls	r5, r3, #31
 8002b60:	d509      	bpl.n	8002b76 <_dtoa_r+0x496>
 8002b62:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8002b66:	ed91 7b00 	vldr	d7, [r1]
 8002b6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002b6e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002b72:	3201      	adds	r2, #1
 8002b74:	2001      	movs	r0, #1
 8002b76:	105b      	asrs	r3, r3, #1
 8002b78:	3108      	adds	r1, #8
 8002b7a:	e7e7      	b.n	8002b4c <_dtoa_r+0x46c>
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	e754      	b.n	8002a2a <_dtoa_r+0x34a>
 8002b80:	465b      	mov	r3, fp
 8002b82:	464d      	mov	r5, r9
 8002b84:	e770      	b.n	8002a68 <_dtoa_r+0x388>
 8002b86:	4a95      	ldr	r2, [pc, #596]	; (8002ddc <_dtoa_r+0x6fc>)
 8002b88:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8002b8c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8002b90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b92:	ec41 0b17 	vmov	d7, r0, r1
 8002b96:	b35a      	cbz	r2, 8002bf0 <_dtoa_r+0x510>
 8002b98:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8002b9c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8002ba0:	9e04      	ldr	r6, [sp, #16]
 8002ba2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8002ba6:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002baa:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002bae:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002bb2:	ee14 2a90 	vmov	r2, s9
 8002bb6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002bba:	3230      	adds	r2, #48	; 0x30
 8002bbc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002bc0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc8:	f806 2b01 	strb.w	r2, [r6], #1
 8002bcc:	d43b      	bmi.n	8002c46 <_dtoa_r+0x566>
 8002bce:	ee32 5b46 	vsub.f64	d5, d2, d6
 8002bd2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8002bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bda:	d472      	bmi.n	8002cc2 <_dtoa_r+0x5e2>
 8002bdc:	9a04      	ldr	r2, [sp, #16]
 8002bde:	1ab2      	subs	r2, r6, r2
 8002be0:	4295      	cmp	r5, r2
 8002be2:	f77f af68 	ble.w	8002ab6 <_dtoa_r+0x3d6>
 8002be6:	ee27 7b03 	vmul.f64	d7, d7, d3
 8002bea:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002bee:	e7de      	b.n	8002bae <_dtoa_r+0x4ce>
 8002bf0:	9a04      	ldr	r2, [sp, #16]
 8002bf2:	ee24 7b07 	vmul.f64	d7, d4, d7
 8002bf6:	1956      	adds	r6, r2, r5
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8002bfe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8002c02:	ee14 2a90 	vmov	r2, s9
 8002c06:	3230      	adds	r2, #48	; 0x30
 8002c08:	f801 2b01 	strb.w	r2, [r1], #1
 8002c0c:	42b1      	cmp	r1, r6
 8002c0e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8002c12:	ee36 6b45 	vsub.f64	d6, d6, d5
 8002c16:	d11a      	bne.n	8002c4e <_dtoa_r+0x56e>
 8002c18:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8002c1c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8002c20:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8002c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c28:	dc4b      	bgt.n	8002cc2 <_dtoa_r+0x5e2>
 8002c2a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002c2e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c36:	f57f af3e 	bpl.w	8002ab6 <_dtoa_r+0x3d6>
 8002c3a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8002c3e:	2a30      	cmp	r2, #48	; 0x30
 8002c40:	f106 31ff 	add.w	r1, r6, #4294967295
 8002c44:	d001      	beq.n	8002c4a <_dtoa_r+0x56a>
 8002c46:	469b      	mov	fp, r3
 8002c48:	e02a      	b.n	8002ca0 <_dtoa_r+0x5c0>
 8002c4a:	460e      	mov	r6, r1
 8002c4c:	e7f5      	b.n	8002c3a <_dtoa_r+0x55a>
 8002c4e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8002c52:	e7d4      	b.n	8002bfe <_dtoa_r+0x51e>
 8002c54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002c58:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8002c5c:	9e04      	ldr	r6, [sp, #16]
 8002c5e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002c62:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8002c66:	ee15 3a10 	vmov	r3, s10
 8002c6a:	3330      	adds	r3, #48	; 0x30
 8002c6c:	f806 3b01 	strb.w	r3, [r6], #1
 8002c70:	9b04      	ldr	r3, [sp, #16]
 8002c72:	1af3      	subs	r3, r6, r3
 8002c74:	4599      	cmp	r9, r3
 8002c76:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8002c7a:	eea3 7b46 	vfms.f64	d7, d3, d6
 8002c7e:	d133      	bne.n	8002ce8 <_dtoa_r+0x608>
 8002c80:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002c84:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8c:	dc18      	bgt.n	8002cc0 <_dtoa_r+0x5e0>
 8002c8e:	eeb4 7b46 	vcmp.f64	d7, d6
 8002c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c96:	d103      	bne.n	8002ca0 <_dtoa_r+0x5c0>
 8002c98:	ee15 3a10 	vmov	r3, s10
 8002c9c:	07db      	lsls	r3, r3, #31
 8002c9e:	d40f      	bmi.n	8002cc0 <_dtoa_r+0x5e0>
 8002ca0:	9901      	ldr	r1, [sp, #4]
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f000 fabd 	bl	8003222 <_Bfree>
 8002ca8:	2300      	movs	r3, #0
 8002caa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002cac:	7033      	strb	r3, [r6, #0]
 8002cae:	f10b 0301 	add.w	r3, fp, #1
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f43f ad5b 	beq.w	8002772 <_dtoa_r+0x92>
 8002cbc:	601e      	str	r6, [r3, #0]
 8002cbe:	e558      	b.n	8002772 <_dtoa_r+0x92>
 8002cc0:	465b      	mov	r3, fp
 8002cc2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8002cc6:	2939      	cmp	r1, #57	; 0x39
 8002cc8:	f106 32ff 	add.w	r2, r6, #4294967295
 8002ccc:	d106      	bne.n	8002cdc <_dtoa_r+0x5fc>
 8002cce:	9904      	ldr	r1, [sp, #16]
 8002cd0:	4291      	cmp	r1, r2
 8002cd2:	d107      	bne.n	8002ce4 <_dtoa_r+0x604>
 8002cd4:	2230      	movs	r2, #48	; 0x30
 8002cd6:	700a      	strb	r2, [r1, #0]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	460a      	mov	r2, r1
 8002cdc:	7811      	ldrb	r1, [r2, #0]
 8002cde:	3101      	adds	r1, #1
 8002ce0:	7011      	strb	r1, [r2, #0]
 8002ce2:	e7b0      	b.n	8002c46 <_dtoa_r+0x566>
 8002ce4:	4616      	mov	r6, r2
 8002ce6:	e7ec      	b.n	8002cc2 <_dtoa_r+0x5e2>
 8002ce8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8002cec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8002cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf4:	d1b3      	bne.n	8002c5e <_dtoa_r+0x57e>
 8002cf6:	e7d3      	b.n	8002ca0 <_dtoa_r+0x5c0>
 8002cf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cfa:	2a00      	cmp	r2, #0
 8002cfc:	f000 808d 	beq.w	8002e1a <_dtoa_r+0x73a>
 8002d00:	9a08      	ldr	r2, [sp, #32]
 8002d02:	2a01      	cmp	r2, #1
 8002d04:	dc72      	bgt.n	8002dec <_dtoa_r+0x70c>
 8002d06:	2f00      	cmp	r7, #0
 8002d08:	d06c      	beq.n	8002de4 <_dtoa_r+0x704>
 8002d0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002d0e:	4645      	mov	r5, r8
 8002d10:	4656      	mov	r6, sl
 8002d12:	9a07      	ldr	r2, [sp, #28]
 8002d14:	2101      	movs	r1, #1
 8002d16:	441a      	add	r2, r3
 8002d18:	4620      	mov	r0, r4
 8002d1a:	449a      	add	sl, r3
 8002d1c:	9207      	str	r2, [sp, #28]
 8002d1e:	f000 fb20 	bl	8003362 <__i2b>
 8002d22:	4607      	mov	r7, r0
 8002d24:	2e00      	cmp	r6, #0
 8002d26:	dd0b      	ble.n	8002d40 <_dtoa_r+0x660>
 8002d28:	9b07      	ldr	r3, [sp, #28]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	dd08      	ble.n	8002d40 <_dtoa_r+0x660>
 8002d2e:	42b3      	cmp	r3, r6
 8002d30:	9a07      	ldr	r2, [sp, #28]
 8002d32:	bfa8      	it	ge
 8002d34:	4633      	movge	r3, r6
 8002d36:	ebaa 0a03 	sub.w	sl, sl, r3
 8002d3a:	1af6      	subs	r6, r6, r3
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	9307      	str	r3, [sp, #28]
 8002d40:	f1b8 0f00 	cmp.w	r8, #0
 8002d44:	d01d      	beq.n	8002d82 <_dtoa_r+0x6a2>
 8002d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d06a      	beq.n	8002e22 <_dtoa_r+0x742>
 8002d4c:	b18d      	cbz	r5, 8002d72 <_dtoa_r+0x692>
 8002d4e:	4639      	mov	r1, r7
 8002d50:	462a      	mov	r2, r5
 8002d52:	4620      	mov	r0, r4
 8002d54:	f000 fba4 	bl	80034a0 <__pow5mult>
 8002d58:	9a01      	ldr	r2, [sp, #4]
 8002d5a:	4601      	mov	r1, r0
 8002d5c:	4607      	mov	r7, r0
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f000 fb08 	bl	8003374 <__multiply>
 8002d64:	9901      	ldr	r1, [sp, #4]
 8002d66:	900c      	str	r0, [sp, #48]	; 0x30
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f000 fa5a 	bl	8003222 <_Bfree>
 8002d6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	ebb8 0205 	subs.w	r2, r8, r5
 8002d76:	d004      	beq.n	8002d82 <_dtoa_r+0x6a2>
 8002d78:	9901      	ldr	r1, [sp, #4]
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	f000 fb90 	bl	80034a0 <__pow5mult>
 8002d80:	9001      	str	r0, [sp, #4]
 8002d82:	2101      	movs	r1, #1
 8002d84:	4620      	mov	r0, r4
 8002d86:	f000 faec 	bl	8003362 <__i2b>
 8002d8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002d8c:	4605      	mov	r5, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 81ca 	beq.w	8003128 <_dtoa_r+0xa48>
 8002d94:	461a      	mov	r2, r3
 8002d96:	4601      	mov	r1, r0
 8002d98:	4620      	mov	r0, r4
 8002d9a:	f000 fb81 	bl	80034a0 <__pow5mult>
 8002d9e:	9b08      	ldr	r3, [sp, #32]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	4605      	mov	r5, r0
 8002da4:	dc44      	bgt.n	8002e30 <_dtoa_r+0x750>
 8002da6:	9b02      	ldr	r3, [sp, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d13c      	bne.n	8002e26 <_dtoa_r+0x746>
 8002dac:	9b03      	ldr	r3, [sp, #12]
 8002dae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d137      	bne.n	8002e26 <_dtoa_r+0x746>
 8002db6:	9b03      	ldr	r3, [sp, #12]
 8002db8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dbc:	0d1b      	lsrs	r3, r3, #20
 8002dbe:	051b      	lsls	r3, r3, #20
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d033      	beq.n	8002e2c <_dtoa_r+0x74c>
 8002dc4:	9b07      	ldr	r3, [sp, #28]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f10a 0a01 	add.w	sl, sl, #1
 8002dcc:	9307      	str	r3, [sp, #28]
 8002dce:	f04f 0801 	mov.w	r8, #1
 8002dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002dd4:	bb73      	cbnz	r3, 8002e34 <_dtoa_r+0x754>
 8002dd6:	2001      	movs	r0, #1
 8002dd8:	e034      	b.n	8002e44 <_dtoa_r+0x764>
 8002dda:	bf00      	nop
 8002ddc:	08003d80 	.word	0x08003d80
 8002de0:	08003d58 	.word	0x08003d58
 8002de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8002dea:	e790      	b.n	8002d0e <_dtoa_r+0x62e>
 8002dec:	f109 35ff 	add.w	r5, r9, #4294967295
 8002df0:	45a8      	cmp	r8, r5
 8002df2:	bfbf      	itttt	lt
 8002df4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8002df6:	eba5 0808 	sublt.w	r8, r5, r8
 8002dfa:	4443      	addlt	r3, r8
 8002dfc:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8002dfe:	bfb6      	itet	lt
 8002e00:	46a8      	movlt	r8, r5
 8002e02:	eba8 0505 	subge.w	r5, r8, r5
 8002e06:	2500      	movlt	r5, #0
 8002e08:	f1b9 0f00 	cmp.w	r9, #0
 8002e0c:	bfb9      	ittee	lt
 8002e0e:	ebaa 0609 	sublt.w	r6, sl, r9
 8002e12:	2300      	movlt	r3, #0
 8002e14:	4656      	movge	r6, sl
 8002e16:	464b      	movge	r3, r9
 8002e18:	e77b      	b.n	8002d12 <_dtoa_r+0x632>
 8002e1a:	4645      	mov	r5, r8
 8002e1c:	4656      	mov	r6, sl
 8002e1e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002e20:	e780      	b.n	8002d24 <_dtoa_r+0x644>
 8002e22:	4642      	mov	r2, r8
 8002e24:	e7a8      	b.n	8002d78 <_dtoa_r+0x698>
 8002e26:	f04f 0800 	mov.w	r8, #0
 8002e2a:	e7d2      	b.n	8002dd2 <_dtoa_r+0x6f2>
 8002e2c:	4698      	mov	r8, r3
 8002e2e:	e7d0      	b.n	8002dd2 <_dtoa_r+0x6f2>
 8002e30:	f04f 0800 	mov.w	r8, #0
 8002e34:	692b      	ldr	r3, [r5, #16]
 8002e36:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8002e3a:	6918      	ldr	r0, [r3, #16]
 8002e3c:	f000 fa43 	bl	80032c6 <__hi0bits>
 8002e40:	f1c0 0020 	rsb	r0, r0, #32
 8002e44:	9b07      	ldr	r3, [sp, #28]
 8002e46:	4418      	add	r0, r3
 8002e48:	f010 001f 	ands.w	r0, r0, #31
 8002e4c:	d047      	beq.n	8002ede <_dtoa_r+0x7fe>
 8002e4e:	f1c0 0320 	rsb	r3, r0, #32
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	dd3b      	ble.n	8002ece <_dtoa_r+0x7ee>
 8002e56:	9b07      	ldr	r3, [sp, #28]
 8002e58:	f1c0 001c 	rsb	r0, r0, #28
 8002e5c:	4482      	add	sl, r0
 8002e5e:	4406      	add	r6, r0
 8002e60:	4403      	add	r3, r0
 8002e62:	9307      	str	r3, [sp, #28]
 8002e64:	f1ba 0f00 	cmp.w	sl, #0
 8002e68:	dd05      	ble.n	8002e76 <_dtoa_r+0x796>
 8002e6a:	4652      	mov	r2, sl
 8002e6c:	9901      	ldr	r1, [sp, #4]
 8002e6e:	4620      	mov	r0, r4
 8002e70:	f000 fb64 	bl	800353c <__lshift>
 8002e74:	9001      	str	r0, [sp, #4]
 8002e76:	9b07      	ldr	r3, [sp, #28]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	dd05      	ble.n	8002e88 <_dtoa_r+0x7a8>
 8002e7c:	4629      	mov	r1, r5
 8002e7e:	461a      	mov	r2, r3
 8002e80:	4620      	mov	r0, r4
 8002e82:	f000 fb5b 	bl	800353c <__lshift>
 8002e86:	4605      	mov	r5, r0
 8002e88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002e8a:	b353      	cbz	r3, 8002ee2 <_dtoa_r+0x802>
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	9801      	ldr	r0, [sp, #4]
 8002e90:	f000 fba8 	bl	80035e4 <__mcmp>
 8002e94:	2800      	cmp	r0, #0
 8002e96:	da24      	bge.n	8002ee2 <_dtoa_r+0x802>
 8002e98:	2300      	movs	r3, #0
 8002e9a:	220a      	movs	r2, #10
 8002e9c:	9901      	ldr	r1, [sp, #4]
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	f000 f9d6 	bl	8003250 <__multadd>
 8002ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ea6:	9001      	str	r0, [sp, #4]
 8002ea8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8142 	beq.w	8003136 <_dtoa_r+0xa56>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	4639      	mov	r1, r7
 8002eb6:	220a      	movs	r2, #10
 8002eb8:	4620      	mov	r0, r4
 8002eba:	f000 f9c9 	bl	8003250 <__multadd>
 8002ebe:	9b06      	ldr	r3, [sp, #24]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	4607      	mov	r7, r0
 8002ec4:	dc4b      	bgt.n	8002f5e <_dtoa_r+0x87e>
 8002ec6:	9b08      	ldr	r3, [sp, #32]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	dd48      	ble.n	8002f5e <_dtoa_r+0x87e>
 8002ecc:	e011      	b.n	8002ef2 <_dtoa_r+0x812>
 8002ece:	d0c9      	beq.n	8002e64 <_dtoa_r+0x784>
 8002ed0:	9a07      	ldr	r2, [sp, #28]
 8002ed2:	331c      	adds	r3, #28
 8002ed4:	441a      	add	r2, r3
 8002ed6:	449a      	add	sl, r3
 8002ed8:	441e      	add	r6, r3
 8002eda:	4613      	mov	r3, r2
 8002edc:	e7c1      	b.n	8002e62 <_dtoa_r+0x782>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	e7f6      	b.n	8002ed0 <_dtoa_r+0x7f0>
 8002ee2:	f1b9 0f00 	cmp.w	r9, #0
 8002ee6:	dc34      	bgt.n	8002f52 <_dtoa_r+0x872>
 8002ee8:	9b08      	ldr	r3, [sp, #32]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	dd31      	ble.n	8002f52 <_dtoa_r+0x872>
 8002eee:	f8cd 9018 	str.w	r9, [sp, #24]
 8002ef2:	9b06      	ldr	r3, [sp, #24]
 8002ef4:	b963      	cbnz	r3, 8002f10 <_dtoa_r+0x830>
 8002ef6:	4629      	mov	r1, r5
 8002ef8:	2205      	movs	r2, #5
 8002efa:	4620      	mov	r0, r4
 8002efc:	f000 f9a8 	bl	8003250 <__multadd>
 8002f00:	4601      	mov	r1, r0
 8002f02:	4605      	mov	r5, r0
 8002f04:	9801      	ldr	r0, [sp, #4]
 8002f06:	f000 fb6d 	bl	80035e4 <__mcmp>
 8002f0a:	2800      	cmp	r0, #0
 8002f0c:	f73f adfc 	bgt.w	8002b08 <_dtoa_r+0x428>
 8002f10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f12:	9e04      	ldr	r6, [sp, #16]
 8002f14:	ea6f 0b03 	mvn.w	fp, r3
 8002f18:	f04f 0900 	mov.w	r9, #0
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	4620      	mov	r0, r4
 8002f20:	f000 f97f 	bl	8003222 <_Bfree>
 8002f24:	2f00      	cmp	r7, #0
 8002f26:	f43f aebb 	beq.w	8002ca0 <_dtoa_r+0x5c0>
 8002f2a:	f1b9 0f00 	cmp.w	r9, #0
 8002f2e:	d005      	beq.n	8002f3c <_dtoa_r+0x85c>
 8002f30:	45b9      	cmp	r9, r7
 8002f32:	d003      	beq.n	8002f3c <_dtoa_r+0x85c>
 8002f34:	4649      	mov	r1, r9
 8002f36:	4620      	mov	r0, r4
 8002f38:	f000 f973 	bl	8003222 <_Bfree>
 8002f3c:	4639      	mov	r1, r7
 8002f3e:	4620      	mov	r0, r4
 8002f40:	f000 f96f 	bl	8003222 <_Bfree>
 8002f44:	e6ac      	b.n	8002ca0 <_dtoa_r+0x5c0>
 8002f46:	2500      	movs	r5, #0
 8002f48:	462f      	mov	r7, r5
 8002f4a:	e7e1      	b.n	8002f10 <_dtoa_r+0x830>
 8002f4c:	469b      	mov	fp, r3
 8002f4e:	462f      	mov	r7, r5
 8002f50:	e5da      	b.n	8002b08 <_dtoa_r+0x428>
 8002f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f54:	f8cd 9018 	str.w	r9, [sp, #24]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80f3 	beq.w	8003144 <_dtoa_r+0xa64>
 8002f5e:	2e00      	cmp	r6, #0
 8002f60:	dd05      	ble.n	8002f6e <_dtoa_r+0x88e>
 8002f62:	4639      	mov	r1, r7
 8002f64:	4632      	mov	r2, r6
 8002f66:	4620      	mov	r0, r4
 8002f68:	f000 fae8 	bl	800353c <__lshift>
 8002f6c:	4607      	mov	r7, r0
 8002f6e:	f1b8 0f00 	cmp.w	r8, #0
 8002f72:	d04c      	beq.n	800300e <_dtoa_r+0x92e>
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	4620      	mov	r0, r4
 8002f78:	f000 f91f 	bl	80031ba <_Balloc>
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	3202      	adds	r2, #2
 8002f80:	4606      	mov	r6, r0
 8002f82:	0092      	lsls	r2, r2, #2
 8002f84:	f107 010c 	add.w	r1, r7, #12
 8002f88:	300c      	adds	r0, #12
 8002f8a:	f000 f90b 	bl	80031a4 <memcpy>
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4631      	mov	r1, r6
 8002f92:	4620      	mov	r0, r4
 8002f94:	f000 fad2 	bl	800353c <__lshift>
 8002f98:	9b02      	ldr	r3, [sp, #8]
 8002f9a:	f8dd a010 	ldr.w	sl, [sp, #16]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	46b9      	mov	r9, r7
 8002fa4:	9307      	str	r3, [sp, #28]
 8002fa6:	4607      	mov	r7, r0
 8002fa8:	4629      	mov	r1, r5
 8002faa:	9801      	ldr	r0, [sp, #4]
 8002fac:	f7ff fb0c 	bl	80025c8 <quorem>
 8002fb0:	4649      	mov	r1, r9
 8002fb2:	4606      	mov	r6, r0
 8002fb4:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8002fb8:	9801      	ldr	r0, [sp, #4]
 8002fba:	f000 fb13 	bl	80035e4 <__mcmp>
 8002fbe:	463a      	mov	r2, r7
 8002fc0:	9002      	str	r0, [sp, #8]
 8002fc2:	4629      	mov	r1, r5
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	f000 fb27 	bl	8003618 <__mdiff>
 8002fca:	68c3      	ldr	r3, [r0, #12]
 8002fcc:	4602      	mov	r2, r0
 8002fce:	bb03      	cbnz	r3, 8003012 <_dtoa_r+0x932>
 8002fd0:	4601      	mov	r1, r0
 8002fd2:	9009      	str	r0, [sp, #36]	; 0x24
 8002fd4:	9801      	ldr	r0, [sp, #4]
 8002fd6:	f000 fb05 	bl	80035e4 <__mcmp>
 8002fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002fdc:	4603      	mov	r3, r0
 8002fde:	4611      	mov	r1, r2
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8002fe4:	f000 f91d 	bl	8003222 <_Bfree>
 8002fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fea:	b9a3      	cbnz	r3, 8003016 <_dtoa_r+0x936>
 8002fec:	9a08      	ldr	r2, [sp, #32]
 8002fee:	b992      	cbnz	r2, 8003016 <_dtoa_r+0x936>
 8002ff0:	9a07      	ldr	r2, [sp, #28]
 8002ff2:	b982      	cbnz	r2, 8003016 <_dtoa_r+0x936>
 8002ff4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8002ff8:	d029      	beq.n	800304e <_dtoa_r+0x96e>
 8002ffa:	9b02      	ldr	r3, [sp, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	dd01      	ble.n	8003004 <_dtoa_r+0x924>
 8003000:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8003004:	f10a 0601 	add.w	r6, sl, #1
 8003008:	f88a 8000 	strb.w	r8, [sl]
 800300c:	e786      	b.n	8002f1c <_dtoa_r+0x83c>
 800300e:	4638      	mov	r0, r7
 8003010:	e7c2      	b.n	8002f98 <_dtoa_r+0x8b8>
 8003012:	2301      	movs	r3, #1
 8003014:	e7e3      	b.n	8002fde <_dtoa_r+0x8fe>
 8003016:	9a02      	ldr	r2, [sp, #8]
 8003018:	2a00      	cmp	r2, #0
 800301a:	db04      	blt.n	8003026 <_dtoa_r+0x946>
 800301c:	d124      	bne.n	8003068 <_dtoa_r+0x988>
 800301e:	9a08      	ldr	r2, [sp, #32]
 8003020:	bb12      	cbnz	r2, 8003068 <_dtoa_r+0x988>
 8003022:	9a07      	ldr	r2, [sp, #28]
 8003024:	bb02      	cbnz	r2, 8003068 <_dtoa_r+0x988>
 8003026:	2b00      	cmp	r3, #0
 8003028:	ddec      	ble.n	8003004 <_dtoa_r+0x924>
 800302a:	2201      	movs	r2, #1
 800302c:	9901      	ldr	r1, [sp, #4]
 800302e:	4620      	mov	r0, r4
 8003030:	f000 fa84 	bl	800353c <__lshift>
 8003034:	4629      	mov	r1, r5
 8003036:	9001      	str	r0, [sp, #4]
 8003038:	f000 fad4 	bl	80035e4 <__mcmp>
 800303c:	2800      	cmp	r0, #0
 800303e:	dc03      	bgt.n	8003048 <_dtoa_r+0x968>
 8003040:	d1e0      	bne.n	8003004 <_dtoa_r+0x924>
 8003042:	f018 0f01 	tst.w	r8, #1
 8003046:	d0dd      	beq.n	8003004 <_dtoa_r+0x924>
 8003048:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800304c:	d1d8      	bne.n	8003000 <_dtoa_r+0x920>
 800304e:	2339      	movs	r3, #57	; 0x39
 8003050:	f10a 0601 	add.w	r6, sl, #1
 8003054:	f88a 3000 	strb.w	r3, [sl]
 8003058:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800305c:	2b39      	cmp	r3, #57	; 0x39
 800305e:	f106 32ff 	add.w	r2, r6, #4294967295
 8003062:	d04c      	beq.n	80030fe <_dtoa_r+0xa1e>
 8003064:	3301      	adds	r3, #1
 8003066:	e051      	b.n	800310c <_dtoa_r+0xa2c>
 8003068:	2b00      	cmp	r3, #0
 800306a:	f10a 0601 	add.w	r6, sl, #1
 800306e:	dd05      	ble.n	800307c <_dtoa_r+0x99c>
 8003070:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003074:	d0eb      	beq.n	800304e <_dtoa_r+0x96e>
 8003076:	f108 0801 	add.w	r8, r8, #1
 800307a:	e7c5      	b.n	8003008 <_dtoa_r+0x928>
 800307c:	9b04      	ldr	r3, [sp, #16]
 800307e:	9a06      	ldr	r2, [sp, #24]
 8003080:	f806 8c01 	strb.w	r8, [r6, #-1]
 8003084:	1af3      	subs	r3, r6, r3
 8003086:	4293      	cmp	r3, r2
 8003088:	d021      	beq.n	80030ce <_dtoa_r+0x9ee>
 800308a:	2300      	movs	r3, #0
 800308c:	220a      	movs	r2, #10
 800308e:	9901      	ldr	r1, [sp, #4]
 8003090:	4620      	mov	r0, r4
 8003092:	f000 f8dd 	bl	8003250 <__multadd>
 8003096:	45b9      	cmp	r9, r7
 8003098:	9001      	str	r0, [sp, #4]
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	f04f 020a 	mov.w	r2, #10
 80030a2:	4649      	mov	r1, r9
 80030a4:	4620      	mov	r0, r4
 80030a6:	d105      	bne.n	80030b4 <_dtoa_r+0x9d4>
 80030a8:	f000 f8d2 	bl	8003250 <__multadd>
 80030ac:	4681      	mov	r9, r0
 80030ae:	4607      	mov	r7, r0
 80030b0:	46b2      	mov	sl, r6
 80030b2:	e779      	b.n	8002fa8 <_dtoa_r+0x8c8>
 80030b4:	f000 f8cc 	bl	8003250 <__multadd>
 80030b8:	4639      	mov	r1, r7
 80030ba:	4681      	mov	r9, r0
 80030bc:	2300      	movs	r3, #0
 80030be:	220a      	movs	r2, #10
 80030c0:	4620      	mov	r0, r4
 80030c2:	f000 f8c5 	bl	8003250 <__multadd>
 80030c6:	4607      	mov	r7, r0
 80030c8:	e7f2      	b.n	80030b0 <_dtoa_r+0x9d0>
 80030ca:	f04f 0900 	mov.w	r9, #0
 80030ce:	2201      	movs	r2, #1
 80030d0:	9901      	ldr	r1, [sp, #4]
 80030d2:	4620      	mov	r0, r4
 80030d4:	f000 fa32 	bl	800353c <__lshift>
 80030d8:	4629      	mov	r1, r5
 80030da:	9001      	str	r0, [sp, #4]
 80030dc:	f000 fa82 	bl	80035e4 <__mcmp>
 80030e0:	2800      	cmp	r0, #0
 80030e2:	dcb9      	bgt.n	8003058 <_dtoa_r+0x978>
 80030e4:	d102      	bne.n	80030ec <_dtoa_r+0xa0c>
 80030e6:	f018 0f01 	tst.w	r8, #1
 80030ea:	d1b5      	bne.n	8003058 <_dtoa_r+0x978>
 80030ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80030f0:	2b30      	cmp	r3, #48	; 0x30
 80030f2:	f106 32ff 	add.w	r2, r6, #4294967295
 80030f6:	f47f af11 	bne.w	8002f1c <_dtoa_r+0x83c>
 80030fa:	4616      	mov	r6, r2
 80030fc:	e7f6      	b.n	80030ec <_dtoa_r+0xa0c>
 80030fe:	9b04      	ldr	r3, [sp, #16]
 8003100:	4293      	cmp	r3, r2
 8003102:	d105      	bne.n	8003110 <_dtoa_r+0xa30>
 8003104:	9a04      	ldr	r2, [sp, #16]
 8003106:	f10b 0b01 	add.w	fp, fp, #1
 800310a:	2331      	movs	r3, #49	; 0x31
 800310c:	7013      	strb	r3, [r2, #0]
 800310e:	e705      	b.n	8002f1c <_dtoa_r+0x83c>
 8003110:	4616      	mov	r6, r2
 8003112:	e7a1      	b.n	8003058 <_dtoa_r+0x978>
 8003114:	4b16      	ldr	r3, [pc, #88]	; (8003170 <_dtoa_r+0xa90>)
 8003116:	f7ff bb48 	b.w	80027aa <_dtoa_r+0xca>
 800311a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800311c:	2b00      	cmp	r3, #0
 800311e:	f47f ab23 	bne.w	8002768 <_dtoa_r+0x88>
 8003122:	4b14      	ldr	r3, [pc, #80]	; (8003174 <_dtoa_r+0xa94>)
 8003124:	f7ff bb41 	b.w	80027aa <_dtoa_r+0xca>
 8003128:	9b08      	ldr	r3, [sp, #32]
 800312a:	2b01      	cmp	r3, #1
 800312c:	f77f ae3b 	ble.w	8002da6 <_dtoa_r+0x6c6>
 8003130:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8003134:	e64f      	b.n	8002dd6 <_dtoa_r+0x6f6>
 8003136:	9b06      	ldr	r3, [sp, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	dc03      	bgt.n	8003144 <_dtoa_r+0xa64>
 800313c:	9b08      	ldr	r3, [sp, #32]
 800313e:	2b02      	cmp	r3, #2
 8003140:	f73f aed7 	bgt.w	8002ef2 <_dtoa_r+0x812>
 8003144:	9e04      	ldr	r6, [sp, #16]
 8003146:	9801      	ldr	r0, [sp, #4]
 8003148:	4629      	mov	r1, r5
 800314a:	f7ff fa3d 	bl	80025c8 <quorem>
 800314e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003152:	f806 8b01 	strb.w	r8, [r6], #1
 8003156:	9b04      	ldr	r3, [sp, #16]
 8003158:	9a06      	ldr	r2, [sp, #24]
 800315a:	1af3      	subs	r3, r6, r3
 800315c:	429a      	cmp	r2, r3
 800315e:	ddb4      	ble.n	80030ca <_dtoa_r+0x9ea>
 8003160:	2300      	movs	r3, #0
 8003162:	220a      	movs	r2, #10
 8003164:	9901      	ldr	r1, [sp, #4]
 8003166:	4620      	mov	r0, r4
 8003168:	f000 f872 	bl	8003250 <__multadd>
 800316c:	9001      	str	r0, [sp, #4]
 800316e:	e7ea      	b.n	8003146 <_dtoa_r+0xa66>
 8003170:	08003d24 	.word	0x08003d24
 8003174:	08003d48 	.word	0x08003d48

08003178 <_localeconv_r>:
 8003178:	4b04      	ldr	r3, [pc, #16]	; (800318c <_localeconv_r+0x14>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6a18      	ldr	r0, [r3, #32]
 800317e:	4b04      	ldr	r3, [pc, #16]	; (8003190 <_localeconv_r+0x18>)
 8003180:	2800      	cmp	r0, #0
 8003182:	bf08      	it	eq
 8003184:	4618      	moveq	r0, r3
 8003186:	30f0      	adds	r0, #240	; 0xf0
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000054 	.word	0x20000054
 8003190:	200000b8 	.word	0x200000b8

08003194 <malloc>:
 8003194:	4b02      	ldr	r3, [pc, #8]	; (80031a0 <malloc+0xc>)
 8003196:	4601      	mov	r1, r0
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	f000 bb45 	b.w	8003828 <_malloc_r>
 800319e:	bf00      	nop
 80031a0:	20000054 	.word	0x20000054

080031a4 <memcpy>:
 80031a4:	b510      	push	{r4, lr}
 80031a6:	1e43      	subs	r3, r0, #1
 80031a8:	440a      	add	r2, r1
 80031aa:	4291      	cmp	r1, r2
 80031ac:	d100      	bne.n	80031b0 <memcpy+0xc>
 80031ae:	bd10      	pop	{r4, pc}
 80031b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031b8:	e7f7      	b.n	80031aa <memcpy+0x6>

080031ba <_Balloc>:
 80031ba:	b570      	push	{r4, r5, r6, lr}
 80031bc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80031be:	4604      	mov	r4, r0
 80031c0:	460e      	mov	r6, r1
 80031c2:	b93d      	cbnz	r5, 80031d4 <_Balloc+0x1a>
 80031c4:	2010      	movs	r0, #16
 80031c6:	f7ff ffe5 	bl	8003194 <malloc>
 80031ca:	6260      	str	r0, [r4, #36]	; 0x24
 80031cc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80031d0:	6005      	str	r5, [r0, #0]
 80031d2:	60c5      	str	r5, [r0, #12]
 80031d4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80031d6:	68eb      	ldr	r3, [r5, #12]
 80031d8:	b183      	cbz	r3, 80031fc <_Balloc+0x42>
 80031da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80031e2:	b9b8      	cbnz	r0, 8003214 <_Balloc+0x5a>
 80031e4:	2101      	movs	r1, #1
 80031e6:	fa01 f506 	lsl.w	r5, r1, r6
 80031ea:	1d6a      	adds	r2, r5, #5
 80031ec:	0092      	lsls	r2, r2, #2
 80031ee:	4620      	mov	r0, r4
 80031f0:	f000 fabe 	bl	8003770 <_calloc_r>
 80031f4:	b160      	cbz	r0, 8003210 <_Balloc+0x56>
 80031f6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80031fa:	e00e      	b.n	800321a <_Balloc+0x60>
 80031fc:	2221      	movs	r2, #33	; 0x21
 80031fe:	2104      	movs	r1, #4
 8003200:	4620      	mov	r0, r4
 8003202:	f000 fab5 	bl	8003770 <_calloc_r>
 8003206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003208:	60e8      	str	r0, [r5, #12]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e4      	bne.n	80031da <_Balloc+0x20>
 8003210:	2000      	movs	r0, #0
 8003212:	bd70      	pop	{r4, r5, r6, pc}
 8003214:	6802      	ldr	r2, [r0, #0]
 8003216:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800321a:	2300      	movs	r3, #0
 800321c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003220:	e7f7      	b.n	8003212 <_Balloc+0x58>

08003222 <_Bfree>:
 8003222:	b570      	push	{r4, r5, r6, lr}
 8003224:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003226:	4606      	mov	r6, r0
 8003228:	460d      	mov	r5, r1
 800322a:	b93c      	cbnz	r4, 800323c <_Bfree+0x1a>
 800322c:	2010      	movs	r0, #16
 800322e:	f7ff ffb1 	bl	8003194 <malloc>
 8003232:	6270      	str	r0, [r6, #36]	; 0x24
 8003234:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003238:	6004      	str	r4, [r0, #0]
 800323a:	60c4      	str	r4, [r0, #12]
 800323c:	b13d      	cbz	r5, 800324e <_Bfree+0x2c>
 800323e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003240:	686a      	ldr	r2, [r5, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003248:	6029      	str	r1, [r5, #0]
 800324a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800324e:	bd70      	pop	{r4, r5, r6, pc}

08003250 <__multadd>:
 8003250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003254:	690d      	ldr	r5, [r1, #16]
 8003256:	461f      	mov	r7, r3
 8003258:	4606      	mov	r6, r0
 800325a:	460c      	mov	r4, r1
 800325c:	f101 0c14 	add.w	ip, r1, #20
 8003260:	2300      	movs	r3, #0
 8003262:	f8dc 0000 	ldr.w	r0, [ip]
 8003266:	b281      	uxth	r1, r0
 8003268:	fb02 7101 	mla	r1, r2, r1, r7
 800326c:	0c0f      	lsrs	r7, r1, #16
 800326e:	0c00      	lsrs	r0, r0, #16
 8003270:	fb02 7000 	mla	r0, r2, r0, r7
 8003274:	b289      	uxth	r1, r1
 8003276:	3301      	adds	r3, #1
 8003278:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800327c:	429d      	cmp	r5, r3
 800327e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8003282:	f84c 1b04 	str.w	r1, [ip], #4
 8003286:	dcec      	bgt.n	8003262 <__multadd+0x12>
 8003288:	b1d7      	cbz	r7, 80032c0 <__multadd+0x70>
 800328a:	68a3      	ldr	r3, [r4, #8]
 800328c:	42ab      	cmp	r3, r5
 800328e:	dc12      	bgt.n	80032b6 <__multadd+0x66>
 8003290:	6861      	ldr	r1, [r4, #4]
 8003292:	4630      	mov	r0, r6
 8003294:	3101      	adds	r1, #1
 8003296:	f7ff ff90 	bl	80031ba <_Balloc>
 800329a:	6922      	ldr	r2, [r4, #16]
 800329c:	3202      	adds	r2, #2
 800329e:	f104 010c 	add.w	r1, r4, #12
 80032a2:	4680      	mov	r8, r0
 80032a4:	0092      	lsls	r2, r2, #2
 80032a6:	300c      	adds	r0, #12
 80032a8:	f7ff ff7c 	bl	80031a4 <memcpy>
 80032ac:	4621      	mov	r1, r4
 80032ae:	4630      	mov	r0, r6
 80032b0:	f7ff ffb7 	bl	8003222 <_Bfree>
 80032b4:	4644      	mov	r4, r8
 80032b6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80032ba:	3501      	adds	r5, #1
 80032bc:	615f      	str	r7, [r3, #20]
 80032be:	6125      	str	r5, [r4, #16]
 80032c0:	4620      	mov	r0, r4
 80032c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080032c6 <__hi0bits>:
 80032c6:	0c02      	lsrs	r2, r0, #16
 80032c8:	0412      	lsls	r2, r2, #16
 80032ca:	4603      	mov	r3, r0
 80032cc:	b9b2      	cbnz	r2, 80032fc <__hi0bits+0x36>
 80032ce:	0403      	lsls	r3, r0, #16
 80032d0:	2010      	movs	r0, #16
 80032d2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80032d6:	bf04      	itt	eq
 80032d8:	021b      	lsleq	r3, r3, #8
 80032da:	3008      	addeq	r0, #8
 80032dc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80032e0:	bf04      	itt	eq
 80032e2:	011b      	lsleq	r3, r3, #4
 80032e4:	3004      	addeq	r0, #4
 80032e6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80032ea:	bf04      	itt	eq
 80032ec:	009b      	lsleq	r3, r3, #2
 80032ee:	3002      	addeq	r0, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	db06      	blt.n	8003302 <__hi0bits+0x3c>
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	d503      	bpl.n	8003300 <__hi0bits+0x3a>
 80032f8:	3001      	adds	r0, #1
 80032fa:	4770      	bx	lr
 80032fc:	2000      	movs	r0, #0
 80032fe:	e7e8      	b.n	80032d2 <__hi0bits+0xc>
 8003300:	2020      	movs	r0, #32
 8003302:	4770      	bx	lr

08003304 <__lo0bits>:
 8003304:	6803      	ldr	r3, [r0, #0]
 8003306:	f013 0207 	ands.w	r2, r3, #7
 800330a:	4601      	mov	r1, r0
 800330c:	d00b      	beq.n	8003326 <__lo0bits+0x22>
 800330e:	07da      	lsls	r2, r3, #31
 8003310:	d423      	bmi.n	800335a <__lo0bits+0x56>
 8003312:	0798      	lsls	r0, r3, #30
 8003314:	bf49      	itett	mi
 8003316:	085b      	lsrmi	r3, r3, #1
 8003318:	089b      	lsrpl	r3, r3, #2
 800331a:	2001      	movmi	r0, #1
 800331c:	600b      	strmi	r3, [r1, #0]
 800331e:	bf5c      	itt	pl
 8003320:	600b      	strpl	r3, [r1, #0]
 8003322:	2002      	movpl	r0, #2
 8003324:	4770      	bx	lr
 8003326:	b298      	uxth	r0, r3
 8003328:	b9a8      	cbnz	r0, 8003356 <__lo0bits+0x52>
 800332a:	0c1b      	lsrs	r3, r3, #16
 800332c:	2010      	movs	r0, #16
 800332e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003332:	bf04      	itt	eq
 8003334:	0a1b      	lsreq	r3, r3, #8
 8003336:	3008      	addeq	r0, #8
 8003338:	071a      	lsls	r2, r3, #28
 800333a:	bf04      	itt	eq
 800333c:	091b      	lsreq	r3, r3, #4
 800333e:	3004      	addeq	r0, #4
 8003340:	079a      	lsls	r2, r3, #30
 8003342:	bf04      	itt	eq
 8003344:	089b      	lsreq	r3, r3, #2
 8003346:	3002      	addeq	r0, #2
 8003348:	07da      	lsls	r2, r3, #31
 800334a:	d402      	bmi.n	8003352 <__lo0bits+0x4e>
 800334c:	085b      	lsrs	r3, r3, #1
 800334e:	d006      	beq.n	800335e <__lo0bits+0x5a>
 8003350:	3001      	adds	r0, #1
 8003352:	600b      	str	r3, [r1, #0]
 8003354:	4770      	bx	lr
 8003356:	4610      	mov	r0, r2
 8003358:	e7e9      	b.n	800332e <__lo0bits+0x2a>
 800335a:	2000      	movs	r0, #0
 800335c:	4770      	bx	lr
 800335e:	2020      	movs	r0, #32
 8003360:	4770      	bx	lr

08003362 <__i2b>:
 8003362:	b510      	push	{r4, lr}
 8003364:	460c      	mov	r4, r1
 8003366:	2101      	movs	r1, #1
 8003368:	f7ff ff27 	bl	80031ba <_Balloc>
 800336c:	2201      	movs	r2, #1
 800336e:	6144      	str	r4, [r0, #20]
 8003370:	6102      	str	r2, [r0, #16]
 8003372:	bd10      	pop	{r4, pc}

08003374 <__multiply>:
 8003374:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003378:	4614      	mov	r4, r2
 800337a:	690a      	ldr	r2, [r1, #16]
 800337c:	6923      	ldr	r3, [r4, #16]
 800337e:	429a      	cmp	r2, r3
 8003380:	bfb8      	it	lt
 8003382:	460b      	movlt	r3, r1
 8003384:	4688      	mov	r8, r1
 8003386:	bfbc      	itt	lt
 8003388:	46a0      	movlt	r8, r4
 800338a:	461c      	movlt	r4, r3
 800338c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8003390:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8003394:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003398:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800339c:	eb07 0609 	add.w	r6, r7, r9
 80033a0:	42b3      	cmp	r3, r6
 80033a2:	bfb8      	it	lt
 80033a4:	3101      	addlt	r1, #1
 80033a6:	f7ff ff08 	bl	80031ba <_Balloc>
 80033aa:	f100 0514 	add.w	r5, r0, #20
 80033ae:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80033b2:	462b      	mov	r3, r5
 80033b4:	2200      	movs	r2, #0
 80033b6:	4573      	cmp	r3, lr
 80033b8:	d316      	bcc.n	80033e8 <__multiply+0x74>
 80033ba:	f104 0214 	add.w	r2, r4, #20
 80033be:	f108 0114 	add.w	r1, r8, #20
 80033c2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80033c6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	9b00      	ldr	r3, [sp, #0]
 80033ce:	9201      	str	r2, [sp, #4]
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d80c      	bhi.n	80033ee <__multiply+0x7a>
 80033d4:	2e00      	cmp	r6, #0
 80033d6:	dd03      	ble.n	80033e0 <__multiply+0x6c>
 80033d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d05d      	beq.n	800349c <__multiply+0x128>
 80033e0:	6106      	str	r6, [r0, #16]
 80033e2:	b003      	add	sp, #12
 80033e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033e8:	f843 2b04 	str.w	r2, [r3], #4
 80033ec:	e7e3      	b.n	80033b6 <__multiply+0x42>
 80033ee:	f8b2 b000 	ldrh.w	fp, [r2]
 80033f2:	f1bb 0f00 	cmp.w	fp, #0
 80033f6:	d023      	beq.n	8003440 <__multiply+0xcc>
 80033f8:	4689      	mov	r9, r1
 80033fa:	46ac      	mov	ip, r5
 80033fc:	f04f 0800 	mov.w	r8, #0
 8003400:	f859 4b04 	ldr.w	r4, [r9], #4
 8003404:	f8dc a000 	ldr.w	sl, [ip]
 8003408:	b2a3      	uxth	r3, r4
 800340a:	fa1f fa8a 	uxth.w	sl, sl
 800340e:	fb0b a303 	mla	r3, fp, r3, sl
 8003412:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003416:	f8dc 4000 	ldr.w	r4, [ip]
 800341a:	4443      	add	r3, r8
 800341c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8003420:	fb0b 840a 	mla	r4, fp, sl, r8
 8003424:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8003428:	46e2      	mov	sl, ip
 800342a:	b29b      	uxth	r3, r3
 800342c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8003430:	454f      	cmp	r7, r9
 8003432:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8003436:	f84a 3b04 	str.w	r3, [sl], #4
 800343a:	d82b      	bhi.n	8003494 <__multiply+0x120>
 800343c:	f8cc 8004 	str.w	r8, [ip, #4]
 8003440:	9b01      	ldr	r3, [sp, #4]
 8003442:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8003446:	3204      	adds	r2, #4
 8003448:	f1ba 0f00 	cmp.w	sl, #0
 800344c:	d020      	beq.n	8003490 <__multiply+0x11c>
 800344e:	682b      	ldr	r3, [r5, #0]
 8003450:	4689      	mov	r9, r1
 8003452:	46a8      	mov	r8, r5
 8003454:	f04f 0b00 	mov.w	fp, #0
 8003458:	f8b9 c000 	ldrh.w	ip, [r9]
 800345c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8003460:	fb0a 440c 	mla	r4, sl, ip, r4
 8003464:	445c      	add	r4, fp
 8003466:	46c4      	mov	ip, r8
 8003468:	b29b      	uxth	r3, r3
 800346a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800346e:	f84c 3b04 	str.w	r3, [ip], #4
 8003472:	f859 3b04 	ldr.w	r3, [r9], #4
 8003476:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800347a:	0c1b      	lsrs	r3, r3, #16
 800347c:	fb0a b303 	mla	r3, sl, r3, fp
 8003480:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8003484:	454f      	cmp	r7, r9
 8003486:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800348a:	d805      	bhi.n	8003498 <__multiply+0x124>
 800348c:	f8c8 3004 	str.w	r3, [r8, #4]
 8003490:	3504      	adds	r5, #4
 8003492:	e79b      	b.n	80033cc <__multiply+0x58>
 8003494:	46d4      	mov	ip, sl
 8003496:	e7b3      	b.n	8003400 <__multiply+0x8c>
 8003498:	46e0      	mov	r8, ip
 800349a:	e7dd      	b.n	8003458 <__multiply+0xe4>
 800349c:	3e01      	subs	r6, #1
 800349e:	e799      	b.n	80033d4 <__multiply+0x60>

080034a0 <__pow5mult>:
 80034a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034a4:	4615      	mov	r5, r2
 80034a6:	f012 0203 	ands.w	r2, r2, #3
 80034aa:	4606      	mov	r6, r0
 80034ac:	460f      	mov	r7, r1
 80034ae:	d007      	beq.n	80034c0 <__pow5mult+0x20>
 80034b0:	3a01      	subs	r2, #1
 80034b2:	4c21      	ldr	r4, [pc, #132]	; (8003538 <__pow5mult+0x98>)
 80034b4:	2300      	movs	r3, #0
 80034b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80034ba:	f7ff fec9 	bl	8003250 <__multadd>
 80034be:	4607      	mov	r7, r0
 80034c0:	10ad      	asrs	r5, r5, #2
 80034c2:	d035      	beq.n	8003530 <__pow5mult+0x90>
 80034c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80034c6:	b93c      	cbnz	r4, 80034d8 <__pow5mult+0x38>
 80034c8:	2010      	movs	r0, #16
 80034ca:	f7ff fe63 	bl	8003194 <malloc>
 80034ce:	6270      	str	r0, [r6, #36]	; 0x24
 80034d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80034d4:	6004      	str	r4, [r0, #0]
 80034d6:	60c4      	str	r4, [r0, #12]
 80034d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80034dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80034e0:	b94c      	cbnz	r4, 80034f6 <__pow5mult+0x56>
 80034e2:	f240 2171 	movw	r1, #625	; 0x271
 80034e6:	4630      	mov	r0, r6
 80034e8:	f7ff ff3b 	bl	8003362 <__i2b>
 80034ec:	2300      	movs	r3, #0
 80034ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80034f2:	4604      	mov	r4, r0
 80034f4:	6003      	str	r3, [r0, #0]
 80034f6:	f04f 0800 	mov.w	r8, #0
 80034fa:	07eb      	lsls	r3, r5, #31
 80034fc:	d50a      	bpl.n	8003514 <__pow5mult+0x74>
 80034fe:	4639      	mov	r1, r7
 8003500:	4622      	mov	r2, r4
 8003502:	4630      	mov	r0, r6
 8003504:	f7ff ff36 	bl	8003374 <__multiply>
 8003508:	4639      	mov	r1, r7
 800350a:	4681      	mov	r9, r0
 800350c:	4630      	mov	r0, r6
 800350e:	f7ff fe88 	bl	8003222 <_Bfree>
 8003512:	464f      	mov	r7, r9
 8003514:	106d      	asrs	r5, r5, #1
 8003516:	d00b      	beq.n	8003530 <__pow5mult+0x90>
 8003518:	6820      	ldr	r0, [r4, #0]
 800351a:	b938      	cbnz	r0, 800352c <__pow5mult+0x8c>
 800351c:	4622      	mov	r2, r4
 800351e:	4621      	mov	r1, r4
 8003520:	4630      	mov	r0, r6
 8003522:	f7ff ff27 	bl	8003374 <__multiply>
 8003526:	6020      	str	r0, [r4, #0]
 8003528:	f8c0 8000 	str.w	r8, [r0]
 800352c:	4604      	mov	r4, r0
 800352e:	e7e4      	b.n	80034fa <__pow5mult+0x5a>
 8003530:	4638      	mov	r0, r7
 8003532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003536:	bf00      	nop
 8003538:	08003e48 	.word	0x08003e48

0800353c <__lshift>:
 800353c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003540:	460c      	mov	r4, r1
 8003542:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003546:	6923      	ldr	r3, [r4, #16]
 8003548:	6849      	ldr	r1, [r1, #4]
 800354a:	eb0a 0903 	add.w	r9, sl, r3
 800354e:	68a3      	ldr	r3, [r4, #8]
 8003550:	4607      	mov	r7, r0
 8003552:	4616      	mov	r6, r2
 8003554:	f109 0501 	add.w	r5, r9, #1
 8003558:	42ab      	cmp	r3, r5
 800355a:	db32      	blt.n	80035c2 <__lshift+0x86>
 800355c:	4638      	mov	r0, r7
 800355e:	f7ff fe2c 	bl	80031ba <_Balloc>
 8003562:	2300      	movs	r3, #0
 8003564:	4680      	mov	r8, r0
 8003566:	f100 0114 	add.w	r1, r0, #20
 800356a:	461a      	mov	r2, r3
 800356c:	4553      	cmp	r3, sl
 800356e:	db2b      	blt.n	80035c8 <__lshift+0x8c>
 8003570:	6920      	ldr	r0, [r4, #16]
 8003572:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003576:	f104 0314 	add.w	r3, r4, #20
 800357a:	f016 021f 	ands.w	r2, r6, #31
 800357e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003582:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003586:	d025      	beq.n	80035d4 <__lshift+0x98>
 8003588:	f1c2 0e20 	rsb	lr, r2, #32
 800358c:	2000      	movs	r0, #0
 800358e:	681e      	ldr	r6, [r3, #0]
 8003590:	468a      	mov	sl, r1
 8003592:	4096      	lsls	r6, r2
 8003594:	4330      	orrs	r0, r6
 8003596:	f84a 0b04 	str.w	r0, [sl], #4
 800359a:	f853 0b04 	ldr.w	r0, [r3], #4
 800359e:	459c      	cmp	ip, r3
 80035a0:	fa20 f00e 	lsr.w	r0, r0, lr
 80035a4:	d814      	bhi.n	80035d0 <__lshift+0x94>
 80035a6:	6048      	str	r0, [r1, #4]
 80035a8:	b108      	cbz	r0, 80035ae <__lshift+0x72>
 80035aa:	f109 0502 	add.w	r5, r9, #2
 80035ae:	3d01      	subs	r5, #1
 80035b0:	4638      	mov	r0, r7
 80035b2:	f8c8 5010 	str.w	r5, [r8, #16]
 80035b6:	4621      	mov	r1, r4
 80035b8:	f7ff fe33 	bl	8003222 <_Bfree>
 80035bc:	4640      	mov	r0, r8
 80035be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035c2:	3101      	adds	r1, #1
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	e7c7      	b.n	8003558 <__lshift+0x1c>
 80035c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80035cc:	3301      	adds	r3, #1
 80035ce:	e7cd      	b.n	800356c <__lshift+0x30>
 80035d0:	4651      	mov	r1, sl
 80035d2:	e7dc      	b.n	800358e <__lshift+0x52>
 80035d4:	3904      	subs	r1, #4
 80035d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80035da:	f841 2f04 	str.w	r2, [r1, #4]!
 80035de:	459c      	cmp	ip, r3
 80035e0:	d8f9      	bhi.n	80035d6 <__lshift+0x9a>
 80035e2:	e7e4      	b.n	80035ae <__lshift+0x72>

080035e4 <__mcmp>:
 80035e4:	6903      	ldr	r3, [r0, #16]
 80035e6:	690a      	ldr	r2, [r1, #16]
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	b530      	push	{r4, r5, lr}
 80035ec:	d10c      	bne.n	8003608 <__mcmp+0x24>
 80035ee:	0092      	lsls	r2, r2, #2
 80035f0:	3014      	adds	r0, #20
 80035f2:	3114      	adds	r1, #20
 80035f4:	1884      	adds	r4, r0, r2
 80035f6:	4411      	add	r1, r2
 80035f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80035fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003600:	4295      	cmp	r5, r2
 8003602:	d003      	beq.n	800360c <__mcmp+0x28>
 8003604:	d305      	bcc.n	8003612 <__mcmp+0x2e>
 8003606:	2301      	movs	r3, #1
 8003608:	4618      	mov	r0, r3
 800360a:	bd30      	pop	{r4, r5, pc}
 800360c:	42a0      	cmp	r0, r4
 800360e:	d3f3      	bcc.n	80035f8 <__mcmp+0x14>
 8003610:	e7fa      	b.n	8003608 <__mcmp+0x24>
 8003612:	f04f 33ff 	mov.w	r3, #4294967295
 8003616:	e7f7      	b.n	8003608 <__mcmp+0x24>

08003618 <__mdiff>:
 8003618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800361c:	460d      	mov	r5, r1
 800361e:	4607      	mov	r7, r0
 8003620:	4611      	mov	r1, r2
 8003622:	4628      	mov	r0, r5
 8003624:	4614      	mov	r4, r2
 8003626:	f7ff ffdd 	bl	80035e4 <__mcmp>
 800362a:	1e06      	subs	r6, r0, #0
 800362c:	d108      	bne.n	8003640 <__mdiff+0x28>
 800362e:	4631      	mov	r1, r6
 8003630:	4638      	mov	r0, r7
 8003632:	f7ff fdc2 	bl	80031ba <_Balloc>
 8003636:	2301      	movs	r3, #1
 8003638:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800363c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003640:	bfa4      	itt	ge
 8003642:	4623      	movge	r3, r4
 8003644:	462c      	movge	r4, r5
 8003646:	4638      	mov	r0, r7
 8003648:	6861      	ldr	r1, [r4, #4]
 800364a:	bfa6      	itte	ge
 800364c:	461d      	movge	r5, r3
 800364e:	2600      	movge	r6, #0
 8003650:	2601      	movlt	r6, #1
 8003652:	f7ff fdb2 	bl	80031ba <_Balloc>
 8003656:	692b      	ldr	r3, [r5, #16]
 8003658:	60c6      	str	r6, [r0, #12]
 800365a:	6926      	ldr	r6, [r4, #16]
 800365c:	f105 0914 	add.w	r9, r5, #20
 8003660:	f104 0214 	add.w	r2, r4, #20
 8003664:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8003668:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800366c:	f100 0514 	add.w	r5, r0, #20
 8003670:	f04f 0e00 	mov.w	lr, #0
 8003674:	f852 ab04 	ldr.w	sl, [r2], #4
 8003678:	f859 4b04 	ldr.w	r4, [r9], #4
 800367c:	fa1e f18a 	uxtah	r1, lr, sl
 8003680:	b2a3      	uxth	r3, r4
 8003682:	1ac9      	subs	r1, r1, r3
 8003684:	0c23      	lsrs	r3, r4, #16
 8003686:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800368a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800368e:	b289      	uxth	r1, r1
 8003690:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8003694:	45c8      	cmp	r8, r9
 8003696:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800369a:	4694      	mov	ip, r2
 800369c:	f845 3b04 	str.w	r3, [r5], #4
 80036a0:	d8e8      	bhi.n	8003674 <__mdiff+0x5c>
 80036a2:	45bc      	cmp	ip, r7
 80036a4:	d304      	bcc.n	80036b0 <__mdiff+0x98>
 80036a6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80036aa:	b183      	cbz	r3, 80036ce <__mdiff+0xb6>
 80036ac:	6106      	str	r6, [r0, #16]
 80036ae:	e7c5      	b.n	800363c <__mdiff+0x24>
 80036b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80036b4:	fa1e f381 	uxtah	r3, lr, r1
 80036b8:	141a      	asrs	r2, r3, #16
 80036ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80036be:	b29b      	uxth	r3, r3
 80036c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80036c4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80036c8:	f845 3b04 	str.w	r3, [r5], #4
 80036cc:	e7e9      	b.n	80036a2 <__mdiff+0x8a>
 80036ce:	3e01      	subs	r6, #1
 80036d0:	e7e9      	b.n	80036a6 <__mdiff+0x8e>

080036d2 <__d2b>:
 80036d2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80036d6:	460e      	mov	r6, r1
 80036d8:	2101      	movs	r1, #1
 80036da:	ec59 8b10 	vmov	r8, r9, d0
 80036de:	4615      	mov	r5, r2
 80036e0:	f7ff fd6b 	bl	80031ba <_Balloc>
 80036e4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80036e8:	4607      	mov	r7, r0
 80036ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80036ee:	bb34      	cbnz	r4, 800373e <__d2b+0x6c>
 80036f0:	9301      	str	r3, [sp, #4]
 80036f2:	f1b8 0300 	subs.w	r3, r8, #0
 80036f6:	d027      	beq.n	8003748 <__d2b+0x76>
 80036f8:	a802      	add	r0, sp, #8
 80036fa:	f840 3d08 	str.w	r3, [r0, #-8]!
 80036fe:	f7ff fe01 	bl	8003304 <__lo0bits>
 8003702:	9900      	ldr	r1, [sp, #0]
 8003704:	b1f0      	cbz	r0, 8003744 <__d2b+0x72>
 8003706:	9a01      	ldr	r2, [sp, #4]
 8003708:	f1c0 0320 	rsb	r3, r0, #32
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	430b      	orrs	r3, r1
 8003712:	40c2      	lsrs	r2, r0
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	9201      	str	r2, [sp, #4]
 8003718:	9b01      	ldr	r3, [sp, #4]
 800371a:	61bb      	str	r3, [r7, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf14      	ite	ne
 8003720:	2102      	movne	r1, #2
 8003722:	2101      	moveq	r1, #1
 8003724:	6139      	str	r1, [r7, #16]
 8003726:	b1c4      	cbz	r4, 800375a <__d2b+0x88>
 8003728:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800372c:	4404      	add	r4, r0
 800372e:	6034      	str	r4, [r6, #0]
 8003730:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003734:	6028      	str	r0, [r5, #0]
 8003736:	4638      	mov	r0, r7
 8003738:	b003      	add	sp, #12
 800373a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800373e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003742:	e7d5      	b.n	80036f0 <__d2b+0x1e>
 8003744:	6179      	str	r1, [r7, #20]
 8003746:	e7e7      	b.n	8003718 <__d2b+0x46>
 8003748:	a801      	add	r0, sp, #4
 800374a:	f7ff fddb 	bl	8003304 <__lo0bits>
 800374e:	9b01      	ldr	r3, [sp, #4]
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	2101      	movs	r1, #1
 8003754:	6139      	str	r1, [r7, #16]
 8003756:	3020      	adds	r0, #32
 8003758:	e7e5      	b.n	8003726 <__d2b+0x54>
 800375a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800375e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003762:	6030      	str	r0, [r6, #0]
 8003764:	6918      	ldr	r0, [r3, #16]
 8003766:	f7ff fdae 	bl	80032c6 <__hi0bits>
 800376a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800376e:	e7e1      	b.n	8003734 <__d2b+0x62>

08003770 <_calloc_r>:
 8003770:	b538      	push	{r3, r4, r5, lr}
 8003772:	fb02 f401 	mul.w	r4, r2, r1
 8003776:	4621      	mov	r1, r4
 8003778:	f000 f856 	bl	8003828 <_malloc_r>
 800377c:	4605      	mov	r5, r0
 800377e:	b118      	cbz	r0, 8003788 <_calloc_r+0x18>
 8003780:	4622      	mov	r2, r4
 8003782:	2100      	movs	r1, #0
 8003784:	f7fe fabc 	bl	8001d00 <memset>
 8003788:	4628      	mov	r0, r5
 800378a:	bd38      	pop	{r3, r4, r5, pc}

0800378c <_free_r>:
 800378c:	b538      	push	{r3, r4, r5, lr}
 800378e:	4605      	mov	r5, r0
 8003790:	2900      	cmp	r1, #0
 8003792:	d045      	beq.n	8003820 <_free_r+0x94>
 8003794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003798:	1f0c      	subs	r4, r1, #4
 800379a:	2b00      	cmp	r3, #0
 800379c:	bfb8      	it	lt
 800379e:	18e4      	addlt	r4, r4, r3
 80037a0:	f000 fa29 	bl	8003bf6 <__malloc_lock>
 80037a4:	4a1f      	ldr	r2, [pc, #124]	; (8003824 <_free_r+0x98>)
 80037a6:	6813      	ldr	r3, [r2, #0]
 80037a8:	4610      	mov	r0, r2
 80037aa:	b933      	cbnz	r3, 80037ba <_free_r+0x2e>
 80037ac:	6063      	str	r3, [r4, #4]
 80037ae:	6014      	str	r4, [r2, #0]
 80037b0:	4628      	mov	r0, r5
 80037b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037b6:	f000 ba1f 	b.w	8003bf8 <__malloc_unlock>
 80037ba:	42a3      	cmp	r3, r4
 80037bc:	d90c      	bls.n	80037d8 <_free_r+0x4c>
 80037be:	6821      	ldr	r1, [r4, #0]
 80037c0:	1862      	adds	r2, r4, r1
 80037c2:	4293      	cmp	r3, r2
 80037c4:	bf04      	itt	eq
 80037c6:	681a      	ldreq	r2, [r3, #0]
 80037c8:	685b      	ldreq	r3, [r3, #4]
 80037ca:	6063      	str	r3, [r4, #4]
 80037cc:	bf04      	itt	eq
 80037ce:	1852      	addeq	r2, r2, r1
 80037d0:	6022      	streq	r2, [r4, #0]
 80037d2:	6004      	str	r4, [r0, #0]
 80037d4:	e7ec      	b.n	80037b0 <_free_r+0x24>
 80037d6:	4613      	mov	r3, r2
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	b10a      	cbz	r2, 80037e0 <_free_r+0x54>
 80037dc:	42a2      	cmp	r2, r4
 80037de:	d9fa      	bls.n	80037d6 <_free_r+0x4a>
 80037e0:	6819      	ldr	r1, [r3, #0]
 80037e2:	1858      	adds	r0, r3, r1
 80037e4:	42a0      	cmp	r0, r4
 80037e6:	d10b      	bne.n	8003800 <_free_r+0x74>
 80037e8:	6820      	ldr	r0, [r4, #0]
 80037ea:	4401      	add	r1, r0
 80037ec:	1858      	adds	r0, r3, r1
 80037ee:	4282      	cmp	r2, r0
 80037f0:	6019      	str	r1, [r3, #0]
 80037f2:	d1dd      	bne.n	80037b0 <_free_r+0x24>
 80037f4:	6810      	ldr	r0, [r2, #0]
 80037f6:	6852      	ldr	r2, [r2, #4]
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	4401      	add	r1, r0
 80037fc:	6019      	str	r1, [r3, #0]
 80037fe:	e7d7      	b.n	80037b0 <_free_r+0x24>
 8003800:	d902      	bls.n	8003808 <_free_r+0x7c>
 8003802:	230c      	movs	r3, #12
 8003804:	602b      	str	r3, [r5, #0]
 8003806:	e7d3      	b.n	80037b0 <_free_r+0x24>
 8003808:	6820      	ldr	r0, [r4, #0]
 800380a:	1821      	adds	r1, r4, r0
 800380c:	428a      	cmp	r2, r1
 800380e:	bf04      	itt	eq
 8003810:	6811      	ldreq	r1, [r2, #0]
 8003812:	6852      	ldreq	r2, [r2, #4]
 8003814:	6062      	str	r2, [r4, #4]
 8003816:	bf04      	itt	eq
 8003818:	1809      	addeq	r1, r1, r0
 800381a:	6021      	streq	r1, [r4, #0]
 800381c:	605c      	str	r4, [r3, #4]
 800381e:	e7c7      	b.n	80037b0 <_free_r+0x24>
 8003820:	bd38      	pop	{r3, r4, r5, pc}
 8003822:	bf00      	nop
 8003824:	20000248 	.word	0x20000248

08003828 <_malloc_r>:
 8003828:	b570      	push	{r4, r5, r6, lr}
 800382a:	1ccd      	adds	r5, r1, #3
 800382c:	f025 0503 	bic.w	r5, r5, #3
 8003830:	3508      	adds	r5, #8
 8003832:	2d0c      	cmp	r5, #12
 8003834:	bf38      	it	cc
 8003836:	250c      	movcc	r5, #12
 8003838:	2d00      	cmp	r5, #0
 800383a:	4606      	mov	r6, r0
 800383c:	db01      	blt.n	8003842 <_malloc_r+0x1a>
 800383e:	42a9      	cmp	r1, r5
 8003840:	d903      	bls.n	800384a <_malloc_r+0x22>
 8003842:	230c      	movs	r3, #12
 8003844:	6033      	str	r3, [r6, #0]
 8003846:	2000      	movs	r0, #0
 8003848:	bd70      	pop	{r4, r5, r6, pc}
 800384a:	f000 f9d4 	bl	8003bf6 <__malloc_lock>
 800384e:	4a21      	ldr	r2, [pc, #132]	; (80038d4 <_malloc_r+0xac>)
 8003850:	6814      	ldr	r4, [r2, #0]
 8003852:	4621      	mov	r1, r4
 8003854:	b991      	cbnz	r1, 800387c <_malloc_r+0x54>
 8003856:	4c20      	ldr	r4, [pc, #128]	; (80038d8 <_malloc_r+0xb0>)
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	b91b      	cbnz	r3, 8003864 <_malloc_r+0x3c>
 800385c:	4630      	mov	r0, r6
 800385e:	f000 f98f 	bl	8003b80 <_sbrk_r>
 8003862:	6020      	str	r0, [r4, #0]
 8003864:	4629      	mov	r1, r5
 8003866:	4630      	mov	r0, r6
 8003868:	f000 f98a 	bl	8003b80 <_sbrk_r>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d124      	bne.n	80038ba <_malloc_r+0x92>
 8003870:	230c      	movs	r3, #12
 8003872:	6033      	str	r3, [r6, #0]
 8003874:	4630      	mov	r0, r6
 8003876:	f000 f9bf 	bl	8003bf8 <__malloc_unlock>
 800387a:	e7e4      	b.n	8003846 <_malloc_r+0x1e>
 800387c:	680b      	ldr	r3, [r1, #0]
 800387e:	1b5b      	subs	r3, r3, r5
 8003880:	d418      	bmi.n	80038b4 <_malloc_r+0x8c>
 8003882:	2b0b      	cmp	r3, #11
 8003884:	d90f      	bls.n	80038a6 <_malloc_r+0x7e>
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	50cd      	str	r5, [r1, r3]
 800388a:	18cc      	adds	r4, r1, r3
 800388c:	4630      	mov	r0, r6
 800388e:	f000 f9b3 	bl	8003bf8 <__malloc_unlock>
 8003892:	f104 000b 	add.w	r0, r4, #11
 8003896:	1d23      	adds	r3, r4, #4
 8003898:	f020 0007 	bic.w	r0, r0, #7
 800389c:	1ac3      	subs	r3, r0, r3
 800389e:	d0d3      	beq.n	8003848 <_malloc_r+0x20>
 80038a0:	425a      	negs	r2, r3
 80038a2:	50e2      	str	r2, [r4, r3]
 80038a4:	e7d0      	b.n	8003848 <_malloc_r+0x20>
 80038a6:	428c      	cmp	r4, r1
 80038a8:	684b      	ldr	r3, [r1, #4]
 80038aa:	bf16      	itet	ne
 80038ac:	6063      	strne	r3, [r4, #4]
 80038ae:	6013      	streq	r3, [r2, #0]
 80038b0:	460c      	movne	r4, r1
 80038b2:	e7eb      	b.n	800388c <_malloc_r+0x64>
 80038b4:	460c      	mov	r4, r1
 80038b6:	6849      	ldr	r1, [r1, #4]
 80038b8:	e7cc      	b.n	8003854 <_malloc_r+0x2c>
 80038ba:	1cc4      	adds	r4, r0, #3
 80038bc:	f024 0403 	bic.w	r4, r4, #3
 80038c0:	42a0      	cmp	r0, r4
 80038c2:	d005      	beq.n	80038d0 <_malloc_r+0xa8>
 80038c4:	1a21      	subs	r1, r4, r0
 80038c6:	4630      	mov	r0, r6
 80038c8:	f000 f95a 	bl	8003b80 <_sbrk_r>
 80038cc:	3001      	adds	r0, #1
 80038ce:	d0cf      	beq.n	8003870 <_malloc_r+0x48>
 80038d0:	6025      	str	r5, [r4, #0]
 80038d2:	e7db      	b.n	800388c <_malloc_r+0x64>
 80038d4:	20000248 	.word	0x20000248
 80038d8:	2000024c 	.word	0x2000024c

080038dc <__ssputs_r>:
 80038dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038e0:	688e      	ldr	r6, [r1, #8]
 80038e2:	429e      	cmp	r6, r3
 80038e4:	4682      	mov	sl, r0
 80038e6:	460c      	mov	r4, r1
 80038e8:	4690      	mov	r8, r2
 80038ea:	4699      	mov	r9, r3
 80038ec:	d837      	bhi.n	800395e <__ssputs_r+0x82>
 80038ee:	898a      	ldrh	r2, [r1, #12]
 80038f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80038f4:	d031      	beq.n	800395a <__ssputs_r+0x7e>
 80038f6:	6825      	ldr	r5, [r4, #0]
 80038f8:	6909      	ldr	r1, [r1, #16]
 80038fa:	1a6f      	subs	r7, r5, r1
 80038fc:	6965      	ldr	r5, [r4, #20]
 80038fe:	2302      	movs	r3, #2
 8003900:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003904:	fb95 f5f3 	sdiv	r5, r5, r3
 8003908:	f109 0301 	add.w	r3, r9, #1
 800390c:	443b      	add	r3, r7
 800390e:	429d      	cmp	r5, r3
 8003910:	bf38      	it	cc
 8003912:	461d      	movcc	r5, r3
 8003914:	0553      	lsls	r3, r2, #21
 8003916:	d530      	bpl.n	800397a <__ssputs_r+0x9e>
 8003918:	4629      	mov	r1, r5
 800391a:	f7ff ff85 	bl	8003828 <_malloc_r>
 800391e:	4606      	mov	r6, r0
 8003920:	b950      	cbnz	r0, 8003938 <__ssputs_r+0x5c>
 8003922:	230c      	movs	r3, #12
 8003924:	f8ca 3000 	str.w	r3, [sl]
 8003928:	89a3      	ldrh	r3, [r4, #12]
 800392a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800392e:	81a3      	strh	r3, [r4, #12]
 8003930:	f04f 30ff 	mov.w	r0, #4294967295
 8003934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003938:	463a      	mov	r2, r7
 800393a:	6921      	ldr	r1, [r4, #16]
 800393c:	f7ff fc32 	bl	80031a4 <memcpy>
 8003940:	89a3      	ldrh	r3, [r4, #12]
 8003942:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003946:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800394a:	81a3      	strh	r3, [r4, #12]
 800394c:	6126      	str	r6, [r4, #16]
 800394e:	6165      	str	r5, [r4, #20]
 8003950:	443e      	add	r6, r7
 8003952:	1bed      	subs	r5, r5, r7
 8003954:	6026      	str	r6, [r4, #0]
 8003956:	60a5      	str	r5, [r4, #8]
 8003958:	464e      	mov	r6, r9
 800395a:	454e      	cmp	r6, r9
 800395c:	d900      	bls.n	8003960 <__ssputs_r+0x84>
 800395e:	464e      	mov	r6, r9
 8003960:	4632      	mov	r2, r6
 8003962:	4641      	mov	r1, r8
 8003964:	6820      	ldr	r0, [r4, #0]
 8003966:	f000 f92d 	bl	8003bc4 <memmove>
 800396a:	68a3      	ldr	r3, [r4, #8]
 800396c:	1b9b      	subs	r3, r3, r6
 800396e:	60a3      	str	r3, [r4, #8]
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	441e      	add	r6, r3
 8003974:	6026      	str	r6, [r4, #0]
 8003976:	2000      	movs	r0, #0
 8003978:	e7dc      	b.n	8003934 <__ssputs_r+0x58>
 800397a:	462a      	mov	r2, r5
 800397c:	f000 f93d 	bl	8003bfa <_realloc_r>
 8003980:	4606      	mov	r6, r0
 8003982:	2800      	cmp	r0, #0
 8003984:	d1e2      	bne.n	800394c <__ssputs_r+0x70>
 8003986:	6921      	ldr	r1, [r4, #16]
 8003988:	4650      	mov	r0, sl
 800398a:	f7ff feff 	bl	800378c <_free_r>
 800398e:	e7c8      	b.n	8003922 <__ssputs_r+0x46>

08003990 <_svfiprintf_r>:
 8003990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003994:	461d      	mov	r5, r3
 8003996:	898b      	ldrh	r3, [r1, #12]
 8003998:	061f      	lsls	r7, r3, #24
 800399a:	b09d      	sub	sp, #116	; 0x74
 800399c:	4680      	mov	r8, r0
 800399e:	460c      	mov	r4, r1
 80039a0:	4616      	mov	r6, r2
 80039a2:	d50f      	bpl.n	80039c4 <_svfiprintf_r+0x34>
 80039a4:	690b      	ldr	r3, [r1, #16]
 80039a6:	b96b      	cbnz	r3, 80039c4 <_svfiprintf_r+0x34>
 80039a8:	2140      	movs	r1, #64	; 0x40
 80039aa:	f7ff ff3d 	bl	8003828 <_malloc_r>
 80039ae:	6020      	str	r0, [r4, #0]
 80039b0:	6120      	str	r0, [r4, #16]
 80039b2:	b928      	cbnz	r0, 80039c0 <_svfiprintf_r+0x30>
 80039b4:	230c      	movs	r3, #12
 80039b6:	f8c8 3000 	str.w	r3, [r8]
 80039ba:	f04f 30ff 	mov.w	r0, #4294967295
 80039be:	e0c8      	b.n	8003b52 <_svfiprintf_r+0x1c2>
 80039c0:	2340      	movs	r3, #64	; 0x40
 80039c2:	6163      	str	r3, [r4, #20]
 80039c4:	2300      	movs	r3, #0
 80039c6:	9309      	str	r3, [sp, #36]	; 0x24
 80039c8:	2320      	movs	r3, #32
 80039ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039ce:	2330      	movs	r3, #48	; 0x30
 80039d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039d4:	9503      	str	r5, [sp, #12]
 80039d6:	f04f 0b01 	mov.w	fp, #1
 80039da:	4637      	mov	r7, r6
 80039dc:	463d      	mov	r5, r7
 80039de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80039e2:	b10b      	cbz	r3, 80039e8 <_svfiprintf_r+0x58>
 80039e4:	2b25      	cmp	r3, #37	; 0x25
 80039e6:	d13e      	bne.n	8003a66 <_svfiprintf_r+0xd6>
 80039e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80039ec:	d00b      	beq.n	8003a06 <_svfiprintf_r+0x76>
 80039ee:	4653      	mov	r3, sl
 80039f0:	4632      	mov	r2, r6
 80039f2:	4621      	mov	r1, r4
 80039f4:	4640      	mov	r0, r8
 80039f6:	f7ff ff71 	bl	80038dc <__ssputs_r>
 80039fa:	3001      	adds	r0, #1
 80039fc:	f000 80a4 	beq.w	8003b48 <_svfiprintf_r+0x1b8>
 8003a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a02:	4453      	add	r3, sl
 8003a04:	9309      	str	r3, [sp, #36]	; 0x24
 8003a06:	783b      	ldrb	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 809d 	beq.w	8003b48 <_svfiprintf_r+0x1b8>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f04f 32ff 	mov.w	r2, #4294967295
 8003a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a18:	9304      	str	r3, [sp, #16]
 8003a1a:	9307      	str	r3, [sp, #28]
 8003a1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a20:	931a      	str	r3, [sp, #104]	; 0x68
 8003a22:	462f      	mov	r7, r5
 8003a24:	2205      	movs	r2, #5
 8003a26:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003a2a:	4850      	ldr	r0, [pc, #320]	; (8003b6c <_svfiprintf_r+0x1dc>)
 8003a2c:	f7fc fc10 	bl	8000250 <memchr>
 8003a30:	9b04      	ldr	r3, [sp, #16]
 8003a32:	b9d0      	cbnz	r0, 8003a6a <_svfiprintf_r+0xda>
 8003a34:	06d9      	lsls	r1, r3, #27
 8003a36:	bf44      	itt	mi
 8003a38:	2220      	movmi	r2, #32
 8003a3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a3e:	071a      	lsls	r2, r3, #28
 8003a40:	bf44      	itt	mi
 8003a42:	222b      	movmi	r2, #43	; 0x2b
 8003a44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003a48:	782a      	ldrb	r2, [r5, #0]
 8003a4a:	2a2a      	cmp	r2, #42	; 0x2a
 8003a4c:	d015      	beq.n	8003a7a <_svfiprintf_r+0xea>
 8003a4e:	9a07      	ldr	r2, [sp, #28]
 8003a50:	462f      	mov	r7, r5
 8003a52:	2000      	movs	r0, #0
 8003a54:	250a      	movs	r5, #10
 8003a56:	4639      	mov	r1, r7
 8003a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a5c:	3b30      	subs	r3, #48	; 0x30
 8003a5e:	2b09      	cmp	r3, #9
 8003a60:	d94d      	bls.n	8003afe <_svfiprintf_r+0x16e>
 8003a62:	b1b8      	cbz	r0, 8003a94 <_svfiprintf_r+0x104>
 8003a64:	e00f      	b.n	8003a86 <_svfiprintf_r+0xf6>
 8003a66:	462f      	mov	r7, r5
 8003a68:	e7b8      	b.n	80039dc <_svfiprintf_r+0x4c>
 8003a6a:	4a40      	ldr	r2, [pc, #256]	; (8003b6c <_svfiprintf_r+0x1dc>)
 8003a6c:	1a80      	subs	r0, r0, r2
 8003a6e:	fa0b f000 	lsl.w	r0, fp, r0
 8003a72:	4318      	orrs	r0, r3
 8003a74:	9004      	str	r0, [sp, #16]
 8003a76:	463d      	mov	r5, r7
 8003a78:	e7d3      	b.n	8003a22 <_svfiprintf_r+0x92>
 8003a7a:	9a03      	ldr	r2, [sp, #12]
 8003a7c:	1d11      	adds	r1, r2, #4
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	9103      	str	r1, [sp, #12]
 8003a82:	2a00      	cmp	r2, #0
 8003a84:	db01      	blt.n	8003a8a <_svfiprintf_r+0xfa>
 8003a86:	9207      	str	r2, [sp, #28]
 8003a88:	e004      	b.n	8003a94 <_svfiprintf_r+0x104>
 8003a8a:	4252      	negs	r2, r2
 8003a8c:	f043 0302 	orr.w	r3, r3, #2
 8003a90:	9207      	str	r2, [sp, #28]
 8003a92:	9304      	str	r3, [sp, #16]
 8003a94:	783b      	ldrb	r3, [r7, #0]
 8003a96:	2b2e      	cmp	r3, #46	; 0x2e
 8003a98:	d10c      	bne.n	8003ab4 <_svfiprintf_r+0x124>
 8003a9a:	787b      	ldrb	r3, [r7, #1]
 8003a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a9e:	d133      	bne.n	8003b08 <_svfiprintf_r+0x178>
 8003aa0:	9b03      	ldr	r3, [sp, #12]
 8003aa2:	1d1a      	adds	r2, r3, #4
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	9203      	str	r2, [sp, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bfb8      	it	lt
 8003aac:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ab0:	3702      	adds	r7, #2
 8003ab2:	9305      	str	r3, [sp, #20]
 8003ab4:	4d2e      	ldr	r5, [pc, #184]	; (8003b70 <_svfiprintf_r+0x1e0>)
 8003ab6:	7839      	ldrb	r1, [r7, #0]
 8003ab8:	2203      	movs	r2, #3
 8003aba:	4628      	mov	r0, r5
 8003abc:	f7fc fbc8 	bl	8000250 <memchr>
 8003ac0:	b138      	cbz	r0, 8003ad2 <_svfiprintf_r+0x142>
 8003ac2:	2340      	movs	r3, #64	; 0x40
 8003ac4:	1b40      	subs	r0, r0, r5
 8003ac6:	fa03 f000 	lsl.w	r0, r3, r0
 8003aca:	9b04      	ldr	r3, [sp, #16]
 8003acc:	4303      	orrs	r3, r0
 8003ace:	3701      	adds	r7, #1
 8003ad0:	9304      	str	r3, [sp, #16]
 8003ad2:	7839      	ldrb	r1, [r7, #0]
 8003ad4:	4827      	ldr	r0, [pc, #156]	; (8003b74 <_svfiprintf_r+0x1e4>)
 8003ad6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ada:	2206      	movs	r2, #6
 8003adc:	1c7e      	adds	r6, r7, #1
 8003ade:	f7fc fbb7 	bl	8000250 <memchr>
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d038      	beq.n	8003b58 <_svfiprintf_r+0x1c8>
 8003ae6:	4b24      	ldr	r3, [pc, #144]	; (8003b78 <_svfiprintf_r+0x1e8>)
 8003ae8:	bb13      	cbnz	r3, 8003b30 <_svfiprintf_r+0x1a0>
 8003aea:	9b03      	ldr	r3, [sp, #12]
 8003aec:	3307      	adds	r3, #7
 8003aee:	f023 0307 	bic.w	r3, r3, #7
 8003af2:	3308      	adds	r3, #8
 8003af4:	9303      	str	r3, [sp, #12]
 8003af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003af8:	444b      	add	r3, r9
 8003afa:	9309      	str	r3, [sp, #36]	; 0x24
 8003afc:	e76d      	b.n	80039da <_svfiprintf_r+0x4a>
 8003afe:	fb05 3202 	mla	r2, r5, r2, r3
 8003b02:	2001      	movs	r0, #1
 8003b04:	460f      	mov	r7, r1
 8003b06:	e7a6      	b.n	8003a56 <_svfiprintf_r+0xc6>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	3701      	adds	r7, #1
 8003b0c:	9305      	str	r3, [sp, #20]
 8003b0e:	4619      	mov	r1, r3
 8003b10:	250a      	movs	r5, #10
 8003b12:	4638      	mov	r0, r7
 8003b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b18:	3a30      	subs	r2, #48	; 0x30
 8003b1a:	2a09      	cmp	r2, #9
 8003b1c:	d903      	bls.n	8003b26 <_svfiprintf_r+0x196>
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0c8      	beq.n	8003ab4 <_svfiprintf_r+0x124>
 8003b22:	9105      	str	r1, [sp, #20]
 8003b24:	e7c6      	b.n	8003ab4 <_svfiprintf_r+0x124>
 8003b26:	fb05 2101 	mla	r1, r5, r1, r2
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	4607      	mov	r7, r0
 8003b2e:	e7f0      	b.n	8003b12 <_svfiprintf_r+0x182>
 8003b30:	ab03      	add	r3, sp, #12
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	4622      	mov	r2, r4
 8003b36:	4b11      	ldr	r3, [pc, #68]	; (8003b7c <_svfiprintf_r+0x1ec>)
 8003b38:	a904      	add	r1, sp, #16
 8003b3a:	4640      	mov	r0, r8
 8003b3c:	f7fe f970 	bl	8001e20 <_printf_float>
 8003b40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003b44:	4681      	mov	r9, r0
 8003b46:	d1d6      	bne.n	8003af6 <_svfiprintf_r+0x166>
 8003b48:	89a3      	ldrh	r3, [r4, #12]
 8003b4a:	065b      	lsls	r3, r3, #25
 8003b4c:	f53f af35 	bmi.w	80039ba <_svfiprintf_r+0x2a>
 8003b50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b52:	b01d      	add	sp, #116	; 0x74
 8003b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b58:	ab03      	add	r3, sp, #12
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	4622      	mov	r2, r4
 8003b5e:	4b07      	ldr	r3, [pc, #28]	; (8003b7c <_svfiprintf_r+0x1ec>)
 8003b60:	a904      	add	r1, sp, #16
 8003b62:	4640      	mov	r0, r8
 8003b64:	f7fe fbfe 	bl	8002364 <_printf_i>
 8003b68:	e7ea      	b.n	8003b40 <_svfiprintf_r+0x1b0>
 8003b6a:	bf00      	nop
 8003b6c:	08003e54 	.word	0x08003e54
 8003b70:	08003e5a 	.word	0x08003e5a
 8003b74:	08003e5e 	.word	0x08003e5e
 8003b78:	08001e21 	.word	0x08001e21
 8003b7c:	080038dd 	.word	0x080038dd

08003b80 <_sbrk_r>:
 8003b80:	b538      	push	{r3, r4, r5, lr}
 8003b82:	4c06      	ldr	r4, [pc, #24]	; (8003b9c <_sbrk_r+0x1c>)
 8003b84:	2300      	movs	r3, #0
 8003b86:	4605      	mov	r5, r0
 8003b88:	4608      	mov	r0, r1
 8003b8a:	6023      	str	r3, [r4, #0]
 8003b8c:	f7fc ff08 	bl	80009a0 <_sbrk>
 8003b90:	1c43      	adds	r3, r0, #1
 8003b92:	d102      	bne.n	8003b9a <_sbrk_r+0x1a>
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	b103      	cbz	r3, 8003b9a <_sbrk_r+0x1a>
 8003b98:	602b      	str	r3, [r5, #0]
 8003b9a:	bd38      	pop	{r3, r4, r5, pc}
 8003b9c:	2000031c 	.word	0x2000031c

08003ba0 <__ascii_mbtowc>:
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	b901      	cbnz	r1, 8003ba6 <__ascii_mbtowc+0x6>
 8003ba4:	a901      	add	r1, sp, #4
 8003ba6:	b142      	cbz	r2, 8003bba <__ascii_mbtowc+0x1a>
 8003ba8:	b14b      	cbz	r3, 8003bbe <__ascii_mbtowc+0x1e>
 8003baa:	7813      	ldrb	r3, [r2, #0]
 8003bac:	600b      	str	r3, [r1, #0]
 8003bae:	7812      	ldrb	r2, [r2, #0]
 8003bb0:	1c10      	adds	r0, r2, #0
 8003bb2:	bf18      	it	ne
 8003bb4:	2001      	movne	r0, #1
 8003bb6:	b002      	add	sp, #8
 8003bb8:	4770      	bx	lr
 8003bba:	4610      	mov	r0, r2
 8003bbc:	e7fb      	b.n	8003bb6 <__ascii_mbtowc+0x16>
 8003bbe:	f06f 0001 	mvn.w	r0, #1
 8003bc2:	e7f8      	b.n	8003bb6 <__ascii_mbtowc+0x16>

08003bc4 <memmove>:
 8003bc4:	4288      	cmp	r0, r1
 8003bc6:	b510      	push	{r4, lr}
 8003bc8:	eb01 0302 	add.w	r3, r1, r2
 8003bcc:	d807      	bhi.n	8003bde <memmove+0x1a>
 8003bce:	1e42      	subs	r2, r0, #1
 8003bd0:	4299      	cmp	r1, r3
 8003bd2:	d00a      	beq.n	8003bea <memmove+0x26>
 8003bd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bd8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003bdc:	e7f8      	b.n	8003bd0 <memmove+0xc>
 8003bde:	4283      	cmp	r3, r0
 8003be0:	d9f5      	bls.n	8003bce <memmove+0xa>
 8003be2:	1881      	adds	r1, r0, r2
 8003be4:	1ad2      	subs	r2, r2, r3
 8003be6:	42d3      	cmn	r3, r2
 8003be8:	d100      	bne.n	8003bec <memmove+0x28>
 8003bea:	bd10      	pop	{r4, pc}
 8003bec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bf0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003bf4:	e7f7      	b.n	8003be6 <memmove+0x22>

08003bf6 <__malloc_lock>:
 8003bf6:	4770      	bx	lr

08003bf8 <__malloc_unlock>:
 8003bf8:	4770      	bx	lr

08003bfa <_realloc_r>:
 8003bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfc:	4607      	mov	r7, r0
 8003bfe:	4614      	mov	r4, r2
 8003c00:	460e      	mov	r6, r1
 8003c02:	b921      	cbnz	r1, 8003c0e <_realloc_r+0x14>
 8003c04:	4611      	mov	r1, r2
 8003c06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003c0a:	f7ff be0d 	b.w	8003828 <_malloc_r>
 8003c0e:	b922      	cbnz	r2, 8003c1a <_realloc_r+0x20>
 8003c10:	f7ff fdbc 	bl	800378c <_free_r>
 8003c14:	4625      	mov	r5, r4
 8003c16:	4628      	mov	r0, r5
 8003c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c1a:	f000 f821 	bl	8003c60 <_malloc_usable_size_r>
 8003c1e:	42a0      	cmp	r0, r4
 8003c20:	d20f      	bcs.n	8003c42 <_realloc_r+0x48>
 8003c22:	4621      	mov	r1, r4
 8003c24:	4638      	mov	r0, r7
 8003c26:	f7ff fdff 	bl	8003828 <_malloc_r>
 8003c2a:	4605      	mov	r5, r0
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d0f2      	beq.n	8003c16 <_realloc_r+0x1c>
 8003c30:	4631      	mov	r1, r6
 8003c32:	4622      	mov	r2, r4
 8003c34:	f7ff fab6 	bl	80031a4 <memcpy>
 8003c38:	4631      	mov	r1, r6
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	f7ff fda6 	bl	800378c <_free_r>
 8003c40:	e7e9      	b.n	8003c16 <_realloc_r+0x1c>
 8003c42:	4635      	mov	r5, r6
 8003c44:	e7e7      	b.n	8003c16 <_realloc_r+0x1c>

08003c46 <__ascii_wctomb>:
 8003c46:	b149      	cbz	r1, 8003c5c <__ascii_wctomb+0x16>
 8003c48:	2aff      	cmp	r2, #255	; 0xff
 8003c4a:	bf85      	ittet	hi
 8003c4c:	238a      	movhi	r3, #138	; 0x8a
 8003c4e:	6003      	strhi	r3, [r0, #0]
 8003c50:	700a      	strbls	r2, [r1, #0]
 8003c52:	f04f 30ff 	movhi.w	r0, #4294967295
 8003c56:	bf98      	it	ls
 8003c58:	2001      	movls	r0, #1
 8003c5a:	4770      	bx	lr
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	4770      	bx	lr

08003c60 <_malloc_usable_size_r>:
 8003c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c64:	1f18      	subs	r0, r3, #4
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	bfbc      	itt	lt
 8003c6a:	580b      	ldrlt	r3, [r1, r0]
 8003c6c:	18c0      	addlt	r0, r0, r3
 8003c6e:	4770      	bx	lr

08003c70 <_init>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	bf00      	nop
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr

08003c7c <_fini>:
 8003c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7e:	bf00      	nop
 8003c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c82:	bc08      	pop	{r3}
 8003c84:	469e      	mov	lr, r3
 8003c86:	4770      	bx	lr
