// Seed: 4145206137
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3
    , id_12,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    output supply0 id_8,
    input wor id_9,
    output tri1 id_10
);
  assign module_1.id_5 = 0;
endmodule
program module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input tri1 id_9,
    inout tri1 id_10,
    output uwire id_11,
    input tri1 id_12,
    output tri id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri id_16
);
  always @(negedge id_7 == id_2) begin : LABEL_0
    id_13 = id_6;
    id_8  = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_5,
      id_0,
      id_1,
      id_8,
      id_7,
      id_11
  );
endprogram
