# Gergo Gacs's CV

- Phone: +36 20 594 6655
- Email: [gacsgergo@gmail.com](mailto:gacsgergo@gmail.com)
- Location: Budapest, Hungary
- LinkedIn: [gergogacs](https://linkedin.com/in/gergogacs)
- GitHub: [jstabitunlikely](https://github.com/jstabitunlikely)


# Introduction

Verification Engineer with 10+ years of experience in developing cutting-edge verification solutions for complex SoCs. Proven ability to lead teams, drive process improvements, and deliver high-quality results. Expertise in UVM, Formal Verification, and Agile methodologies and Continuous Integration.

# Experience

## , Career break

- Sep 2024 -\n present

## Arm Hungary, Principal Verification Engineer

- Mar 2024 -\n Sep 2024
- Contributed to the hiring process of verification engineers.
- Participated in cross-project alignment on flows, tools and best practices.

## Arm Hungary, Staff Verification Engineer

- Mar 2020 -\n Mar 2024
- Introduced Agile practices and CI to the project (and consequently, multiple teams).

## Arm Hungary, Senior Verification Engineer

- Feb 2017 -\n Mar 2020
- Set up and maintained (UVM, Formal, Lint, CDC, DFT etc.) flows.
- Mentored junior colleagues.

## Evosoft Hungary (Siemens), ASIC Verification Engineer

- Apr 2014 -\n Feb 2017
- Participated in the team's Agile transformation as scrum master.

## ThyssenKrupp Presta Hungary, Embedded SW Verification Intern

- Sep 2012 -\n Apr 2014

# Skills

- Verification: SystemVerilog UVM, Formal, VIPs, AMBA APB/AHB/AXI/DTI/LTI/LPI
- Tools and languages: Questa/Visualizer, Xcelium, VCS, Jasper, Questa CDC, VScode, DVT, Git, Gerrit, Jenkins, GitLab, Jira, Grafana, Python, shell, Tcl
- Leadership: Team leadership and mentorship, Project coordination and prioritization, Process improvement and innovation, Technical problem solving and guidance, Line management
- Languages: English (fluent), Hungarian (native)
# Education

## Budapest University of Technology and Economics, BSc, MSc in Electrical Engineering

- Sep 2008 -\n Jul 2014
- Major in Embedded and Information Systems
- Minor in Applications of programmable logic devices

# Interests

- Professional: DevOps in HW Development, Methodologies, Agile, [PyUVM](https://github.com/jstabitunlikely/apb5vip)
- Personal: Travel, photography, espresso, cycling, '[Advent Of Code](https://github.com/jstabitunlikely/adventofcode)'
# Projects

## [Arm CoreLink SMMU](https://www.arm.com/products/silicon-ip-system/system-controllers/mmu), Unit Verification Lead

- Feb 2022 -\n Sep 2024
- Planned the dynamic verification strategy, working around strict constraints and considerable technical debt from multiple legacy projects.
- Implemented a UVM environment from scratch and redesigned legacy reference models.
- Coordinated the migration of hundreds of legacy test cases and coverage models by mostly junior engineers.
- Contributed to working out the technical aspects of restructuring a team of 60+ engineers for component-based development.
- Proposed and prototyped a framework for a common UVM codebase to unify environments across the product lines.
- Proposed and prototyped a new CI flow (GitLab) to facilitate team collaboration across the portfolio.

## [Arm CoreLink DMA-350](https://developer.arm.com/Processors/CoreLink%20DMA-350), Verification Lead

- Sep 2019 -\n Feb 2022
- Planned the verification strategy, involving Dynamic (UVM) and Formal methodologies.
- Used Agile practices in project planning (iterative feature development) and execution (meeting structure).
- Aligned the work within the verification sub-teams (unit, top, system and formal) and with other teams (design, emulation, fast modeling etc.) and stakeholders (product management, downstream projects).
- Introduced CI to the wider team. Implemented a Gerrit+Jenkins workflow and supported the team in using it.
- Developed a tool to generate Register RTL, IP-XACT, UVM, Markdown, C headers etc. from a common source.

## [Arm Cortex-M55 CPU](https://developer.arm.com/processors/cortex-m55), Verification engineer (secondment)

- Mar 2019 -\n Sep 2019
- Cambridge
- Planned and executed the migration of a legacy TB into the latest project generation, which implemented MVE (M-profile Vector Extension).
- Porting test vectors from another product line for more exhaustive testing.
- Additional work on PMC-100 (Programmable MBIST Controller) test bench.

## [Arm CoreLink GFC-200](https://developer.arm.com/documentation/101484/0000/Overview/About-the-GFC-200), Design Engineer

- Feb 2018 -\n Feb 2019
- Used Lint, CDC and Formal checks to ensure compliance and bug avoidance.

## [Arm CoreLink GFC-100](https://developer.arm.com/documentation/101059/0000/introduction/about-gfc-100), Verification Engineer

- Feb 2017 -\n Feb 2018
- Set up and maintained design and verification flows.

