A library of Synthesizable RTL and associated verification functions, feel free to use it as you please. Also, please support me as much as you can.
Special mention : 

ADC models - flash, counter, delta sigma, pipelined ADC

Fractional-N PLL model

CDR, Clock and Data Recover, model 

For further description refer to this book

Ehgu Proposal: An experiment towards an efficient HW design ecosystem
by Thrivikraman Murali
https://www.amazon.com/dp/B07TZGPKC8/ref=rdr_kindle_ext_tmb

If you like the idea of efficient hardware design ecosystem, become a patron here
https://www.patreon.com/3vm


