{"topicSections":[{"generated":true,"title":"Operators","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/!=(_:_:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State"]]},"variants":[{"paths":["\/documentation\/vhdlmachines\/state\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"title":"Equatable Implementations","role":"collectionGroup","modules":[{"name":"VHDLMachines"}],"roleHeading":"API Collection"},"schemaVersion":{"minor":3,"major":0,"patch":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/Equatable-Implementations"},"kind":"article","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/State/!=(_:_:)":{"title":"!=(_:_:)","url":"\/documentation\/vhdlmachines\/state\/!=(_:_:)","abstract":[],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/!=(_:_:)","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/State":{"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"title":"State","type":"topic","url":"\/documentation\/vhdlmachines\/state","abstract":[{"text":"A state in a machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","navigatorTitle":[{"text":"State","kind":"identifier"}],"kind":"symbol"}}}