# Note
```
guid: N:9@B{tV[B
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Concatenation

## Back
\(assign\;c=\set{a[1:0],b};\)
using curly braces
