// Seed: 2556859003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wand id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_6 = id_5;
  assign id_4 = 1'h0 != id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout uwire id_2;
  inout wand id_1;
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign id_2 = 1'b0;
  assign id_2 = id_2 / (1);
  assign id_1 = id_2 - id_1;
endmodule
