# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl" \
"../../../../separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" \
"../../../../separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" \
"../../../../separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" \
"../../../../separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" \
"../../../../separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" \
"../../../../separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" \
"../../../../separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" \
"../../../../separate_working.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../separate_working.srcs/sim_1/imports/new/testbench1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
