0.7
2020.2
Nov  8 2024
22:36:57
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sim_1/new/Top_testbench.v,1747213403,verilog,,,,Top_testbench,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/AddSub4b.v,1747200884,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/LED_DRV.v,,AddSub1b;AddSub4b;Adder1b,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/LED_DRV.v,1747213256,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Load_Gen.v,,LED_DRV,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Load_Gen.v,1747211425,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/MyMC14495.v,,Load_Gen,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/MyMC14495.v,1746600026,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/MyRegister4b.v,,MyMC14495,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/MyRegister4b.v,1747200572,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/Shift_Register8bit.v,,MyRegister4b,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v,1747211573,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/clkdiv.v,,Top,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/clkdiv.v,1747200536,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sim_1/new/Top_testbench.v,,clkdiv,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/Shift_Register8bit.v,1746516931,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/Shift_Register9bit.v,,Shift_Register8bit,,,,,,,,
D:/Xilinx/Project/experiment_twelve/SEGP2S/Shift_Register9bit.v,1746516825,verilog,,D:/Xilinx/Project/experiment_twelve/SEGP2S/SEGP2S.srcs/sources_1/new/Top.v,,DIG_D_FF_1bit;Mux_2x1;Shift_Register9bit,,,,,,,,
