
Game_Start2_STM32F411CE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000148d8  080080dc  080080dc  000090dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c9b4  0801c9b4  0001e074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c9b4  0801c9b4  0001d9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c9bc  0801c9bc  0001e074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c9bc  0801c9bc  0001d9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c9c0  0801c9c0  0001d9c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0801c9c4  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dbc  20000074  0801ca38  0001e074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e30  0801ca38  0001ee30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f97  00000000  00000000  0001e0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004036  00000000  00000000  0003803b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  0003c078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011bd  00000000  00000000  0003d7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006680  00000000  00000000  0003e975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3cf  00000000  00000000  00044ff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a50dc  00000000  00000000  000603c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001054a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006524  00000000  00000000  001054e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0010ba08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080080c4 	.word	0x080080c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080080c4 	.word	0x080080c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * Fun巫o que passa o valor "semente" para a variavel utilizada na fun巫o prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <init_LFSR+0x1c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
}
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000090 	.word	0x20000090

080005cc <InitObject>:
#include "game_entities.h"
#include "game_map.h"
#include "st7735.h"

// Inicializa o objeto
void InitObject(GameObject *obj, int32_t start_x, int32_t start_y, int32_t vel_x, int32_t vel_y, uint16_t obj_width, uint16_t obj_height, uint16_t obj_color) {
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
    obj->x = start_x;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	68ba      	ldr	r2, [r7, #8]
 80005de:	601a      	str	r2, [r3, #0]
    obj->y = start_y;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	605a      	str	r2, [r3, #4]
    obj->dx = vel_x;
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	683a      	ldr	r2, [r7, #0]
 80005ea:	609a      	str	r2, [r3, #8]
    obj->dy = vel_y;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	69ba      	ldr	r2, [r7, #24]
 80005f0:	60da      	str	r2, [r3, #12]
    obj->width = obj_width;
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	8bba      	ldrh	r2, [r7, #28]
 80005f6:	821a      	strh	r2, [r3, #16]
    obj->height = obj_height;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	8c3a      	ldrh	r2, [r7, #32]
 80005fc:	825a      	strh	r2, [r3, #18]
    obj->color = obj_color;
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000602:	829a      	strh	r2, [r3, #20]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <CheckReboundX>:

// Verifica rebote entre dois limites no eixo X
void CheckReboundX(GameObject *obj, int32_t x_min, int32_t x_max) {
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
    if (obj->x < x_min) {
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	429a      	cmp	r2, r3
 8000624:	dd07      	ble.n	8000636 <CheckReboundX+0x26>
        obj->x = x_min;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	425a      	negs	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	609a      	str	r2, [r3, #8]
    }
    if (obj->x + obj->width > x_max) {
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	8a12      	ldrh	r2, [r2, #16]
 800063e:	4413      	add	r3, r2
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	429a      	cmp	r2, r3
 8000644:	da0b      	bge.n	800065e <CheckReboundX+0x4e>
        obj->x = x_max - obj->width;
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	8a1b      	ldrh	r3, [r3, #16]
 800064a:	461a      	mov	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	1a9a      	subs	r2, r3, r2
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	425a      	negs	r2, r3
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	609a      	str	r2, [r3, #8]
    }
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <CheckReboundY>:

void CheckReboundY(GameObject *obj, int32_t y_min, int32_t y_max) {
 800066a:	b480      	push	{r7}
 800066c:	b085      	sub	sp, #20
 800066e:	af00      	add	r7, sp, #0
 8000670:	60f8      	str	r0, [r7, #12]
 8000672:	60b9      	str	r1, [r7, #8]
 8000674:	607a      	str	r2, [r7, #4]
    if (obj->y < y_min) {
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	429a      	cmp	r2, r3
 800067e:	dd07      	ble.n	8000690 <CheckReboundY+0x26>
        obj->y = y_min;
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	605a      	str	r2, [r3, #4]
        obj->dy *= -1;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	425a      	negs	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	60da      	str	r2, [r3, #12]
    }
    if (obj->y + obj->width > y_max) {
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	8a12      	ldrh	r2, [r2, #16]
 8000698:	4413      	add	r3, r2
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	429a      	cmp	r2, r3
 800069e:	da0b      	bge.n	80006b8 <CheckReboundY+0x4e>
        obj->y = y_max - obj->width;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	8a1b      	ldrh	r3, [r3, #16]
 80006a4:	461a      	mov	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	1a9a      	subs	r2, r3, r2
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	605a      	str	r2, [r3, #4]
        obj->dy *= -1;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	425a      	negs	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	60da      	str	r2, [r3, #12]
    }
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <UpdateObjectX>:

// Atualiza a posi칞칚o do objeto apenas no eixo X com rebote
void UpdateObjectX(GameObject *obj) {
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b087      	sub	sp, #28
 80006c8:	af02      	add	r7, sp, #8
 80006ca:	6078      	str	r0, [r7, #4]
	int32_t old_x = obj->x;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	60fb      	str	r3, [r7, #12]
	int32_t old_y = obj->y;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	685b      	ldr	r3, [r3, #4]
 80006d6:	60bb      	str	r3, [r7, #8]
    // Apaga o objeto antigo
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, ST7735_BLACK);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	b298      	uxth	r0, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	b299      	uxth	r1, r3
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	8a1a      	ldrh	r2, [r3, #16]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	8a5b      	ldrh	r3, [r3, #18]
 80006ec:	2400      	movs	r4, #0
 80006ee:	9400      	str	r4, [sp, #0]
 80006f0:	f001 fae4 	bl	8001cbc <ST7735_FillRectangle>

    // Atualiza apenas o eixo X
    obj->x += obj->dx;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	441a      	add	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	601a      	str	r2, [r3, #0]

    // Rebote apenas entre x = 40 e x = 120 (exemplo)
    CheckReboundX(obj, 40, 120);
 8000702:	2278      	movs	r2, #120	@ 0x78
 8000704:	2128      	movs	r1, #40	@ 0x28
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f7ff ff82 	bl	8000610 <CheckReboundX>

    // Desenha na nova posi칞칚o
    DrawObject(obj);
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f000 f82f 	bl	8000770 <DrawObject>
}
 8000712:	bf00      	nop
 8000714:	3714      	adds	r7, #20
 8000716:	46bd      	mov	sp, r7
 8000718:	bd90      	pop	{r4, r7, pc}

0800071a <UpdateObjectY>:

void UpdateObjectY(GameObject *obj) {
 800071a:	b590      	push	{r4, r7, lr}
 800071c:	b087      	sub	sp, #28
 800071e:	af02      	add	r7, sp, #8
 8000720:	6078      	str	r0, [r7, #4]
	int32_t old_x = obj->x;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	60fb      	str	r3, [r7, #12]
	int32_t old_y = obj->y;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	60bb      	str	r3, [r7, #8]
    // Apaga o objeto antigo
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, ST7735_BLACK);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	b298      	uxth	r0, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	b299      	uxth	r1, r3
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	8a1a      	ldrh	r2, [r3, #16]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	8a5b      	ldrh	r3, [r3, #18]
 8000742:	2400      	movs	r4, #0
 8000744:	9400      	str	r4, [sp, #0]
 8000746:	f001 fab9 	bl	8001cbc <ST7735_FillRectangle>

    // Atualiza apenas o eixo Y
    obj->y += obj->dy;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	685a      	ldr	r2, [r3, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	68db      	ldr	r3, [r3, #12]
 8000752:	441a      	add	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	605a      	str	r2, [r3, #4]

    // Rebote apenas entre x = 40 e x = 120 (exemplo)
    CheckReboundY(obj, 40, 100);
 8000758:	2264      	movs	r2, #100	@ 0x64
 800075a:	2128      	movs	r1, #40	@ 0x28
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff ff84 	bl	800066a <CheckReboundY>

    // Desenha na nova posi칞칚o
    DrawObject(obj);
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f000 f804 	bl	8000770 <DrawObject>
}
 8000768:	bf00      	nop
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	bd90      	pop	{r4, r7, pc}

08000770 <DrawObject>:

// Desenha o objeto na tela
void DrawObject(GameObject *obj) {
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b085      	sub	sp, #20
 8000774:	af02      	add	r7, sp, #8
 8000776:	6078      	str	r0, [r7, #4]
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, obj->color);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	b298      	uxth	r0, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	b299      	uxth	r1, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	8a1a      	ldrh	r2, [r3, #16]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	8a5c      	ldrh	r4, [r3, #18]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	8a9b      	ldrh	r3, [r3, #20]
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	4623      	mov	r3, r4
 8000794:	f001 fa92 	bl	8001cbc <ST7735_FillRectangle>
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}

080007a0 <CheckTileAt>:


// --- FUN칂칏ES DE L칍GICA DO JOGO ---

// Helper para verificar um 칰nico pixel do jogador contra um tipo de tile
static uint8_t CheckTileAt(int32_t px, int32_t py, uint8_t tile_type_to_check) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	4613      	mov	r3, r2
 80007ac:	71fb      	strb	r3, [r7, #7]
    if (GetTileType(px, py) == tile_type_to_check) {
 80007ae:	68b9      	ldr	r1, [r7, #8]
 80007b0:	68f8      	ldr	r0, [r7, #12]
 80007b2:	f000 fb49 	bl	8000e48 <GetTileType>
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	4293      	cmp	r3, r2
 80007be:	d101      	bne.n	80007c4 <CheckTileAt+0x24>
        return 1;
 80007c0:	2301      	movs	r3, #1
 80007c2:	e000      	b.n	80007c6 <CheckTileAt+0x26>
    }
    return 0;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <CheckWallCollision>:

// Verifica se o jogador (caixa) colide com um tile de parede.
// Verifica os 4 cantos do quadrado do jogador.
uint8_t CheckWallCollision(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b084      	sub	sp, #16
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	60f8      	str	r0, [r7, #12]
 80007d6:	60b9      	str	r1, [r7, #8]
 80007d8:	4611      	mov	r1, r2
 80007da:	461a      	mov	r2, r3
 80007dc:	460b      	mov	r3, r1
 80007de:	71fb      	strb	r3, [r7, #7]
 80007e0:	4613      	mov	r3, r2
 80007e2:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, 1)) return 1;
 80007e4:	2201      	movs	r2, #1
 80007e6:	68b9      	ldr	r1, [r7, #8]
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f7ff ffd9 	bl	80007a0 <CheckTileAt>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <CheckWallCollision+0x2a>
 80007f4:	2301      	movs	r3, #1
 80007f6:	e02d      	b.n	8000854 <CheckWallCollision+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, 1)) return 1;
 80007f8:	79fa      	ldrb	r2, [r7, #7]
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	4413      	add	r3, r2
 80007fe:	3b01      	subs	r3, #1
 8000800:	2201      	movs	r2, #1
 8000802:	68b9      	ldr	r1, [r7, #8]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ffcb 	bl	80007a0 <CheckTileAt>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <CheckWallCollision+0x46>
 8000810:	2301      	movs	r3, #1
 8000812:	e01f      	b.n	8000854 <CheckWallCollision+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, 1)) return 1;
 8000814:	79ba      	ldrb	r2, [r7, #6]
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	4413      	add	r3, r2
 800081a:	3b01      	subs	r3, #1
 800081c:	2201      	movs	r2, #1
 800081e:	4619      	mov	r1, r3
 8000820:	68f8      	ldr	r0, [r7, #12]
 8000822:	f7ff ffbd 	bl	80007a0 <CheckTileAt>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <CheckWallCollision+0x62>
 800082c:	2301      	movs	r3, #1
 800082e:	e011      	b.n	8000854 <CheckWallCollision+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, 1)) return 1;
 8000830:	79fa      	ldrb	r2, [r7, #7]
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	4413      	add	r3, r2
 8000836:	1e58      	subs	r0, r3, #1
 8000838:	79ba      	ldrb	r2, [r7, #6]
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	4413      	add	r3, r2
 800083e:	3b01      	subs	r3, #1
 8000840:	2201      	movs	r2, #1
 8000842:	4619      	mov	r1, r3
 8000844:	f7ff ffac 	bl	80007a0 <CheckTileAt>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <CheckWallCollision+0x84>
 800084e:	2301      	movs	r3, #1
 8000850:	e000      	b.n	8000854 <CheckWallCollision+0x86>

    return 0; // Nenhuma colis칚o com parede
 8000852:	2300      	movs	r3, #0
}
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <CheckGoal>:

// Verifica se o jogador (caixa) colide com um tile de objetivo.
uint8_t CheckGoal(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	4611      	mov	r1, r2
 8000868:	461a      	mov	r2, r3
 800086a:	460b      	mov	r3, r1
 800086c:	71fb      	strb	r3, [r7, #7]
 800086e:	4613      	mov	r3, r2
 8000870:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, 3)) return 1;
 8000872:	2203      	movs	r2, #3
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	f7ff ff92 	bl	80007a0 <CheckTileAt>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <CheckGoal+0x2a>
 8000882:	2301      	movs	r3, #1
 8000884:	e02d      	b.n	80008e2 <CheckGoal+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, 3)) return 1;
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	4413      	add	r3, r2
 800088c:	3b01      	subs	r3, #1
 800088e:	2203      	movs	r2, #3
 8000890:	68b9      	ldr	r1, [r7, #8]
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff84 	bl	80007a0 <CheckTileAt>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <CheckGoal+0x46>
 800089e:	2301      	movs	r3, #1
 80008a0:	e01f      	b.n	80008e2 <CheckGoal+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, 3)) return 1;
 80008a2:	79ba      	ldrb	r2, [r7, #6]
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	4413      	add	r3, r2
 80008a8:	3b01      	subs	r3, #1
 80008aa:	2203      	movs	r2, #3
 80008ac:	4619      	mov	r1, r3
 80008ae:	68f8      	ldr	r0, [r7, #12]
 80008b0:	f7ff ff76 	bl	80007a0 <CheckTileAt>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <CheckGoal+0x62>
 80008ba:	2301      	movs	r3, #1
 80008bc:	e011      	b.n	80008e2 <CheckGoal+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, 3)) return 1;
 80008be:	79fa      	ldrb	r2, [r7, #7]
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	4413      	add	r3, r2
 80008c4:	1e58      	subs	r0, r3, #1
 80008c6:	79ba      	ldrb	r2, [r7, #6]
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	4413      	add	r3, r2
 80008cc:	3b01      	subs	r3, #1
 80008ce:	2203      	movs	r2, #3
 80008d0:	4619      	mov	r1, r3
 80008d2:	f7ff ff65 	bl	80007a0 <CheckTileAt>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <CheckGoal+0x84>
 80008dc:	2301      	movs	r3, #1
 80008de:	e000      	b.n	80008e2 <CheckGoal+0x86>

    return 0; // Nenhuma colis칚o com objetivo
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3710      	adds	r7, #16
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <CheckDanger>:

// Verifica se o jogador (caixa) colide com um tile de perigo.
uint8_t CheckDanger(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b084      	sub	sp, #16
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	60f8      	str	r0, [r7, #12]
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	4611      	mov	r1, r2
 80008f6:	461a      	mov	r2, r3
 80008f8:	460b      	mov	r3, r1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	4613      	mov	r3, r2
 80008fe:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_DANGER)) return 1;
 8000900:	2204      	movs	r2, #4
 8000902:	68b9      	ldr	r1, [r7, #8]
 8000904:	68f8      	ldr	r0, [r7, #12]
 8000906:	f7ff ff4b 	bl	80007a0 <CheckTileAt>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <CheckDanger+0x2a>
 8000910:	2301      	movs	r3, #1
 8000912:	e02d      	b.n	8000970 <CheckDanger+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_DANGER)) return 1;
 8000914:	79fa      	ldrb	r2, [r7, #7]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	4413      	add	r3, r2
 800091a:	3b01      	subs	r3, #1
 800091c:	2204      	movs	r2, #4
 800091e:	68b9      	ldr	r1, [r7, #8]
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff3d 	bl	80007a0 <CheckTileAt>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <CheckDanger+0x46>
 800092c:	2301      	movs	r3, #1
 800092e:	e01f      	b.n	8000970 <CheckDanger+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_DANGER)) return 1;
 8000930:	79ba      	ldrb	r2, [r7, #6]
 8000932:	68bb      	ldr	r3, [r7, #8]
 8000934:	4413      	add	r3, r2
 8000936:	3b01      	subs	r3, #1
 8000938:	2204      	movs	r2, #4
 800093a:	4619      	mov	r1, r3
 800093c:	68f8      	ldr	r0, [r7, #12]
 800093e:	f7ff ff2f 	bl	80007a0 <CheckTileAt>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <CheckDanger+0x62>
 8000948:	2301      	movs	r3, #1
 800094a:	e011      	b.n	8000970 <CheckDanger+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_DANGER)) return 1;
 800094c:	79fa      	ldrb	r2, [r7, #7]
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	4413      	add	r3, r2
 8000952:	1e58      	subs	r0, r3, #1
 8000954:	79ba      	ldrb	r2, [r7, #6]
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	4413      	add	r3, r2
 800095a:	3b01      	subs	r3, #1
 800095c:	2204      	movs	r2, #4
 800095e:	4619      	mov	r1, r3
 8000960:	f7ff ff1e 	bl	80007a0 <CheckTileAt>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <CheckDanger+0x84>
 800096a:	2301      	movs	r3, #1
 800096c:	e000      	b.n	8000970 <CheckDanger+0x86>

    return 0; // Nenhuma colis칚o com perigo
 800096e:	2300      	movs	r3, #0
}
 8000970:	4618      	mov	r0, r3
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <Game_RestartLevel>:

// --- FUN칂칏ES DE GERENCIAMENTO DE ESTADO DO JOGO ---

void Game_RestartLevel(void) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af04      	add	r7, sp, #16
    // Mostra mensagem e reinicia o jogador para a posi칞칚o inicial.
    //ST7735_FillScreen(ST7735_BLACK);
    ST7735_WriteString(30, 60, "Reiniciando...", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800097e:	4b25      	ldr	r3, [pc, #148]	@ (8000a14 <Game_RestartLevel+0x9c>)
 8000980:	2200      	movs	r2, #0
 8000982:	9202      	str	r2, [sp, #8]
 8000984:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000988:	9201      	str	r2, [sp, #4]
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	9200      	str	r2, [sp, #0]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a21      	ldr	r2, [pc, #132]	@ (8000a18 <Game_RestartLevel+0xa0>)
 8000992:	213c      	movs	r1, #60	@ 0x3c
 8000994:	201e      	movs	r0, #30
 8000996:	f001 f961 	bl	8001c5c <ST7735_WriteString>
    HAL_Delay(500); // Pequena pausa para a mensagem
 800099a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800099e:	f001 fcd1 	bl	8002344 <HAL_Delay>
    player_x = PLAYER_START_X;
 80009a2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <Game_RestartLevel+0xa4>)
 80009a4:	2214      	movs	r2, #20
 80009a6:	601a      	str	r2, [r3, #0]
    player_y = PLAYER_START_Y;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <Game_RestartLevel+0xa8>)
 80009aa:	2241      	movs	r2, #65	@ 0x41
 80009ac:	601a      	str	r2, [r3, #0]
    current_level = 1;
 80009ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000a24 <Game_RestartLevel+0xac>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	701a      	strb	r2, [r3, #0]
    DrawGameMap(); // Redesenha o mapa completo
 80009b4:	f000 f942 	bl	8000c3c <DrawGameMap>
    sprintf(buffer, "%d", deaths);
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <Game_RestartLevel+0xb0>)
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	461a      	mov	r2, r3
 80009be:	491b      	ldr	r1, [pc, #108]	@ (8000a2c <Game_RestartLevel+0xb4>)
 80009c0:	481b      	ldr	r0, [pc, #108]	@ (8000a30 <Game_RestartLevel+0xb8>)
 80009c2:	f006 ff2f 	bl	8007824 <siprintf>
	ST7735_WriteString(133, 4, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80009c6:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <Game_RestartLevel+0x9c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	9202      	str	r2, [sp, #8]
 80009cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009d0:	9201      	str	r2, [sp, #4]
 80009d2:	685a      	ldr	r2, [r3, #4]
 80009d4:	9200      	str	r2, [sp, #0]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a15      	ldr	r2, [pc, #84]	@ (8000a30 <Game_RestartLevel+0xb8>)
 80009da:	2104      	movs	r1, #4
 80009dc:	2085      	movs	r0, #133	@ 0x85
 80009de:	f001 f93d 	bl	8001c5c <ST7735_WriteString>
	sprintf(buffer2, "%d", wins);
 80009e2:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <Game_RestartLevel+0xbc>)
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	4910      	ldr	r1, [pc, #64]	@ (8000a2c <Game_RestartLevel+0xb4>)
 80009ea:	4813      	ldr	r0, [pc, #76]	@ (8000a38 <Game_RestartLevel+0xc0>)
 80009ec:	f006 ff1a 	bl	8007824 <siprintf>
	ST7735_WriteString(18, 4, buffer2, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <Game_RestartLevel+0x9c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	9202      	str	r2, [sp, #8]
 80009f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009fa:	9201      	str	r2, [sp, #4]
 80009fc:	685a      	ldr	r2, [r3, #4]
 80009fe:	9200      	str	r2, [sp, #0]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <Game_RestartLevel+0xc0>)
 8000a04:	2104      	movs	r1, #4
 8000a06:	2012      	movs	r0, #18
 8000a08:	f001 f928 	bl	8001c5c <ST7735_WriteString>
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000008 	.word	0x20000008
 8000a18:	080080dc 	.word	0x080080dc
 8000a1c:	200001e8 	.word	0x200001e8
 8000a20:	200001ec 	.word	0x200001ec
 8000a24:	20000010 	.word	0x20000010
 8000a28:	200001a0 	.word	0x200001a0
 8000a2c:	080080ec 	.word	0x080080ec
 8000a30:	200001a4 	.word	0x200001a4
 8000a34:	200001c4 	.word	0x200001c4
 8000a38:	200001c8 	.word	0x200001c8

08000a3c <Game_NextLevel>:

void Game_NextLevel(void) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af04      	add	r7, sp, #16
    // L칩gica para avan칞ar para o pr칩ximo n칤vel.
    // Por enquanto, apenas mostra uma mensagem e reinicia o n칤vel atual.
    //ST7735_FillScreen(ST7735_BLACK);
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Nivel Completo!", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000a42:	4b2c      	ldr	r3, [pc, #176]	@ (8000af4 <Game_NextLevel+0xb8>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	9202      	str	r2, [sp, #8]
 8000a48:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000a4c:	9201      	str	r2, [sp, #4]
 8000a4e:	685a      	ldr	r2, [r3, #4]
 8000a50:	9200      	str	r2, [sp, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a28      	ldr	r2, [pc, #160]	@ (8000af8 <Game_NextLevel+0xbc>)
 8000a56:	2136      	movs	r1, #54	@ 0x36
 8000a58:	2014      	movs	r0, #20
 8000a5a:	f001 f8ff 	bl	8001c5c <ST7735_WriteString>
    HAL_Delay(1000); // Pausa para a mensagem
 8000a5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a62:	f001 fc6f 	bl	8002344 <HAL_Delay>

    player_x = PLAYER_START_X;
 8000a66:	4b25      	ldr	r3, [pc, #148]	@ (8000afc <Game_NextLevel+0xc0>)
 8000a68:	2214      	movs	r2, #20
 8000a6a:	601a      	str	r2, [r3, #0]
    player_y = PLAYER_START_Y;
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <Game_NextLevel+0xc4>)
 8000a6e:	2241      	movs	r2, #65	@ 0x41
 8000a70:	601a      	str	r2, [r3, #0]
    if(current_level == 1){
 8000a72:	4b24      	ldr	r3, [pc, #144]	@ (8000b04 <Game_NextLevel+0xc8>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d105      	bne.n	8000a86 <Game_NextLevel+0x4a>
    	DrawGameMap2();
 8000a7a:	f000 f935 	bl	8000ce8 <DrawGameMap2>
		current_level = 2;
 8000a7e:	4b21      	ldr	r3, [pc, #132]	@ (8000b04 <Game_NextLevel+0xc8>)
 8000a80:	2202      	movs	r2, #2
 8000a82:	701a      	strb	r2, [r3, #0]
 8000a84:	e008      	b.n	8000a98 <Game_NextLevel+0x5c>
    }
    else if(current_level == 2){
 8000a86:	4b1f      	ldr	r3, [pc, #124]	@ (8000b04 <Game_NextLevel+0xc8>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d104      	bne.n	8000a98 <Game_NextLevel+0x5c>
		DrawGameMap();
 8000a8e:	f000 f8d5 	bl	8000c3c <DrawGameMap>
		current_level = 1;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <Game_NextLevel+0xc8>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]
	}

    sprintf(buffer, "%d", deaths);
 8000a98:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <Game_NextLevel+0xcc>)
 8000a9a:	881b      	ldrh	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	491b      	ldr	r1, [pc, #108]	@ (8000b0c <Game_NextLevel+0xd0>)
 8000aa0:	481b      	ldr	r0, [pc, #108]	@ (8000b10 <Game_NextLevel+0xd4>)
 8000aa2:	f006 febf 	bl	8007824 <siprintf>
	ST7735_WriteString(133, 4, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000aa6:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <Game_NextLevel+0xb8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	9202      	str	r2, [sp, #8]
 8000aac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ab0:	9201      	str	r2, [sp, #4]
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	9200      	str	r2, [sp, #0]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a15      	ldr	r2, [pc, #84]	@ (8000b10 <Game_NextLevel+0xd4>)
 8000aba:	2104      	movs	r1, #4
 8000abc:	2085      	movs	r0, #133	@ 0x85
 8000abe:	f001 f8cd 	bl	8001c5c <ST7735_WriteString>
	sprintf(buffer2, "%d", wins);
 8000ac2:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <Game_NextLevel+0xd8>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4910      	ldr	r1, [pc, #64]	@ (8000b0c <Game_NextLevel+0xd0>)
 8000aca:	4813      	ldr	r0, [pc, #76]	@ (8000b18 <Game_NextLevel+0xdc>)
 8000acc:	f006 feaa 	bl	8007824 <siprintf>
	ST7735_WriteString(18, 4, buffer2, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <Game_NextLevel+0xb8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	9202      	str	r2, [sp, #8]
 8000ad6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ada:	9201      	str	r2, [sp, #4]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	9200      	str	r2, [sp, #0]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a0d      	ldr	r2, [pc, #52]	@ (8000b18 <Game_NextLevel+0xdc>)
 8000ae4:	2104      	movs	r1, #4
 8000ae6:	2012      	movs	r0, #18
 8000ae8:	f001 f8b8 	bl	8001c5c <ST7735_WriteString>
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))
			Game_RestartLevel(); // Por enquanto, apenas reinicia o n칤vel atual
	  }*/

    // No futuro, carregar um novo mapa e novos inimigos.
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000008 	.word	0x20000008
 8000af8:	080080f0 	.word	0x080080f0
 8000afc:	200001e8 	.word	0x200001e8
 8000b00:	200001ec 	.word	0x200001ec
 8000b04:	20000010 	.word	0x20000010
 8000b08:	200001a0 	.word	0x200001a0
 8000b0c:	080080ec 	.word	0x080080ec
 8000b10:	200001a4 	.word	0x200001a4
 8000b14:	200001c4 	.word	0x200001c4
 8000b18:	200001c8 	.word	0x200001c8

08000b1c <Game_GameOver>:

void Game_GameOver(void) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
    // L칩gica para Game Over.
	//ST7735_FillScreen(ST7735_BLACK);
    //ST7735_FillRectangle(0, 0, 10, 10, ST7735_BLACK);
	DrawGameOver();
 8000b20:	f000 f938 	bl	8000d94 <DrawGameOver>
    //ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 20, "GAME OVER", Font_11x18, ST7735_RED, ST7735_BLACK);
    //ST7735_WriteString(10, (ST7735_HEIGHT / 2), "Tocou no Perigo!", Font_7x10, ST7735_RED, ST7735_BLACK);
    HAL_Delay(500); // Pausa para a mensagem
 8000b24:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b28:	f001 fc0c 	bl	8002344 <HAL_Delay>
    Game_RestartLevel(); // Reinicia o n칤vel ap칩s Game Over
 8000b2c:	f7ff ff24 	bl	8000978 <Game_RestartLevel>
}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <CheckCollision>:
uint8_t CheckCollision(int32_t x1, int32_t y1, uint16_t w1, uint16_t h1,
                       int32_t x2, int32_t y2, uint16_t w2, uint16_t h2)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	4611      	mov	r1, r2
 8000b40:	461a      	mov	r2, r3
 8000b42:	460b      	mov	r3, r1
 8000b44:	80fb      	strh	r3, [r7, #6]
 8000b46:	4613      	mov	r3, r2
 8000b48:	80bb      	strh	r3, [r7, #4]
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000b4a:	88fa      	ldrh	r2, [r7, #6]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4413      	add	r3, r2
 8000b50:	69ba      	ldr	r2, [r7, #24]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	da13      	bge.n	8000b7e <CheckCollision+0x4a>
 8000b56:	8c3a      	ldrh	r2, [r7, #32]
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	da0d      	bge.n	8000b7e <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 8000b62:	88ba      	ldrh	r2, [r7, #4]
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000b68:	69fa      	ldr	r2, [r7, #28]
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	da07      	bge.n	8000b7e <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 8000b6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000b70:	69fb      	ldr	r3, [r7, #28]
 8000b72:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	da01      	bge.n	8000b7e <CheckCollision+0x4a>
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e000      	b.n	8000b80 <CheckCollision+0x4c>
 8000b7e:	2300      	movs	r3, #0
 8000b80:	b2db      	uxtb	r3, r3
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <DrawMenu>:
*/


// --- IMPLEMENTA칂츾O DAS FUN칂칏ES DO MAPA (mant칡m-se as mesmas) ---

void DrawMenu(void) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
	//sprintf(buffer, "Mortes: %d", deaths);
	//ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
	//ST7735_FillRectangle(0, 5, 30, 30, ST7735_BLACK);
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	e044      	b.n	8000c26 <DrawMenu+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	e03b      	b.n	8000c1a <DrawMenu+0x8a>
            uint8_t tile_type = menu[y][x]; // Obt칠m o tipo de tile
 8000ba2:	4925      	ldr	r1, [pc, #148]	@ (8000c38 <DrawMenu+0xa8>)
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	4413      	add	r3, r2
 8000bac:	015b      	lsls	r3, r3, #5
 8000bae:	18ca      	adds	r2, r1, r3
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000bb8:	797b      	ldrb	r3, [r7, #5]
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	d81e      	bhi.n	8000bfc <DrawMenu+0x6c>
 8000bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8000bc4 <DrawMenu+0x34>)
 8000bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc4:	08000bd9 	.word	0x08000bd9
 8000bc8:	08000bdf 	.word	0x08000bdf
 8000bcc:	08000be7 	.word	0x08000be7
 8000bd0:	08000bed 	.word	0x08000bed
 8000bd4:	08000bf5 	.word	0x08000bf5
                case 0:   color = ST7735_BLACK;   break;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	80fb      	strh	r3, [r7, #6]
 8000bdc:	e012      	b.n	8000c04 <DrawMenu+0x74>
                case 1:    color = ST7735_WHITE;   break;
 8000bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be2:	80fb      	strh	r3, [r7, #6]
 8000be4:	e00e      	b.n	8000c04 <DrawMenu+0x74>
                case 2:    color = ST7735_BLUE;    break;
 8000be6:	231f      	movs	r3, #31
 8000be8:	80fb      	strh	r3, [r7, #6]
 8000bea:	e00b      	b.n	8000c04 <DrawMenu+0x74>
                case 3:   color = ST7735_GREEN;   break;
 8000bec:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000bf0:	80fb      	strh	r3, [r7, #6]
 8000bf2:	e007      	b.n	8000c04 <DrawMenu+0x74>
                case 4:  color = ST7735_RED;     break;
 8000bf4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000bf8:	80fb      	strh	r3, [r7, #6]
 8000bfa:	e003      	b.n	8000c04 <DrawMenu+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000bfc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000c00:	80fb      	strh	r3, [r7, #6]
 8000c02:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	b291      	uxth	r1, r2
 8000c0c:	88fa      	ldrh	r2, [r7, #6]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 ff76 	bl	8001b00 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	3301      	adds	r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	2b9f      	cmp	r3, #159	@ 0x9f
 8000c1e:	ddc0      	ble.n	8000ba2 <DrawMenu+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3301      	adds	r3, #1
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c2a:	ddb7      	ble.n	8000b9c <DrawMenu+0xc>
        }
    }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	080088c4 	.word	0x080088c4

08000c3c <DrawGameMap>:

void DrawGameMap(void) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
	//sprintf(buffer, "Mortes: %d", deaths);
	//ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
	//ST7735_FillRectangle(0, 5, 30, 30, ST7735_BLACK);
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	60fb      	str	r3, [r7, #12]
 8000c46:	e044      	b.n	8000cd2 <DrawGameMap+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	e03b      	b.n	8000cc6 <DrawGameMap+0x8a>
            uint8_t tile_type = game_map[y][x]; // Obt칠m o tipo de tile
 8000c4e:	4925      	ldr	r1, [pc, #148]	@ (8000ce4 <DrawGameMap+0xa8>)
 8000c50:	68fa      	ldr	r2, [r7, #12]
 8000c52:	4613      	mov	r3, r2
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4413      	add	r3, r2
 8000c58:	015b      	lsls	r3, r3, #5
 8000c5a:	18ca      	adds	r2, r1, r3
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	4413      	add	r3, r2
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000c64:	797b      	ldrb	r3, [r7, #5]
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	d81e      	bhi.n	8000ca8 <DrawGameMap+0x6c>
 8000c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c70 <DrawGameMap+0x34>)
 8000c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c70:	08000c85 	.word	0x08000c85
 8000c74:	08000c8b 	.word	0x08000c8b
 8000c78:	08000c93 	.word	0x08000c93
 8000c7c:	08000c99 	.word	0x08000c99
 8000c80:	08000ca1 	.word	0x08000ca1
                case 0:   color = ST7735_BLACK;   break;
 8000c84:	2300      	movs	r3, #0
 8000c86:	80fb      	strh	r3, [r7, #6]
 8000c88:	e012      	b.n	8000cb0 <DrawGameMap+0x74>
                case 1:    color = ST7735_WHITE;   break;
 8000c8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c8e:	80fb      	strh	r3, [r7, #6]
 8000c90:	e00e      	b.n	8000cb0 <DrawGameMap+0x74>
                case 2:    color = ST7735_BLUE;    break;
 8000c92:	231f      	movs	r3, #31
 8000c94:	80fb      	strh	r3, [r7, #6]
 8000c96:	e00b      	b.n	8000cb0 <DrawGameMap+0x74>
                case 3:   color = ST7735_GREEN;   break;
 8000c98:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000c9c:	80fb      	strh	r3, [r7, #6]
 8000c9e:	e007      	b.n	8000cb0 <DrawGameMap+0x74>
                case 4:  color = ST7735_RED;     break;
 8000ca0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ca4:	80fb      	strh	r3, [r7, #6]
 8000ca6:	e003      	b.n	8000cb0 <DrawGameMap+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000ca8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000cac:	80fb      	strh	r3, [r7, #6]
 8000cae:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	68fa      	ldr	r2, [r7, #12]
 8000cb6:	b291      	uxth	r1, r2
 8000cb8:	88fa      	ldrh	r2, [r7, #6]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f000 ff20 	bl	8001b00 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	2b9f      	cmp	r3, #159	@ 0x9f
 8000cca:	ddc0      	ble.n	8000c4e <DrawGameMap+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cd6:	ddb7      	ble.n	8000c48 <DrawGameMap+0xc>
        }
    }
}
 8000cd8:	bf00      	nop
 8000cda:	bf00      	nop
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	0800d8c4 	.word	0x0800d8c4

08000ce8 <DrawGameMap2>:

void DrawGameMap2(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
	//sprintf(buffer, "Mortes: %d", deaths);
	//ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
	//ST7735_FillRectangle(0, 5, 30, 30, ST7735_BLACK);
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	e044      	b.n	8000d7e <DrawGameMap2+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60bb      	str	r3, [r7, #8]
 8000cf8:	e03b      	b.n	8000d72 <DrawGameMap2+0x8a>
            uint8_t tile_type = game_map2[y][x]; // Obt칠m o tipo de tile
 8000cfa:	4925      	ldr	r1, [pc, #148]	@ (8000d90 <DrawGameMap2+0xa8>)
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	015b      	lsls	r3, r3, #5
 8000d06:	18ca      	adds	r2, r1, r3
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000d10:	797b      	ldrb	r3, [r7, #5]
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	d81e      	bhi.n	8000d54 <DrawGameMap2+0x6c>
 8000d16:	a201      	add	r2, pc, #4	@ (adr r2, 8000d1c <DrawGameMap2+0x34>)
 8000d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1c:	08000d31 	.word	0x08000d31
 8000d20:	08000d37 	.word	0x08000d37
 8000d24:	08000d3f 	.word	0x08000d3f
 8000d28:	08000d45 	.word	0x08000d45
 8000d2c:	08000d4d 	.word	0x08000d4d
                case 0:   color = ST7735_BLACK;   break;
 8000d30:	2300      	movs	r3, #0
 8000d32:	80fb      	strh	r3, [r7, #6]
 8000d34:	e012      	b.n	8000d5c <DrawGameMap2+0x74>
                case 1:    color = ST7735_WHITE;   break;
 8000d36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d3a:	80fb      	strh	r3, [r7, #6]
 8000d3c:	e00e      	b.n	8000d5c <DrawGameMap2+0x74>
                case 2:    color = ST7735_BLUE;    break;
 8000d3e:	231f      	movs	r3, #31
 8000d40:	80fb      	strh	r3, [r7, #6]
 8000d42:	e00b      	b.n	8000d5c <DrawGameMap2+0x74>
                case 3:   color = ST7735_GREEN;   break;
 8000d44:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000d48:	80fb      	strh	r3, [r7, #6]
 8000d4a:	e007      	b.n	8000d5c <DrawGameMap2+0x74>
                case 4:  color = ST7735_RED;     break;
 8000d4c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d50:	80fb      	strh	r3, [r7, #6]
 8000d52:	e003      	b.n	8000d5c <DrawGameMap2+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000d54:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000d58:	80fb      	strh	r3, [r7, #6]
 8000d5a:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	b291      	uxth	r1, r2
 8000d64:	88fa      	ldrh	r2, [r7, #6]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 feca 	bl	8001b00 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	2b9f      	cmp	r3, #159	@ 0x9f
 8000d76:	ddc0      	ble.n	8000cfa <DrawGameMap2+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d82:	ddb7      	ble.n	8000cf4 <DrawGameMap2+0xc>
        }
    }
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	080178c4 	.word	0x080178c4

08000d94 <DrawGameOver>:

void DrawGameOver(void) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
	//sprintf(buffer, "Mortes: %d", deaths);
	//ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
	//ST7735_FillRectangle(0, 5, 30, 30, ST7735_BLACK);
	ST7735_FillScreen(ST7735_BLACK);
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f001 f802 	bl	8001da4 <ST7735_FillScreen>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	e045      	b.n	8000e32 <DrawGameOver+0x9e>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000da6:	2300      	movs	r3, #0
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	e03c      	b.n	8000e26 <DrawGameOver+0x92>
            uint8_t tile_type = game_over[y][x]; // Obt칠m o tipo de tile
 8000dac:	4925      	ldr	r1, [pc, #148]	@ (8000e44 <DrawGameOver+0xb0>)
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	4613      	mov	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	015b      	lsls	r3, r3, #5
 8000db8:	18ca      	adds	r2, r1, r3
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000dc2:	797b      	ldrb	r3, [r7, #5]
 8000dc4:	2b04      	cmp	r3, #4
 8000dc6:	d81f      	bhi.n	8000e08 <DrawGameOver+0x74>
 8000dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8000dd0 <DrawGameOver+0x3c>)
 8000dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dce:	bf00      	nop
 8000dd0:	08000de5 	.word	0x08000de5
 8000dd4:	08000deb 	.word	0x08000deb
 8000dd8:	08000df3 	.word	0x08000df3
 8000ddc:	08000df9 	.word	0x08000df9
 8000de0:	08000e01 	.word	0x08000e01
                case 0:   color = ST7735_BLACK;   break;
 8000de4:	2300      	movs	r3, #0
 8000de6:	80fb      	strh	r3, [r7, #6]
 8000de8:	e012      	b.n	8000e10 <DrawGameOver+0x7c>
                case 1:    color = ST7735_WHITE;   break;
 8000dea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dee:	80fb      	strh	r3, [r7, #6]
 8000df0:	e00e      	b.n	8000e10 <DrawGameOver+0x7c>
                case 2:    color = ST7735_BLUE;    break;
 8000df2:	231f      	movs	r3, #31
 8000df4:	80fb      	strh	r3, [r7, #6]
 8000df6:	e00b      	b.n	8000e10 <DrawGameOver+0x7c>
                case 3:   color = ST7735_GREEN;   break;
 8000df8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000dfc:	80fb      	strh	r3, [r7, #6]
 8000dfe:	e007      	b.n	8000e10 <DrawGameOver+0x7c>
                case 4:  color = ST7735_RED;     break;
 8000e00:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e04:	80fb      	strh	r3, [r7, #6]
 8000e06:	e003      	b.n	8000e10 <DrawGameOver+0x7c>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000e08:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000e0c:	80fb      	strh	r3, [r7, #6]
 8000e0e:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	68fa      	ldr	r2, [r7, #12]
 8000e16:	b291      	uxth	r1, r2
 8000e18:	88fa      	ldrh	r2, [r7, #6]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 fe70 	bl	8001b00 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	3301      	adds	r3, #1
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e2a:	ddbf      	ble.n	8000dac <DrawGameOver+0x18>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e36:	ddb6      	ble.n	8000da6 <DrawGameOver+0x12>
        }
    }
}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	080128c4 	.word	0x080128c4

08000e48 <GetTileType>:


uint8_t GetTileType(int x, int y) {
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
    // Retorna o tipo de tile na coordenada especificada.
	if (current_level == 1) {
 8000e52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <GetTileType+0x84>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d116      	bne.n	8000e88 <GetTileType+0x40>
		if (x >= 0 && x < ST7735_WIDTH && y >= 0 && y < ST7735_HEIGHT) {
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db2e      	blt.n	8000ebe <GetTileType+0x76>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e64:	dc2b      	bgt.n	8000ebe <GetTileType+0x76>
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db28      	blt.n	8000ebe <GetTileType+0x76>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e70:	dc25      	bgt.n	8000ebe <GetTileType+0x76>
			return game_map[y][x];
 8000e72:	4917      	ldr	r1, [pc, #92]	@ (8000ed0 <GetTileType+0x88>)
 8000e74:	683a      	ldr	r2, [r7, #0]
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	015b      	lsls	r3, r3, #5
 8000e7e:	18ca      	adds	r2, r1, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4413      	add	r3, r2
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	e01b      	b.n	8000ec0 <GetTileType+0x78>
		}
	}
	else if (current_level==2) {
 8000e88:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <GetTileType+0x84>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d116      	bne.n	8000ebe <GetTileType+0x76>
        if (x >= 0 && x < ST7735_WIDTH && y >= 0 && y < ST7735_HEIGHT) {
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	db13      	blt.n	8000ebe <GetTileType+0x76>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e9a:	dc10      	bgt.n	8000ebe <GetTileType+0x76>
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	db0d      	blt.n	8000ebe <GetTileType+0x76>
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ea6:	dc0a      	bgt.n	8000ebe <GetTileType+0x76>
        	return game_map2[y][x];
 8000ea8:	490a      	ldr	r1, [pc, #40]	@ (8000ed4 <GetTileType+0x8c>)
 8000eaa:	683a      	ldr	r2, [r7, #0]
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	015b      	lsls	r3, r3, #5
 8000eb4:	18ca      	adds	r2, r1, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	e000      	b.n	8000ec0 <GetTileType+0x78>
        }
	}
    // Fora dos limites do mapa 칠 considerado parede para evitar que o jogador saia.
    return TILE_WALL;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	20000010 	.word	0x20000010
 8000ed0:	0800d8c4 	.word	0x0800d8c4
 8000ed4:	080178c4 	.word	0x080178c4

08000ed8 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	    valor_ADC[0]=ADC_buffer[0];
 8000ee0:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <HAL_ADC_ConvCpltCallback+0x24>)
 8000ee2:	881a      	ldrh	r2, [r3, #0]
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <HAL_ADC_ConvCpltCallback+0x28>)
 8000ee6:	801a      	strh	r2, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <HAL_ADC_ConvCpltCallback+0x24>)
 8000eea:	885a      	ldrh	r2, [r3, #2]
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <HAL_ADC_ConvCpltCallback+0x28>)
 8000eee:	805a      	strh	r2, [r3, #2]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	20000198 	.word	0x20000198
 8000f00:	2000019c 	.word	0x2000019c

08000f04 <vTask_Move_Balls>:

//---------------------------------------------------------------------------------------------------

void vTask_Move_Balls(void *pvParameters)
{
 8000f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af04      	add	r7, sp, #16
 8000f0a:	6078      	str	r0, [r7, #4]
    while (1)
    {
        for (int i = 0; i < NUM_BALLS; i++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	e0b6      	b.n	8001080 <vTask_Move_Balls+0x17c>
        {
        	if(current_level == 1){
 8000f12:	4b5f      	ldr	r3, [pc, #380]	@ (8001090 <vTask_Move_Balls+0x18c>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d155      	bne.n	8000fc6 <vTask_Move_Balls+0xc2>
        		UpdateObjectX(&red_balls[i]);
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	4413      	add	r3, r2
 8000f22:	00db      	lsls	r3, r3, #3
 8000f24:	4a5b      	ldr	r2, [pc, #364]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f26:	4413      	add	r3, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fbcb 	bl	80006c4 <UpdateObjectX>
        		DrawObject(&red_balls[i]);
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4613      	mov	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	4413      	add	r3, r2
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4a56      	ldr	r2, [pc, #344]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fc17 	bl	8000770 <DrawObject>
                if (CheckCollision(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE,
 8000f42:	4b55      	ldr	r3, [pc, #340]	@ (8001098 <vTask_Move_Balls+0x194>)
 8000f44:	681d      	ldr	r5, [r3, #0]
 8000f46:	4b55      	ldr	r3, [pc, #340]	@ (800109c <vTask_Move_Balls+0x198>)
 8000f48:	681e      	ldr	r6, [r3, #0]
 8000f4a:	2308      	movs	r3, #8
 8000f4c:	469c      	mov	ip, r3
 8000f4e:	2308      	movs	r3, #8
 8000f50:	469e      	mov	lr, r3
 8000f52:	4950      	ldr	r1, [pc, #320]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f54:	68fa      	ldr	r2, [r7, #12]
 8000f56:	4613      	mov	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	440b      	add	r3, r1
 8000f60:	6819      	ldr	r1, [r3, #0]
 8000f62:	484c      	ldr	r0, [pc, #304]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	4613      	mov	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	4413      	add	r3, r2
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	4403      	add	r3, r0
 8000f70:	3304      	adds	r3, #4
 8000f72:	6818      	ldr	r0, [r3, #0]
 8000f74:	4c47      	ldr	r4, [pc, #284]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	4413      	add	r3, r2
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	4423      	add	r3, r4
 8000f82:	3310      	adds	r3, #16
 8000f84:	881c      	ldrh	r4, [r3, #0]
 8000f86:	4b43      	ldr	r3, [pc, #268]	@ (8001094 <vTask_Move_Balls+0x190>)
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	4413      	add	r3, r2
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	683a      	ldr	r2, [r7, #0]
 8000f96:	4413      	add	r3, r2
 8000f98:	3312      	adds	r3, #18
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	9303      	str	r3, [sp, #12]
 8000f9e:	9402      	str	r4, [sp, #8]
 8000fa0:	9001      	str	r0, [sp, #4]
 8000fa2:	9100      	str	r1, [sp, #0]
 8000fa4:	4673      	mov	r3, lr
 8000fa6:	4662      	mov	r2, ip
 8000fa8:	4631      	mov	r1, r6
 8000faa:	4628      	mov	r0, r5
 8000fac:	f7ff fdc2 	bl	8000b34 <CheckCollision>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d007      	beq.n	8000fc6 <vTask_Move_Balls+0xc2>
    			   red_balls[i].x, red_balls[i].y, red_balls[i].width, red_balls[i].height))
                {

                	deaths++;
 8000fb6:	4b3a      	ldr	r3, [pc, #232]	@ (80010a0 <vTask_Move_Balls+0x19c>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	4b38      	ldr	r3, [pc, #224]	@ (80010a0 <vTask_Move_Balls+0x19c>)
 8000fc0:	801a      	strh	r2, [r3, #0]
                	Game_GameOver();
 8000fc2:	f7ff fdab 	bl	8000b1c <Game_GameOver>
                }
        	}
        	if(current_level == 2){
 8000fc6:	4b32      	ldr	r3, [pc, #200]	@ (8001090 <vTask_Move_Balls+0x18c>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d155      	bne.n	800107a <vTask_Move_Balls+0x176>
				UpdateObjectY(&red_balls2[i]);
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	4413      	add	r3, r2
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	4a32      	ldr	r2, [pc, #200]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 8000fda:	4413      	add	r3, r2
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fb9c 	bl	800071a <UpdateObjectY>
				DrawObject(&red_balls2[i]);
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	4a2d      	ldr	r2, [pc, #180]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 8000fee:	4413      	add	r3, r2
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fbbd 	bl	8000770 <DrawObject>
	            if (CheckCollision(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE,
 8000ff6:	4b28      	ldr	r3, [pc, #160]	@ (8001098 <vTask_Move_Balls+0x194>)
 8000ff8:	681d      	ldr	r5, [r3, #0]
 8000ffa:	4b28      	ldr	r3, [pc, #160]	@ (800109c <vTask_Move_Balls+0x198>)
 8000ffc:	681e      	ldr	r6, [r3, #0]
 8000ffe:	2308      	movs	r3, #8
 8001000:	469c      	mov	ip, r3
 8001002:	2308      	movs	r3, #8
 8001004:	469e      	mov	lr, r3
 8001006:	4927      	ldr	r1, [pc, #156]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	4613      	mov	r3, r2
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	4413      	add	r3, r2
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	440b      	add	r3, r1
 8001014:	6819      	ldr	r1, [r3, #0]
 8001016:	4823      	ldr	r0, [pc, #140]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	4403      	add	r3, r0
 8001024:	3304      	adds	r3, #4
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	4c1e      	ldr	r4, [pc, #120]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 800102a:	68fa      	ldr	r2, [r7, #12]
 800102c:	4613      	mov	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	4413      	add	r3, r2
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	4423      	add	r3, r4
 8001036:	3310      	adds	r3, #16
 8001038:	881c      	ldrh	r4, [r3, #0]
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <vTask_Move_Balls+0x1a0>)
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	4413      	add	r3, r2
 800104c:	3312      	adds	r3, #18
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	9303      	str	r3, [sp, #12]
 8001052:	9402      	str	r4, [sp, #8]
 8001054:	9001      	str	r0, [sp, #4]
 8001056:	9100      	str	r1, [sp, #0]
 8001058:	4673      	mov	r3, lr
 800105a:	4662      	mov	r2, ip
 800105c:	4631      	mov	r1, r6
 800105e:	4628      	mov	r0, r5
 8001060:	f7ff fd68 	bl	8000b34 <CheckCollision>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d007      	beq.n	800107a <vTask_Move_Balls+0x176>
				   red_balls2[i].x, red_balls2[i].y, red_balls2[i].width, red_balls2[i].height))
	            {
	            	deaths++;
 800106a:	4b0d      	ldr	r3, [pc, #52]	@ (80010a0 <vTask_Move_Balls+0x19c>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <vTask_Move_Balls+0x19c>)
 8001074:	801a      	strh	r2, [r3, #0]
	            	Game_GameOver();
 8001076:	f7ff fd51 	bl	8000b1c <Game_GameOver>
        for (int i = 0; i < NUM_BALLS; i++)
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b03      	cmp	r3, #3
 8001084:	f77f af45 	ble.w	8000f12 <vTask_Move_Balls+0xe>
	            }
			}


        }
        vTaskDelay(20);
 8001088:	2014      	movs	r0, #20
 800108a:	f004 fe07 	bl	8005c9c <vTaskDelay>
        for (int i = 0; i < NUM_BALLS; i++)
 800108e:	e73d      	b.n	8000f0c <vTask_Move_Balls+0x8>
 8001090:	20000010 	.word	0x20000010
 8001094:	200001f0 	.word	0x200001f0
 8001098:	200001e8 	.word	0x200001e8
 800109c:	200001ec 	.word	0x200001ec
 80010a0:	200001a0 	.word	0x200001a0
 80010a4:	20000250 	.word	0x20000250

080010a8 <vTask_Move_Soldado>:
    }
}


void vTask_Move_Soldado(void *pvParameters)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b08d      	sub	sp, #52	@ 0x34
 80010ac:	af04      	add	r7, sp, #16
 80010ae:	6078      	str	r0, [r7, #4]
	int32_t current_player_x, current_player_y; // Guarda a posi칞칚o atual do jogador
	int32_t next_player_x, next_player_y;     // Posi칞칚o para onde o jogador tentar치 se mover

	while(1)
	{
		current_player_x = player_x; // Salva a posi칞칚o X atual antes de calcular a pr칩xima
 80010b0:	4b84      	ldr	r3, [pc, #528]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	617b      	str	r3, [r7, #20]
		current_player_y = player_y; // Salva a posi칞칚o Y atual antes de calcular a pr칩xima
 80010b6:	4b84      	ldr	r3, [pc, #528]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	613b      	str	r3, [r7, #16]

		next_player_x = player_x; // Come칞a a pr칩xima posi칞칚o como a atual
 80010bc:	4b81      	ldr	r3, [pc, #516]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	61fb      	str	r3, [r7, #28]
		next_player_y = player_y; // Come칞a a pr칩xima posi칞칚o como a atual
 80010c2:	4b81      	ldr	r3, [pc, #516]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	61bb      	str	r3, [r7, #24]

		// Apaga o player na posi칞칚o anterior (pinta de preto).
		//ST7735_FillRectangle(current_player_x, current_player_y, PLAYER_SIZE, PLAYER_SIZE, ST7735_BLACK);
		ST7735_FillRectangle(current_player_x - 1, current_player_y - 1, PLAYER_SIZE + 1, PLAYER_SIZE + 1, ST7735_BLACK);
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	3b01      	subs	r3, #1
 80010ce:	b298      	uxth	r0, r3
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	3b01      	subs	r3, #1
 80010d6:	b299      	uxth	r1, r3
 80010d8:	2308      	movs	r3, #8
 80010da:	3301      	adds	r3, #1
 80010dc:	b29a      	uxth	r2, r3
 80010de:	2308      	movs	r3, #8
 80010e0:	3301      	adds	r3, #1
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	2400      	movs	r4, #0
 80010e6:	9400      	str	r4, [sp, #0]
 80010e8:	f000 fde8 	bl	8001cbc <ST7735_FillRectangle>

		// Leitura do Joystick
		uint32_t dif_eixoX = valor_ADC[1];
 80010ec:	4b77      	ldr	r3, [pc, #476]	@ (80012cc <vTask_Move_Soldado+0x224>)
 80010ee:	885b      	ldrh	r3, [r3, #2]
 80010f0:	60fb      	str	r3, [r7, #12]
		uint32_t dif_eixoY = valor_ADC[0];
 80010f2:	4b76      	ldr	r3, [pc, #472]	@ (80012cc <vTask_Move_Soldado+0x224>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	60bb      	str	r3, [r7, #8]

		// Ajuste os thresholds (1800, 3800) conforme a sensibilidade do seu joystick
		if(dif_eixoX < 1800)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80010fe:	d203      	bcs.n	8001108 <vTask_Move_Soldado+0x60>
		{
			next_player_x--;
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	3b01      	subs	r3, #1
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	e007      	b.n	8001118 <vTask_Move_Soldado+0x70>
		}
		else if(dif_eixoX > 3800)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f640 62d8 	movw	r2, #3800	@ 0xed8
 800110e:	4293      	cmp	r3, r2
 8001110:	d902      	bls.n	8001118 <vTask_Move_Soldado+0x70>
		{
			next_player_x++;
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3301      	adds	r3, #1
 8001116:	61fb      	str	r3, [r7, #28]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < 1800)
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 800111e:	d203      	bcs.n	8001128 <vTask_Move_Soldado+0x80>
		{
			next_player_y++;
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	3301      	adds	r3, #1
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	e007      	b.n	8001138 <vTask_Move_Soldado+0x90>
		}
		else if(dif_eixoY > 3800)
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	f640 62d8 	movw	r2, #3800	@ 0xed8
 800112e:	4293      	cmp	r3, r2
 8001130:	d902      	bls.n	8001138 <vTask_Move_Soldado+0x90>
		{
			next_player_y--;
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	3b01      	subs	r3, #1
 8001136:	61bb      	str	r3, [r7, #24]
		}
		// ------------------------------------------------------------------------

		// Limites da Tela: Garante que o jogador n칚o tente sair da 치rea vis칤vel do LCD
		if (next_player_x < 0) next_player_x = 0;
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	2b00      	cmp	r3, #0
 800113c:	da01      	bge.n	8001142 <vTask_Move_Soldado+0x9a>
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
		if (next_player_x > (ST7735_WIDTH - PLAYER_SIZE)) next_player_x = (ST7735_WIDTH - PLAYER_SIZE);
 8001142:	2308      	movs	r3, #8
 8001144:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001148:	69fa      	ldr	r2, [r7, #28]
 800114a:	429a      	cmp	r2, r3
 800114c:	dd03      	ble.n	8001156 <vTask_Move_Soldado+0xae>
 800114e:	2308      	movs	r3, #8
 8001150:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001154:	61fb      	str	r3, [r7, #28]
		if (next_player_y < 0) next_player_y = 0;
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	2b00      	cmp	r3, #0
 800115a:	da01      	bge.n	8001160 <vTask_Move_Soldado+0xb8>
 800115c:	2300      	movs	r3, #0
 800115e:	61bb      	str	r3, [r7, #24]
		if (next_player_y > (ST7735_HEIGHT - PLAYER_SIZE)) next_player_y = (ST7735_HEIGHT - PLAYER_SIZE);
 8001160:	2308      	movs	r3, #8
 8001162:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	429a      	cmp	r2, r3
 800116a:	dd03      	ble.n	8001174 <vTask_Move_Soldado+0xcc>
 800116c:	2308      	movs	r3, #8
 800116e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001172:	61bb      	str	r3, [r7, #24]

        // --- L칍GICA DE JOGO: COLIS칏ES E ESTADO ---
		// Paredes bloqueiam o movimento.
		if (CheckWallCollision(next_player_x-1, next_player_y-1, PLAYER_SIZE+1, PLAYER_SIZE+1)) {
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	1e58      	subs	r0, r3, #1
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	1e59      	subs	r1, r3, #1
 800117c:	2308      	movs	r3, #8
 800117e:	3301      	adds	r3, #1
 8001180:	b2da      	uxtb	r2, r3
 8001182:	2308      	movs	r3, #8
 8001184:	3301      	adds	r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f7ff fb21 	bl	80007ce <CheckWallCollision>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d006      	beq.n	80011a0 <vTask_Move_Soldado+0xf8>
			player_x = current_player_x; // Volta para a posi칞칚o anterior
 8001192:	4a4c      	ldr	r2, [pc, #304]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	6013      	str	r3, [r2, #0]
			player_y = current_player_y; // Volta para a posi칞칚o anterior
 8001198:	4a4b      	ldr	r2, [pc, #300]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	e005      	b.n	80011ac <vTask_Move_Soldado+0x104>
		} else {
			// Se n칚o colidir com parede, a nova posi칞칚o 칠 v치lida
			player_x = next_player_x;
 80011a0:	4a48      	ldr	r2, [pc, #288]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	6013      	str	r3, [r2, #0]
			player_y = next_player_y;
 80011a6:	4a48      	ldr	r2, [pc, #288]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	6013      	str	r3, [r2, #0]

        // 2. Colis칚o com 츼reas de Perigo (Tiles vermelhos)
		//UpdateObject(red_balls);
		//DrawObject(red_balls);
		// A colis칚o com esses objetos causa o Game Over.
        if (CheckDanger(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 80011ac:	4b45      	ldr	r3, [pc, #276]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 80011ae:	6818      	ldr	r0, [r3, #0]
 80011b0:	4b45      	ldr	r3, [pc, #276]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 80011b2:	6819      	ldr	r1, [r3, #0]
 80011b4:	2208      	movs	r2, #8
 80011b6:	2308      	movs	r3, #8
 80011b8:	f7ff fb97 	bl	80008ea <CheckDanger>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d031      	beq.n	8001226 <vTask_Move_Soldado+0x17e>
            Game_GameOver();
 80011c2:	f7ff fcab 	bl	8000b1c <Game_GameOver>
            deaths++;
 80011c6:	4b42      	ldr	r3, [pc, #264]	@ (80012d0 <vTask_Move_Soldado+0x228>)
 80011c8:	881b      	ldrh	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b40      	ldr	r3, [pc, #256]	@ (80012d0 <vTask_Move_Soldado+0x228>)
 80011d0:	801a      	strh	r2, [r3, #0]
            sprintf(buffer, "%d", deaths);
 80011d2:	4b3f      	ldr	r3, [pc, #252]	@ (80012d0 <vTask_Move_Soldado+0x228>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	493e      	ldr	r1, [pc, #248]	@ (80012d4 <vTask_Move_Soldado+0x22c>)
 80011da:	483f      	ldr	r0, [pc, #252]	@ (80012d8 <vTask_Move_Soldado+0x230>)
 80011dc:	f006 fb22 	bl	8007824 <siprintf>
			ST7735_WriteString(133, 4, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80011e0:	4b3e      	ldr	r3, [pc, #248]	@ (80012dc <vTask_Move_Soldado+0x234>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	9202      	str	r2, [sp, #8]
 80011e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ea:	9201      	str	r2, [sp, #4]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	9200      	str	r2, [sp, #0]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a39      	ldr	r2, [pc, #228]	@ (80012d8 <vTask_Move_Soldado+0x230>)
 80011f4:	2104      	movs	r1, #4
 80011f6:	2085      	movs	r0, #133	@ 0x85
 80011f8:	f000 fd30 	bl	8001c5c <ST7735_WriteString>

			sprintf(buffer2, "%d", wins);
 80011fc:	4b38      	ldr	r3, [pc, #224]	@ (80012e0 <vTask_Move_Soldado+0x238>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4934      	ldr	r1, [pc, #208]	@ (80012d4 <vTask_Move_Soldado+0x22c>)
 8001204:	4837      	ldr	r0, [pc, #220]	@ (80012e4 <vTask_Move_Soldado+0x23c>)
 8001206:	f006 fb0d 	bl	8007824 <siprintf>
			ST7735_WriteString(18, 4, buffer2, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800120a:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <vTask_Move_Soldado+0x234>)
 800120c:	2200      	movs	r2, #0
 800120e:	9202      	str	r2, [sp, #8]
 8001210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001214:	9201      	str	r2, [sp, #4]
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	9200      	str	r2, [sp, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a31      	ldr	r2, [pc, #196]	@ (80012e4 <vTask_Move_Soldado+0x23c>)
 800121e:	2104      	movs	r1, #4
 8001220:	2012      	movs	r0, #18
 8001222:	f000 fd1b 	bl	8001c5c <ST7735_WriteString>
        }

        // 3. Chegou ao Objetivo (Tiles verdes)
        // A colis칚o com esses objetos passa o jogador para outro n칤vel
        if (CheckGoal(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8001226:	4b27      	ldr	r3, [pc, #156]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 8001228:	6818      	ldr	r0, [r3, #0]
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 800122c:	6819      	ldr	r1, [r3, #0]
 800122e:	2208      	movs	r2, #8
 8001230:	2308      	movs	r3, #8
 8001232:	f7ff fb13 	bl	800085c <CheckGoal>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d031      	beq.n	80012a0 <vTask_Move_Soldado+0x1f8>
            Game_NextLevel();
 800123c:	f7ff fbfe 	bl	8000a3c <Game_NextLevel>
            wins++;
 8001240:	4b27      	ldr	r3, [pc, #156]	@ (80012e0 <vTask_Move_Soldado+0x238>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	3301      	adds	r3, #1
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b25      	ldr	r3, [pc, #148]	@ (80012e0 <vTask_Move_Soldado+0x238>)
 800124a:	801a      	strh	r2, [r3, #0]
            sprintf(buffer2, "%d", wins);
 800124c:	4b24      	ldr	r3, [pc, #144]	@ (80012e0 <vTask_Move_Soldado+0x238>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	461a      	mov	r2, r3
 8001252:	4920      	ldr	r1, [pc, #128]	@ (80012d4 <vTask_Move_Soldado+0x22c>)
 8001254:	4823      	ldr	r0, [pc, #140]	@ (80012e4 <vTask_Move_Soldado+0x23c>)
 8001256:	f006 fae5 	bl	8007824 <siprintf>
			ST7735_WriteString(18, 4, buffer2, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <vTask_Move_Soldado+0x234>)
 800125c:	2200      	movs	r2, #0
 800125e:	9202      	str	r2, [sp, #8]
 8001260:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001264:	9201      	str	r2, [sp, #4]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	9200      	str	r2, [sp, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a1d      	ldr	r2, [pc, #116]	@ (80012e4 <vTask_Move_Soldado+0x23c>)
 800126e:	2104      	movs	r1, #4
 8001270:	2012      	movs	r0, #18
 8001272:	f000 fcf3 	bl	8001c5c <ST7735_WriteString>
            sprintf(buffer, "%d", deaths);
 8001276:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <vTask_Move_Soldado+0x228>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	4915      	ldr	r1, [pc, #84]	@ (80012d4 <vTask_Move_Soldado+0x22c>)
 800127e:	4816      	ldr	r0, [pc, #88]	@ (80012d8 <vTask_Move_Soldado+0x230>)
 8001280:	f006 fad0 	bl	8007824 <siprintf>
			ST7735_WriteString(133, 4, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8001284:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <vTask_Move_Soldado+0x234>)
 8001286:	2200      	movs	r2, #0
 8001288:	9202      	str	r2, [sp, #8]
 800128a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800128e:	9201      	str	r2, [sp, #4]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	9200      	str	r2, [sp, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <vTask_Move_Soldado+0x230>)
 8001298:	2104      	movs	r1, #4
 800129a:	2085      	movs	r0, #133	@ 0x85
 800129c:	f000 fcde 	bl	8001c5c <ST7735_WriteString>
        }

		// Redesenha o soldado na nova posi칞칚o
		ST7735_draw_figure(player_x, player_y, soldado, ST7735_CYAN);
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <vTask_Move_Soldado+0x21c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4618      	mov	r0, r3
 80012a6:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <vTask_Move_Soldado+0x220>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <vTask_Move_Soldado+0x240>)
 80012ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80012b2:	9200      	str	r2, [sp, #0]
 80012b4:	cb0c      	ldmia	r3, {r2, r3}
 80012b6:	f000 fd86 	bl	8001dc6 <ST7735_draw_figure>

		vTaskDelay(20); // 50 quadros por segundo (ajuste para fluidez vs. processamento)
 80012ba:	2014      	movs	r0, #20
 80012bc:	f004 fcee 	bl	8005c9c <vTaskDelay>
	{
 80012c0:	e6f6      	b.n	80010b0 <vTask_Move_Soldado+0x8>
 80012c2:	bf00      	nop
 80012c4:	200001e8 	.word	0x200001e8
 80012c8:	200001ec 	.word	0x200001ec
 80012cc:	2000019c 	.word	0x2000019c
 80012d0:	200001a0 	.word	0x200001a0
 80012d4:	0800810c 	.word	0x0800810c
 80012d8:	200001a4 	.word	0x200001a4
 80012dc:	20000008 	.word	0x20000008
 80012e0:	200001c4 	.word	0x200001c4
 80012e4:	200001c8 	.word	0x200001c8
 80012e8:	20000000 	.word	0x20000000

080012ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08c      	sub	sp, #48	@ 0x30
 80012f0:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  uint32_t semente_PRNG=1;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f6:	f000 ffe3 	bl	80022c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fa:	f000 f93b 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fe:	f000 fa57 	bl	80017b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001302:	f000 fa35 	bl	8001770 <MX_DMA_Init>
  MX_SPI1_Init();
 8001306:	f000 f9fd 	bl	8001704 <MX_SPI1_Init>
  MX_ADC1_Init();
 800130a:	f000 f99b 	bl	8001644 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	// inicializa LCD

  HAL_Delay(100);
 800130e:	2064      	movs	r0, #100	@ 0x64
 8001310:	f001 f818 	bl	8002344 <HAL_Delay>
  ST7735_Init();
 8001314:	f000 fbda 	bl	8001acc <ST7735_Init>

  // --- PREPARA칂츾O DO JOGO ---
  ST7735_FillScreen(ST7735_BLACK); // Limpa a tela antes de desenhar o mapa,
 8001318:	2000      	movs	r0, #0
 800131a:	f000 fd43 	bl	8001da4 <ST7735_FillScreen>

  // Voc칡 pode ter uma tela de introdu칞칚o antes do jogo come칞ar.
  //ST7735_draw_figure(0, 8, fig_campo_minado, ST7735_WHITE); // Sua figura existente

  // aqui
  DrawMenu();
 800131e:	f7ff fc37 	bl	8000b90 <DrawMenu>


  // --------------------------------------------------------------------------------------
  // inicializa nr. aleatorio e segue program칞칚o

  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8001322:	e002      	b.n	800132a <main+0x3e>
  {
	  semente_PRNG++;
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	3301      	adds	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 800132a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800132e:	4877      	ldr	r0, [pc, #476]	@ (800150c <main+0x220>)
 8001330:	f002 f9fa 	bl	8003728 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f4      	bne.n	8001324 <main+0x38>
  }
  init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 800133a:	69f8      	ldr	r0, [r7, #28]
 800133c:	f7ff f936 	bl	80005ac <init_LFSR>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8001340:	2202      	movs	r2, #2
 8001342:	4973      	ldr	r1, [pc, #460]	@ (8001510 <main+0x224>)
 8001344:	4873      	ldr	r0, [pc, #460]	@ (8001514 <main+0x228>)
 8001346:	f001 f865 	bl	8002414 <HAL_ADC_Start_DMA>
  // O mapa 'game_map' j치 est치 pronto porque foi inicializado como 'const' na Flash.
  // N칚o h치 necessidade de chamar InitGameMap() aqui.

  // Desenha o mapa do jogo pela primeira vez

  DrawGameMap();
 800134a:	f7ff fc77 	bl	8000c3c <DrawGameMap>
  sprintf(buffer2, "%d", wins);
 800134e:	4b72      	ldr	r3, [pc, #456]	@ (8001518 <main+0x22c>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	4971      	ldr	r1, [pc, #452]	@ (800151c <main+0x230>)
 8001356:	4872      	ldr	r0, [pc, #456]	@ (8001520 <main+0x234>)
 8001358:	f006 fa64 	bl	8007824 <siprintf>
  ST7735_WriteString(18, 4, buffer2, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800135c:	4b71      	ldr	r3, [pc, #452]	@ (8001524 <main+0x238>)
 800135e:	2200      	movs	r2, #0
 8001360:	9202      	str	r2, [sp, #8]
 8001362:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001366:	9201      	str	r2, [sp, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	9200      	str	r2, [sp, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a6c      	ldr	r2, [pc, #432]	@ (8001520 <main+0x234>)
 8001370:	2104      	movs	r1, #4
 8001372:	2012      	movs	r0, #18
 8001374:	f000 fc72 	bl	8001c5c <ST7735_WriteString>
  sprintf(buffer, "%d", deaths);
 8001378:	4b6b      	ldr	r3, [pc, #428]	@ (8001528 <main+0x23c>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4967      	ldr	r1, [pc, #412]	@ (800151c <main+0x230>)
 8001380:	486a      	ldr	r0, [pc, #424]	@ (800152c <main+0x240>)
 8001382:	f006 fa4f 	bl	8007824 <siprintf>
  ST7735_WriteString(133, 4, buffer, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8001386:	4b67      	ldr	r3, [pc, #412]	@ (8001524 <main+0x238>)
 8001388:	2200      	movs	r2, #0
 800138a:	9202      	str	r2, [sp, #8]
 800138c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001390:	9201      	str	r2, [sp, #4]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	9200      	str	r2, [sp, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a64      	ldr	r2, [pc, #400]	@ (800152c <main+0x240>)
 800139a:	2104      	movs	r1, #4
 800139c:	2085      	movs	r0, #133	@ 0x85
 800139e:	f000 fc5d 	bl	8001c5c <ST7735_WriteString>

  // Inicializa bolinhas vermelhas
  InitObject(&red_balls[0], 60, 60,  -1,  1, 5, 5, ST7735_RED);
 80013a2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013a6:	9303      	str	r3, [sp, #12]
 80013a8:	2305      	movs	r3, #5
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	2305      	movs	r3, #5
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	2301      	movs	r3, #1
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	223c      	movs	r2, #60	@ 0x3c
 80013ba:	213c      	movs	r1, #60	@ 0x3c
 80013bc:	485c      	ldr	r0, [pc, #368]	@ (8001530 <main+0x244>)
 80013be:	f7ff f905 	bl	80005cc <InitObject>
  InitObject(&red_balls[1], 60, 75, 1,  1, 5, 5, ST7735_RED);
 80013c2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013c6:	9303      	str	r3, [sp, #12]
 80013c8:	2305      	movs	r3, #5
 80013ca:	9302      	str	r3, [sp, #8]
 80013cc:	2305      	movs	r3, #5
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2301      	movs	r3, #1
 80013d6:	224b      	movs	r2, #75	@ 0x4b
 80013d8:	213c      	movs	r1, #60	@ 0x3c
 80013da:	4856      	ldr	r0, [pc, #344]	@ (8001534 <main+0x248>)
 80013dc:	f7ff f8f6 	bl	80005cc <InitObject>
  InitObject(&red_balls[2], 60, 45,  1, 1, 5, 5, ST7735_RED);
 80013e0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013e4:	9303      	str	r3, [sp, #12]
 80013e6:	2305      	movs	r3, #5
 80013e8:	9302      	str	r3, [sp, #8]
 80013ea:	2305      	movs	r3, #5
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	2301      	movs	r3, #1
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2301      	movs	r3, #1
 80013f4:	222d      	movs	r2, #45	@ 0x2d
 80013f6:	213c      	movs	r1, #60	@ 0x3c
 80013f8:	484f      	ldr	r0, [pc, #316]	@ (8001538 <main+0x24c>)
 80013fa:	f7ff f8e7 	bl	80005cc <InitObject>
  InitObject(&red_balls[3], 60, 90, -1,  1, 5, 5, ST7735_RED);
 80013fe:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001402:	9303      	str	r3, [sp, #12]
 8001404:	2305      	movs	r3, #5
 8001406:	9302      	str	r3, [sp, #8]
 8001408:	2305      	movs	r3, #5
 800140a:	9301      	str	r3, [sp, #4]
 800140c:	2301      	movs	r3, #1
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	f04f 33ff 	mov.w	r3, #4294967295
 8001414:	225a      	movs	r2, #90	@ 0x5a
 8001416:	213c      	movs	r1, #60	@ 0x3c
 8001418:	4848      	ldr	r0, [pc, #288]	@ (800153c <main+0x250>)
 800141a:	f7ff f8d7 	bl	80005cc <InitObject>

  InitObject(&red_balls2[0], 50, 60,  1,  -1, 5, 5, ST7735_RED);
 800141e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001422:	9303      	str	r3, [sp, #12]
 8001424:	2305      	movs	r3, #5
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	2305      	movs	r3, #5
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	f04f 33ff 	mov.w	r3, #4294967295
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2301      	movs	r3, #1
 8001434:	223c      	movs	r2, #60	@ 0x3c
 8001436:	2132      	movs	r1, #50	@ 0x32
 8001438:	4841      	ldr	r0, [pc, #260]	@ (8001540 <main+0x254>)
 800143a:	f7ff f8c7 	bl	80005cc <InitObject>
  InitObject(&red_balls2[1], 70, 60, 1,  1, 5, 5, ST7735_RED);
 800143e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001442:	9303      	str	r3, [sp, #12]
 8001444:	2305      	movs	r3, #5
 8001446:	9302      	str	r3, [sp, #8]
 8001448:	2305      	movs	r3, #5
 800144a:	9301      	str	r3, [sp, #4]
 800144c:	2301      	movs	r3, #1
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	2301      	movs	r3, #1
 8001452:	223c      	movs	r2, #60	@ 0x3c
 8001454:	2146      	movs	r1, #70	@ 0x46
 8001456:	483b      	ldr	r0, [pc, #236]	@ (8001544 <main+0x258>)
 8001458:	f7ff f8b8 	bl	80005cc <InitObject>
  InitObject(&red_balls2[2], 90, 60,  1, -1, 5, 5, ST7735_RED);
 800145c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001460:	9303      	str	r3, [sp, #12]
 8001462:	2305      	movs	r3, #5
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	2305      	movs	r3, #5
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	2301      	movs	r3, #1
 8001472:	223c      	movs	r2, #60	@ 0x3c
 8001474:	215a      	movs	r1, #90	@ 0x5a
 8001476:	4834      	ldr	r0, [pc, #208]	@ (8001548 <main+0x25c>)
 8001478:	f7ff f8a8 	bl	80005cc <InitObject>
  InitObject(&red_balls2[3], 110, 60, 1,  1, 5, 5, ST7735_RED);
 800147c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001480:	9303      	str	r3, [sp, #12]
 8001482:	2305      	movs	r3, #5
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	2305      	movs	r3, #5
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2301      	movs	r3, #1
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	223c      	movs	r2, #60	@ 0x3c
 8001492:	216e      	movs	r1, #110	@ 0x6e
 8001494:	482d      	ldr	r0, [pc, #180]	@ (800154c <main+0x260>)
 8001496:	f7ff f899 	bl	80005cc <InitObject>


  // Define a posi칞칚o inicial do jogador
  player_x = PLAYER_START_X;
 800149a:	4b2d      	ldr	r3, [pc, #180]	@ (8001550 <main+0x264>)
 800149c:	2214      	movs	r2, #20
 800149e:	601a      	str	r2, [r3, #0]
  player_y = PLAYER_START_Y;
 80014a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001554 <main+0x268>)
 80014a2:	2241      	movs	r2, #65	@ 0x41
 80014a4:	601a      	str	r2, [r3, #0]
  DrawObject(red_balls);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014a6:	f003 fb61 	bl	8004b6c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80014aa:	4a2b      	ldr	r2, [pc, #172]	@ (8001558 <main+0x26c>)
 80014ac:	2100      	movs	r1, #0
 80014ae:	482b      	ldr	r0, [pc, #172]	@ (800155c <main+0x270>)
 80014b0:	f003 fba6 	bl	8004c00 <osThreadNew>
 80014b4:	4603      	mov	r3, r0
 80014b6:	4a2a      	ldr	r2, [pc, #168]	@ (8001560 <main+0x274>)
 80014b8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // --- CRIA칂츾O DAS TASKS ---

  xTaskCreate(vTask_Move_Soldado, "SoldadoAnda", 256, NULL, osPriorityAboveNormal, NULL);
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	2320      	movs	r3, #32
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2300      	movs	r3, #0
 80014c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014c8:	4926      	ldr	r1, [pc, #152]	@ (8001564 <main+0x278>)
 80014ca:	4827      	ldr	r0, [pc, #156]	@ (8001568 <main+0x27c>)
 80014cc:	f004 fa88 	bl	80059e0 <xTaskCreate>
  xTaskCreate(vTask_Move_Balls, "Bolinhas", 256, NULL, osPriorityNormal, NULL);
 80014d0:	2300      	movs	r3, #0
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	2318      	movs	r3, #24
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2300      	movs	r3, #0
 80014da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014de:	4923      	ldr	r1, [pc, #140]	@ (800156c <main+0x280>)
 80014e0:	4823      	ldr	r0, [pc, #140]	@ (8001570 <main+0x284>)
 80014e2:	f004 fa7d 	bl	80059e0 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014e6:	f003 fb65 	bl	8004bb4 <osKernelStart>

  // Declara칞칚o de objetos (como fizemos para enemy_balls)
  GameObject meuObjeto;

  // No in칤cio da task (ap칩s InitGameMap e DrawGameMap):
  InitObject(&meuObjeto, 50, 50, 2, 1, 10, 10, ST7735_RED); // Inicializa um quadrado vermelho 10x10
 80014ea:	1d38      	adds	r0, r7, #4
 80014ec:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80014f0:	9303      	str	r3, [sp, #12]
 80014f2:	230a      	movs	r3, #10
 80014f4:	9302      	str	r3, [sp, #8]
 80014f6:	230a      	movs	r3, #10
 80014f8:	9301      	str	r3, [sp, #4]
 80014fa:	2301      	movs	r3, #1
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	2302      	movs	r3, #2
 8001500:	2232      	movs	r2, #50	@ 0x32
 8001502:	2132      	movs	r1, #50	@ 0x32
 8001504:	f7ff f862 	bl	80005cc <InitObject>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <main+0x21c>
 800150c:	40020800 	.word	0x40020800
 8001510:	20000198 	.word	0x20000198
 8001514:	20000094 	.word	0x20000094
 8001518:	200001c4 	.word	0x200001c4
 800151c:	0800810c 	.word	0x0800810c
 8001520:	200001c8 	.word	0x200001c8
 8001524:	20000008 	.word	0x20000008
 8001528:	200001a0 	.word	0x200001a0
 800152c:	200001a4 	.word	0x200001a4
 8001530:	200001f0 	.word	0x200001f0
 8001534:	20000208 	.word	0x20000208
 8001538:	20000220 	.word	0x20000220
 800153c:	20000238 	.word	0x20000238
 8001540:	20000250 	.word	0x20000250
 8001544:	20000268 	.word	0x20000268
 8001548:	20000280 	.word	0x20000280
 800154c:	20000298 	.word	0x20000298
 8001550:	200001e8 	.word	0x200001e8
 8001554:	200001ec 	.word	0x200001ec
 8001558:	0801c8c4 	.word	0x0801c8c4
 800155c:	080018b9 	.word	0x080018b9
 8001560:	20000194 	.word	0x20000194
 8001564:	08008118 	.word	0x08008118
 8001568:	080010a9 	.word	0x080010a9
 800156c:	08008124 	.word	0x08008124
 8001570:	08000f05 	.word	0x08000f05

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b094      	sub	sp, #80	@ 0x50
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0320 	add.w	r3, r7, #32
 800157e:	2230      	movs	r2, #48	@ 0x30
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f006 f970 	bl	8007868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <SystemClock_Config+0xc8>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	4a26      	ldr	r2, [pc, #152]	@ (800163c <SystemClock_Config+0xc8>)
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a8:	4b24      	ldr	r3, [pc, #144]	@ (800163c <SystemClock_Config+0xc8>)
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <SystemClock_Config+0xcc>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a20      	ldr	r2, [pc, #128]	@ (8001640 <SystemClock_Config+0xcc>)
 80015be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001640 <SystemClock_Config+0xcc>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015d0:	2302      	movs	r3, #2
 80015d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d8:	2310      	movs	r3, #16
 80015da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015dc:	2302      	movs	r3, #2
 80015de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015e0:	2300      	movs	r3, #0
 80015e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015e4:	2310      	movs	r3, #16
 80015e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80015e8:	23c0      	movs	r3, #192	@ 0xc0
 80015ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ec:	2302      	movs	r3, #2
 80015ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015f0:	2304      	movs	r3, #4
 80015f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	4618      	mov	r0, r3
 80015fa:	f002 f8e1 	bl	80037c0 <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001604:	f000 f97a 	bl	80018fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001614:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2103      	movs	r1, #3
 8001624:	4618      	mov	r0, r3
 8001626:	f002 fb43 	bl	8003cb0 <HAL_RCC_ClockConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001630:	f000 f964 	bl	80018fc <Error_Handler>
  }
}
 8001634:	bf00      	nop
 8001636:	3750      	adds	r7, #80	@ 0x50
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000

08001644 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001656:	4b28      	ldr	r3, [pc, #160]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001658:	4a28      	ldr	r2, [pc, #160]	@ (80016fc <MX_ADC1_Init+0xb8>)
 800165a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800165c:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 800165e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001662:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800166a:	4b23      	ldr	r3, [pc, #140]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 800166c:	2201      	movs	r2, #1
 800166e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001670:	4b21      	ldr	r3, [pc, #132]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001672:	2201      	movs	r2, #1
 8001674:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001676:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800167e:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001680:	2200      	movs	r2, #0
 8001682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001684:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001686:	4a1e      	ldr	r2, [pc, #120]	@ (8001700 <MX_ADC1_Init+0xbc>)
 8001688:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001690:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001692:	2202      	movs	r2, #2
 8001694:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800169e:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016a4:	4814      	ldr	r0, [pc, #80]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 80016a6:	f000 fe71 	bl	800238c <HAL_ADC_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016b0:	f000 f924 	bl	80018fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016bc:	2307      	movs	r3, #7
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	480c      	ldr	r0, [pc, #48]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 80016c6:	f000 ffa9 	bl	800261c <HAL_ADC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016d0:	f000 f914 	bl	80018fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016d4:	2301      	movs	r3, #1
 80016d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016d8:	2302      	movs	r3, #2
 80016da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016dc:	463b      	mov	r3, r7
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_ADC1_Init+0xb4>)
 80016e2:	f000 ff9b 	bl	800261c <HAL_ADC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80016ec:	f000 f906 	bl	80018fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000094 	.word	0x20000094
 80016fc:	40012000 	.word	0x40012000
 8001700:	0f000001 	.word	0x0f000001

08001704 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001708:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <MX_SPI1_Init+0x64>)
 800170a:	4a18      	ldr	r2, [pc, #96]	@ (800176c <MX_SPI1_Init+0x68>)
 800170c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800170e:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001710:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001714:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001716:	4b14      	ldr	r3, [pc, #80]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <MX_SPI1_Init+0x64>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001722:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001728:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <MX_SPI1_Init+0x64>)
 800172a:	2200      	movs	r2, #0
 800172c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001734:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001736:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001738:	2210      	movs	r2, #16
 800173a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800173c:	4b0a      	ldr	r3, [pc, #40]	@ (8001768 <MX_SPI1_Init+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001742:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001744:	2200      	movs	r2, #0
 8001746:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001748:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <MX_SPI1_Init+0x64>)
 800174a:	2200      	movs	r2, #0
 800174c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001750:	220a      	movs	r2, #10
 8001752:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <MX_SPI1_Init+0x64>)
 8001756:	f002 fca9 	bl	80040ac <HAL_SPI_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001760:	f000 f8cc 	bl	80018fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	2000013c 	.word	0x2000013c
 800176c:	40013000 	.word	0x40013000

08001770 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	4b0c      	ldr	r3, [pc, #48]	@ (80017ac <MX_DMA_Init+0x3c>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a0b      	ldr	r2, [pc, #44]	@ (80017ac <MX_DMA_Init+0x3c>)
 8001780:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <MX_DMA_Init+0x3c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2105      	movs	r1, #5
 8001796:	2038      	movs	r0, #56	@ 0x38
 8001798:	f001 faa8 	bl	8002cec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800179c:	2038      	movs	r0, #56	@ 0x38
 800179e:	f001 fac1 	bl	8002d24 <HAL_NVIC_EnableIRQ>

}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800

080017b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	@ 0x28
 80017b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b38      	ldr	r3, [pc, #224]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a37      	ldr	r2, [pc, #220]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017d0:	f043 0304 	orr.w	r3, r3, #4
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b35      	ldr	r3, [pc, #212]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	4b31      	ldr	r3, [pc, #196]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a30      	ldr	r2, [pc, #192]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b2e      	ldr	r3, [pc, #184]	@ (80018ac <MX_GPIO_Init+0xfc>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	4b2a      	ldr	r3, [pc, #168]	@ (80018ac <MX_GPIO_Init+0xfc>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a29      	ldr	r2, [pc, #164]	@ (80018ac <MX_GPIO_Init+0xfc>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b27      	ldr	r3, [pc, #156]	@ (80018ac <MX_GPIO_Init+0xfc>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <MX_GPIO_Init+0xfc>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a22      	ldr	r2, [pc, #136]	@ (80018ac <MX_GPIO_Init+0xfc>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b20      	ldr	r3, [pc, #128]	@ (80018ac <MX_GPIO_Init+0xfc>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800183c:	481c      	ldr	r0, [pc, #112]	@ (80018b0 <MX_GPIO_Init+0x100>)
 800183e:	f001 ff8b 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|DC_Pin, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001848:	481a      	ldr	r0, [pc, #104]	@ (80018b4 <MX_GPIO_Init+0x104>)
 800184a:	f001 ff85 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800184e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001854:	2301      	movs	r3, #1
 8001856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4812      	ldr	r0, [pc, #72]	@ (80018b0 <MX_GPIO_Init+0x100>)
 8001868:	f001 fdda 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800186c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001876:	2301      	movs	r3, #1
 8001878:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	4619      	mov	r1, r3
 8001880:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <MX_GPIO_Init+0x100>)
 8001882:	f001 fdcd 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin;
 8001886:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188c:	2301      	movs	r3, #1
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	4619      	mov	r1, r3
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_GPIO_Init+0x104>)
 80018a0:	f001 fdbe 	bl	8003420 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018a4:	bf00      	nop
 80018a6:	3728      	adds	r7, #40	@ 0x28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40020800 	.word	0x40020800
 80018b4:	40020400 	.word	0x40020400

080018b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	while(1)
	{
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80018c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018c4:	4803      	ldr	r0, [pc, #12]	@ (80018d4 <StartDefaultTask+0x1c>)
 80018c6:	f001 ff60 	bl	800378a <HAL_GPIO_TogglePin>

		  osDelay(200);
 80018ca:	20c8      	movs	r0, #200	@ 0xc8
 80018cc:	f003 fa2a 	bl	8004d24 <osDelay>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80018d0:	bf00      	nop
 80018d2:	e7f5      	b.n	80018c0 <StartDefaultTask+0x8>
 80018d4:	40020800 	.word	0x40020800

080018d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a04      	ldr	r2, [pc, #16]	@ (80018f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d101      	bne.n	80018ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018ea:	f000 fd0b 	bl	8002304 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40000800 	.word	0x40000800

080018fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001900:	b672      	cpsid	i
}
 8001902:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <Error_Handler+0x8>

08001908 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001912:	4802      	ldr	r0, [pc, #8]	@ (800191c <ST7735_Select+0x14>)
 8001914:	f001 ff20 	bl	8003758 <HAL_GPIO_WritePin>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40020400 	.word	0x40020400

08001920 <ST7735_Unselect>:

void ST7735_Unselect() {
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800192a:	4802      	ldr	r0, [pc, #8]	@ (8001934 <ST7735_Unselect+0x14>)
 800192c:	f001 ff14 	bl	8003758 <HAL_GPIO_WritePin>
}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40020400 	.word	0x40020400

08001938 <ST7735_Reset>:

static void ST7735_Reset() {
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001942:	4807      	ldr	r0, [pc, #28]	@ (8001960 <ST7735_Reset+0x28>)
 8001944:	f001 ff08 	bl	8003758 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001948:	2005      	movs	r0, #5
 800194a:	f000 fcfb 	bl	8002344 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800194e:	2201      	movs	r2, #1
 8001950:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <ST7735_Reset+0x28>)
 8001956:	f001 feff 	bl	8003758 <HAL_GPIO_WritePin>
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40020400 	.word	0x40020400

08001964 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 800196e:	2200      	movs	r2, #0
 8001970:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001974:	4806      	ldr	r0, [pc, #24]	@ (8001990 <ST7735_WriteCommand+0x2c>)
 8001976:	f001 feef 	bl	8003758 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800197a:	1df9      	adds	r1, r7, #7
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	2201      	movs	r2, #1
 8001982:	4804      	ldr	r0, [pc, #16]	@ (8001994 <ST7735_WriteCommand+0x30>)
 8001984:	f002 fc1b 	bl	80041be <HAL_SPI_Transmit>
}
 8001988:	bf00      	nop
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40020400 	.word	0x40020400
 8001994:	2000013c 	.word	0x2000013c

08001998 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019a8:	4807      	ldr	r0, [pc, #28]	@ (80019c8 <ST7735_WriteData+0x30>)
 80019aa:	f001 fed5 	bl	8003758 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	4804      	ldr	r0, [pc, #16]	@ (80019cc <ST7735_WriteData+0x34>)
 80019ba:	f002 fc00 	bl	80041be <HAL_SPI_Transmit>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40020400 	.word	0x40020400
 80019cc:	2000013c 	.word	0x2000013c

080019d0 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	607a      	str	r2, [r7, #4]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80019e2:	e034      	b.n	8001a4e <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80019ee:	7afb      	ldrb	r3, [r7, #11]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ffb7 	bl	8001964 <ST7735_WriteCommand>

        numArgs = *addr++;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	607a      	str	r2, [r7, #4]
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001a00:	7abb      	ldrb	r3, [r7, #10]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a08:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001a0a:	7abb      	ldrb	r3, [r7, #10]
 8001a0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a10:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001a12:	7abb      	ldrb	r3, [r7, #10]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d008      	beq.n	8001a2a <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001a18:	7abb      	ldrb	r3, [r7, #10]
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ffbb 	bl	8001998 <ST7735_WriteData>
            addr += numArgs;
 8001a22:	7abb      	ldrb	r3, [r7, #10]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	4413      	add	r3, r2
 8001a28:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001a2a:	89bb      	ldrh	r3, [r7, #12]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d00e      	beq.n	8001a4e <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	607a      	str	r2, [r7, #4]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001a3a:	89bb      	ldrh	r3, [r7, #12]
 8001a3c:	2bff      	cmp	r3, #255	@ 0xff
 8001a3e:	d102      	bne.n	8001a46 <ST7735_ExecuteCommandList+0x76>
 8001a40:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a44:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001a46:	89bb      	ldrh	r3, [r7, #12]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 fc7b 	bl	8002344 <HAL_Delay>
    while(numCommands--) {
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
 8001a50:	1e5a      	subs	r2, r3, #1
 8001a52:	73fa      	strb	r2, [r7, #15]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1c5      	bne.n	80019e4 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001a62:	b590      	push	{r4, r7, lr}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	4604      	mov	r4, r0
 8001a6a:	4608      	mov	r0, r1
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	461a      	mov	r2, r3
 8001a70:	4623      	mov	r3, r4
 8001a72:	71fb      	strb	r3, [r7, #7]
 8001a74:	4603      	mov	r3, r0
 8001a76:	71bb      	strb	r3, [r7, #6]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	717b      	strb	r3, [r7, #5]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001a80:	202a      	movs	r0, #42	@ 0x2a
 8001a82:	f7ff ff6f 	bl	8001964 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001a86:	2300      	movs	r3, #0
 8001a88:	733b      	strb	r3, [r7, #12]
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	737b      	strb	r3, [r7, #13]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	73bb      	strb	r3, [r7, #14]
 8001a92:	797b      	ldrb	r3, [r7, #5]
 8001a94:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2104      	movs	r1, #4
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff7b 	bl	8001998 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001aa2:	202b      	movs	r0, #43	@ 0x2b
 8001aa4:	f7ff ff5e 	bl	8001964 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001aa8:	79bb      	ldrb	r3, [r7, #6]
 8001aaa:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001aac:	793b      	ldrb	r3, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff ff6e 	bl	8001998 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001abc:	202c      	movs	r0, #44	@ 0x2c
 8001abe:	f7ff ff51 	bl	8001964 <ST7735_WriteCommand>
}
 8001ac2:	bf00      	nop
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd90      	pop	{r4, r7, pc}
	...

08001acc <ST7735_Init>:

void ST7735_Init() {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001ad0:	f7ff ff1a 	bl	8001908 <ST7735_Select>
    ST7735_Reset();
 8001ad4:	f7ff ff30 	bl	8001938 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001ad8:	4806      	ldr	r0, [pc, #24]	@ (8001af4 <ST7735_Init+0x28>)
 8001ada:	f7ff ff79 	bl	80019d0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001ade:	4806      	ldr	r0, [pc, #24]	@ (8001af8 <ST7735_Init+0x2c>)
 8001ae0:	f7ff ff76 	bl	80019d0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <ST7735_Init+0x30>)
 8001ae6:	f7ff ff73 	bl	80019d0 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001aea:	f7ff ff19 	bl	8001920 <ST7735_Unselect>
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	0801c8e8 	.word	0x0801c8e8
 8001af8:	0801c924 	.word	0x0801c924
 8001afc:	0801c934 	.word	0x0801c934

08001b00 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	80fb      	strh	r3, [r7, #6]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	80bb      	strh	r3, [r7, #4]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8001b12:	88fb      	ldrh	r3, [r7, #6]
 8001b14:	2b9f      	cmp	r3, #159	@ 0x9f
 8001b16:	d823      	bhi.n	8001b60 <ST7735_DrawPixel+0x60>
 8001b18:	88bb      	ldrh	r3, [r7, #4]
 8001b1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b1c:	d820      	bhi.n	8001b60 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 8001b1e:	f7ff fef3 	bl	8001908 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001b22:	88fb      	ldrh	r3, [r7, #6]
 8001b24:	b2d8      	uxtb	r0, r3
 8001b26:	88bb      	ldrh	r3, [r7, #4]
 8001b28:	b2d9      	uxtb	r1, r3
 8001b2a:	88fb      	ldrh	r3, [r7, #6]
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	3301      	adds	r3, #1
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	88bb      	ldrh	r3, [r7, #4]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	3301      	adds	r3, #1
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	f7ff ff92 	bl	8001a62 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001b3e:	887b      	ldrh	r3, [r7, #2]
 8001b40:	0a1b      	lsrs	r3, r3, #8
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	733b      	strb	r3, [r7, #12]
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	2102      	movs	r1, #2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ff1f 	bl	8001998 <ST7735_WriteData>

    ST7735_Unselect();
 8001b5a:	f7ff fee1 	bl	8001920 <ST7735_Unselect>
 8001b5e:	e000      	b.n	8001b62 <ST7735_DrawPixel+0x62>
        return;
 8001b60:	bf00      	nop
}
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001b68:	b082      	sub	sp, #8
 8001b6a:	b590      	push	{r4, r7, lr}
 8001b6c:	b089      	sub	sp, #36	@ 0x24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
 8001b76:	460b      	mov	r3, r1
 8001b78:	80bb      	strh	r3, [r7, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_Select();
 8001b7e:	f7ff fec3 	bl	8001908 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	b2d8      	uxtb	r0, r3
 8001b86:	88bb      	ldrh	r3, [r7, #4]
 8001b88:	b2d9      	uxtb	r1, r3
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001b92:	4413      	add	r3, r2
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	3b01      	subs	r3, #1
 8001b98:	b2dc      	uxtb	r4, r3
 8001b9a:	88bb      	ldrh	r3, [r7, #4]
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	4622      	mov	r2, r4
 8001bac:	f7ff ff59 	bl	8001a62 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
 8001bb4:	e043      	b.n	8001c3e <ST7735_WriteChar+0xd6>
        b = font.data[(ch - 32) * font.height + i];
 8001bb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001bb8:	78fb      	ldrb	r3, [r7, #3]
 8001bba:	3b20      	subs	r3, #32
 8001bbc:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8001bc0:	fb01 f303 	mul.w	r3, r1, r3
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	440b      	add	r3, r1
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
 8001bd6:	e029      	b.n	8001c2c <ST7735_WriteChar+0xc4>
            if((b << j) & 0x8000)  {
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00e      	beq.n	8001c06 <ST7735_WriteChar+0x9e>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001be8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001bea:	0a1b      	lsrs	r3, r3, #8
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	743b      	strb	r3, [r7, #16]
 8001bf2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	2102      	movs	r1, #2
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff feca 	bl	8001998 <ST7735_WriteData>
 8001c04:	e00f      	b.n	8001c26 <ST7735_WriteChar+0xbe>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001c06:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001c0a:	0a1b      	lsrs	r3, r3, #8
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	733b      	strb	r3, [r7, #12]
 8001c12:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001c1a:	f107 030c 	add.w	r3, r7, #12
 8001c1e:	2102      	movs	r1, #2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff feb9 	bl	8001998 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001c30:	461a      	mov	r2, r3
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d3cf      	bcc.n	8001bd8 <ST7735_WriteChar+0x70>
    for(i = 0; i < font.height; i++) {
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	61fb      	str	r3, [r7, #28]
 8001c3e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001c42:	461a      	mov	r2, r3
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d3b5      	bcc.n	8001bb6 <ST7735_WriteChar+0x4e>
            }
        }
    }

    ST7735_Unselect();
 8001c4a:	f7ff fe69 	bl	8001920 <ST7735_Unselect>
}
 8001c4e:	bf00      	nop
 8001c50:	3724      	adds	r7, #36	@ 0x24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001c58:	b002      	add	sp, #8
 8001c5a:	4770      	bx	lr

08001c5c <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af04      	add	r7, sp, #16
 8001c64:	603a      	str	r2, [r7, #0]
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	4603      	mov	r3, r0
 8001c6a:	80fb      	strh	r3, [r7, #6]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001c70:	f7ff fe4a 	bl	8001908 <ST7735_Select>

    while(*str)
 8001c74:	e014      	b.n	8001ca0 <ST7735_WriteString+0x44>
    {

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	781a      	ldrb	r2, [r3, #0]
 8001c7a:	88b9      	ldrh	r1, [r7, #4]
 8001c7c:	88f8      	ldrh	r0, [r7, #6]
 8001c7e:	8c3b      	ldrh	r3, [r7, #32]
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	8bbb      	ldrh	r3, [r7, #28]
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f7ff ff6c 	bl	8001b68 <ST7735_WriteChar>
        x += font.width;
 8001c90:	7d3b      	ldrb	r3, [r7, #20]
 8001c92:	461a      	mov	r2, r3
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	4413      	add	r3, r2
 8001c98:	80fb      	strh	r3, [r7, #6]
        str++;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	603b      	str	r3, [r7, #0]
    while(*str)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1e6      	bne.n	8001c76 <ST7735_WriteString+0x1a>
    }

    ST7735_Unselect();
 8001ca8:	f7ff fe3a 	bl	8001920 <ST7735_Unselect>
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001cb6:	b002      	add	sp, #8
 8001cb8:	4770      	bx	lr
	...

08001cbc <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4608      	mov	r0, r1
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4623      	mov	r3, r4
 8001ccc:	80fb      	strh	r3, [r7, #6]
 8001cce:	4603      	mov	r3, r0
 8001cd0:	80bb      	strh	r3, [r7, #4]
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	807b      	strh	r3, [r7, #2]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001cda:	88fb      	ldrh	r3, [r7, #6]
 8001cdc:	2b9f      	cmp	r3, #159	@ 0x9f
 8001cde:	d858      	bhi.n	8001d92 <ST7735_FillRectangle+0xd6>
 8001ce0:	88bb      	ldrh	r3, [r7, #4]
 8001ce2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ce4:	d855      	bhi.n	8001d92 <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001ce6:	88fa      	ldrh	r2, [r7, #6]
 8001ce8:	887b      	ldrh	r3, [r7, #2]
 8001cea:	4413      	add	r3, r2
 8001cec:	2ba0      	cmp	r3, #160	@ 0xa0
 8001cee:	dd03      	ble.n	8001cf8 <ST7735_FillRectangle+0x3c>
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001cf6:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001cf8:	88ba      	ldrh	r2, [r7, #4]
 8001cfa:	883b      	ldrh	r3, [r7, #0]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	2b80      	cmp	r3, #128	@ 0x80
 8001d00:	dd03      	ble.n	8001d0a <ST7735_FillRectangle+0x4e>
 8001d02:	88bb      	ldrh	r3, [r7, #4]
 8001d04:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001d08:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001d0a:	f7ff fdfd 	bl	8001908 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001d0e:	88fb      	ldrh	r3, [r7, #6]
 8001d10:	b2d8      	uxtb	r0, r3
 8001d12:	88bb      	ldrh	r3, [r7, #4]
 8001d14:	b2d9      	uxtb	r1, r3
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	887b      	ldrh	r3, [r7, #2]
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	4413      	add	r3, r2
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b2dc      	uxtb	r4, r3
 8001d26:	88bb      	ldrh	r3, [r7, #4]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	883b      	ldrh	r3, [r7, #0]
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	4413      	add	r3, r2
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	3b01      	subs	r3, #1
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	4622      	mov	r2, r4
 8001d38:	f7ff fe93 	bl	8001a62 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001d3c:	8c3b      	ldrh	r3, [r7, #32]
 8001d3e:	0a1b      	lsrs	r3, r3, #8
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	733b      	strb	r3, [r7, #12]
 8001d46:	8c3b      	ldrh	r3, [r7, #32]
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d52:	4812      	ldr	r0, [pc, #72]	@ (8001d9c <ST7735_FillRectangle+0xe0>)
 8001d54:	f001 fd00 	bl	8003758 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001d58:	883b      	ldrh	r3, [r7, #0]
 8001d5a:	80bb      	strh	r3, [r7, #4]
 8001d5c:	e013      	b.n	8001d86 <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	80fb      	strh	r3, [r7, #6]
 8001d62:	e00a      	b.n	8001d7a <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001d64:	f107 010c 	add.w	r1, r7, #12
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	480c      	ldr	r0, [pc, #48]	@ (8001da0 <ST7735_FillRectangle+0xe4>)
 8001d70:	f002 fa25 	bl	80041be <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001d74:	88fb      	ldrh	r3, [r7, #6]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	80fb      	strh	r3, [r7, #6]
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1f1      	bne.n	8001d64 <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 8001d80:	88bb      	ldrh	r3, [r7, #4]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	80bb      	strh	r3, [r7, #4]
 8001d86:	88bb      	ldrh	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e8      	bne.n	8001d5e <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 8001d8c:	f7ff fdc8 	bl	8001920 <ST7735_Unselect>
 8001d90:	e000      	b.n	8001d94 <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001d92:	bf00      	nop
}
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd90      	pop	{r4, r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40020400 	.word	0x40020400
 8001da0:	2000013c 	.word	0x2000013c

08001da4 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	4603      	mov	r3, r0
 8001dac:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2380      	movs	r3, #128	@ 0x80
 8001db4:	22a0      	movs	r2, #160	@ 0xa0
 8001db6:	2100      	movs	r1, #0
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7ff ff7f 	bl	8001cbc <ST7735_FillRectangle>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <ST7735_draw_figure>:
}
//------------------------------------------------------------------------------
// desenha figura com uma unica cor
//------------------------------------------------------------------------------
void ST7735_draw_figure(uint32_t x, uint32_t y, FigDef fig, uint16_t color)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b08c      	sub	sp, #48	@ 0x30
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	60f8      	str	r0, [r7, #12]
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	4639      	mov	r1, r7
 8001dd2:	e881 000c 	stmia.w	r1, {r2, r3}
    uint32_t i,j,k,l,m=0, resto_w, nr_colunas, nr_rot;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]

    resto_w = fig.width%16; 			// resto para uso caso nao tenha um nr multiplo de 16 pixels de largura
 8001dda:	783b      	ldrb	r3, [r7, #0]
 8001ddc:	f003 030f 	and.w	r3, r3, #15
 8001de0:	613b      	str	r3, [r7, #16]

    nr_colunas = fig.width/16;
 8001de2:	783b      	ldrb	r3, [r7, #0]
 8001de4:	091b      	lsrs	r3, r3, #4
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	61bb      	str	r3, [r7, #24]

    if (resto_w!=0)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <ST7735_draw_figure+0x30>
    	nr_colunas++;
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	3301      	adds	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]

    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 8001df6:	2300      	movs	r3, #0
 8001df8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dfa:	e04a      	b.n	8001e92 <ST7735_draw_figure+0xcc>
    {
    	nr_rot = 16;			// 16 bits para uma linha de informa칞칚o da figura
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	617b      	str	r3, [r7, #20]
    	l = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]


    	for(j=0; j<nr_colunas; j++) // varre as colunas
 8001e04:	2300      	movs	r3, #0
 8001e06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e08:	e038      	b.n	8001e7c <ST7735_draw_figure+0xb6>
    	{

    		if((j==(nr_colunas-1))&& (resto_w!=0)) // na ultima coluna muda nr de bits para rotacao se necessario
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d104      	bne.n	8001e1e <ST7735_draw_figure+0x58>
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <ST7735_draw_figure+0x58>
    			  nr_rot = resto_w;
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	617b      	str	r3, [r7, #20]

    		for(i=0; i<nr_rot; i++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e22:	e024      	b.n	8001e6e <ST7735_draw_figure+0xa8>
    		{
    			if(fig.data[k+j]<<i & 0x8000) 			//if (bit == 1)
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2a:	440b      	add	r3, r1
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00f      	beq.n	8001e62 <ST7735_draw_figure+0x9c>
    				ST7735_DrawPixel(x+l, y+m, color);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	4413      	add	r3, r2
 8001e4c:	b298      	uxth	r0, r3
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	4413      	add	r3, r2
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7ff fe4f 	bl	8001b00 <ST7735_DrawPixel>
    			l++;
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	3301      	adds	r3, #1
 8001e66:	623b      	str	r3, [r7, #32]
    		for(i=0; i<nr_rot; i++)
 8001e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d3d6      	bcc.n	8001e24 <ST7735_draw_figure+0x5e>
    	for(j=0; j<nr_colunas; j++) // varre as colunas
 8001e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e78:	3301      	adds	r3, #1
 8001e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d3c2      	bcc.n	8001e0a <ST7735_draw_figure+0x44>
    		}
    	}
    	m++;
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	3301      	adds	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 8001e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	4413      	add	r3, r2
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e92:	787b      	ldrb	r3, [r7, #1]
 8001e94:	461a      	mov	r2, r3
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	fb02 f303 	mul.w	r3, r2, r3
 8001e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d3ac      	bcc.n	8001dfc <ST7735_draw_figure+0x36>
  	}
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	3730      	adds	r7, #48	@ 0x30
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
 8001eb6:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <HAL_MspInit+0x54>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	4a11      	ldr	r2, [pc, #68]	@ (8001f00 <HAL_MspInit+0x54>)
 8001ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <HAL_MspInit+0x54>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <HAL_MspInit+0x54>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f00 <HAL_MspInit+0x54>)
 8001ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ede:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <HAL_MspInit+0x54>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	210f      	movs	r1, #15
 8001eee:	f06f 0001 	mvn.w	r0, #1
 8001ef2:	f000 fefb 	bl	8002cec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800

08001f04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	@ 0x28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a2f      	ldr	r2, [pc, #188]	@ (8001fe0 <HAL_ADC_MspInit+0xdc>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d157      	bne.n	8001fd6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f36:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b27      	ldr	r3, [pc, #156]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a26      	ldr	r2, [pc, #152]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <HAL_ADC_MspInit+0xe0>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f62:	2303      	movs	r3, #3
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4619      	mov	r1, r3
 8001f70:	481d      	ldr	r0, [pc, #116]	@ (8001fe8 <HAL_ADC_MspInit+0xe4>)
 8001f72:	f001 fa55 	bl	8003420 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f76:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff0 <HAL_ADC_MspInit+0xec>)
 8001f7a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f82:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f88:	4b18      	ldr	r3, [pc, #96]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f8e:	4b17      	ldr	r3, [pc, #92]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f94:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f96:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001f98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f9c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fa0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fa4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fa6:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fba:	480c      	ldr	r0, [pc, #48]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fbc:	f000 fec0 	bl	8002d40 <HAL_DMA_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001fc6:	f7ff fc99 	bl	80018fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a07      	ldr	r2, [pc, #28]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fce:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fd0:	4a06      	ldr	r2, [pc, #24]	@ (8001fec <HAL_ADC_MspInit+0xe8>)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fd6:	bf00      	nop
 8001fd8:	3728      	adds	r7, #40	@ 0x28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40012000 	.word	0x40012000
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	200000dc 	.word	0x200000dc
 8001ff0:	40026410 	.word	0x40026410

08001ff4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	@ 0x28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <HAL_SPI_MspInit+0x84>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d12b      	bne.n	800206e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <HAL_SPI_MspInit+0x88>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	4a17      	ldr	r2, [pc, #92]	@ (800207c <HAL_SPI_MspInit+0x88>)
 8002020:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002024:	6453      	str	r3, [r2, #68]	@ 0x44
 8002026:	4b15      	ldr	r3, [pc, #84]	@ (800207c <HAL_SPI_MspInit+0x88>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	4b11      	ldr	r3, [pc, #68]	@ (800207c <HAL_SPI_MspInit+0x88>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	4a10      	ldr	r2, [pc, #64]	@ (800207c <HAL_SPI_MspInit+0x88>)
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6313      	str	r3, [r2, #48]	@ 0x30
 8002042:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <HAL_SPI_MspInit+0x88>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800204e:	23a0      	movs	r3, #160	@ 0xa0
 8002050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800205e:	2305      	movs	r3, #5
 8002060:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002062:	f107 0314 	add.w	r3, r7, #20
 8002066:	4619      	mov	r1, r3
 8002068:	4805      	ldr	r0, [pc, #20]	@ (8002080 <HAL_SPI_MspInit+0x8c>)
 800206a:	f001 f9d9 	bl	8003420 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800206e:	bf00      	nop
 8002070:	3728      	adds	r7, #40	@ 0x28
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40013000 	.word	0x40013000
 800207c:	40023800 	.word	0x40023800
 8002080:	40020000 	.word	0x40020000

08002084 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08e      	sub	sp, #56	@ 0x38
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002094:	2300      	movs	r3, #0
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	4b33      	ldr	r3, [pc, #204]	@ (8002168 <HAL_InitTick+0xe4>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	4a32      	ldr	r2, [pc, #200]	@ (8002168 <HAL_InitTick+0xe4>)
 800209e:	f043 0304 	orr.w	r3, r3, #4
 80020a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a4:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <HAL_InitTick+0xe4>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020b0:	f107 0210 	add.w	r2, r7, #16
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f001 ffc4 	bl	8004048 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d103      	bne.n	80020d2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020ca:	f001 ffa9 	bl	8004020 <HAL_RCC_GetPCLK1Freq>
 80020ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80020d0:	e004      	b.n	80020dc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020d2:	f001 ffa5 	bl	8004020 <HAL_RCC_GetPCLK1Freq>
 80020d6:	4603      	mov	r3, r0
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020de:	4a23      	ldr	r2, [pc, #140]	@ (800216c <HAL_InitTick+0xe8>)
 80020e0:	fba2 2303 	umull	r2, r3, r2, r3
 80020e4:	0c9b      	lsrs	r3, r3, #18
 80020e6:	3b01      	subs	r3, #1
 80020e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80020ea:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <HAL_InitTick+0xec>)
 80020ec:	4a21      	ldr	r2, [pc, #132]	@ (8002174 <HAL_InitTick+0xf0>)
 80020ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80020f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002170 <HAL_InitTick+0xec>)
 80020f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020f6:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80020f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002170 <HAL_InitTick+0xec>)
 80020fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fc:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80020fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002170 <HAL_InitTick+0xec>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b1a      	ldr	r3, [pc, #104]	@ (8002170 <HAL_InitTick+0xec>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210a:	4b19      	ldr	r3, [pc, #100]	@ (8002170 <HAL_InitTick+0xec>)
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002110:	4817      	ldr	r0, [pc, #92]	@ (8002170 <HAL_InitTick+0xec>)
 8002112:	f002 fa73 	bl	80045fc <HAL_TIM_Base_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800211c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002120:	2b00      	cmp	r3, #0
 8002122:	d11b      	bne.n	800215c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002124:	4812      	ldr	r0, [pc, #72]	@ (8002170 <HAL_InitTick+0xec>)
 8002126:	f002 fac3 	bl	80046b0 <HAL_TIM_Base_Start_IT>
 800212a:	4603      	mov	r3, r0
 800212c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002130:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002134:	2b00      	cmp	r3, #0
 8002136:	d111      	bne.n	800215c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002138:	201e      	movs	r0, #30
 800213a:	f000 fdf3 	bl	8002d24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b0f      	cmp	r3, #15
 8002142:	d808      	bhi.n	8002156 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002144:	2200      	movs	r2, #0
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	201e      	movs	r0, #30
 800214a:	f000 fdcf 	bl	8002cec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800214e:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <HAL_InitTick+0xf4>)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	e002      	b.n	800215c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800215c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002160:	4618      	mov	r0, r3
 8002162:	3738      	adds	r7, #56	@ 0x38
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40023800 	.word	0x40023800
 800216c:	431bde83 	.word	0x431bde83
 8002170:	200002b0 	.word	0x200002b0
 8002174:	40000800 	.word	0x40000800
 8002178:	20000018 	.word	0x20000018

0800217c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <NMI_Handler+0x4>

08002184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <MemManage_Handler+0x4>

08002194 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <BusFault_Handler+0x4>

0800219c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <UsageFault_Handler+0x4>

080021a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80021b8:	4802      	ldr	r0, [pc, #8]	@ (80021c4 <TIM4_IRQHandler+0x10>)
 80021ba:	f002 fadb 	bl	8004774 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200002b0 	.word	0x200002b0

080021c8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021cc:	4802      	ldr	r0, [pc, #8]	@ (80021d8 <DMA2_Stream0_IRQHandler+0x10>)
 80021ce:	f000 febd 	bl	8002f4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200000dc 	.word	0x200000dc

080021dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021e4:	4a14      	ldr	r2, [pc, #80]	@ (8002238 <_sbrk+0x5c>)
 80021e6:	4b15      	ldr	r3, [pc, #84]	@ (800223c <_sbrk+0x60>)
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f0:	4b13      	ldr	r3, [pc, #76]	@ (8002240 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d102      	bne.n	80021fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f8:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <_sbrk+0x64>)
 80021fa:	4a12      	ldr	r2, [pc, #72]	@ (8002244 <_sbrk+0x68>)
 80021fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021fe:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <_sbrk+0x64>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	429a      	cmp	r2, r3
 800220a:	d207      	bcs.n	800221c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800220c:	f005 fba2 	bl	8007954 <__errno>
 8002210:	4603      	mov	r3, r0
 8002212:	220c      	movs	r2, #12
 8002214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	e009      	b.n	8002230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800221c:	4b08      	ldr	r3, [pc, #32]	@ (8002240 <_sbrk+0x64>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002222:	4b07      	ldr	r3, [pc, #28]	@ (8002240 <_sbrk+0x64>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4413      	add	r3, r2
 800222a:	4a05      	ldr	r2, [pc, #20]	@ (8002240 <_sbrk+0x64>)
 800222c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800222e:	68fb      	ldr	r3, [r7, #12]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20020000 	.word	0x20020000
 800223c:	00000400 	.word	0x00000400
 8002240:	200002f8 	.word	0x200002f8
 8002244:	20004e30 	.word	0x20004e30

08002248 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <SystemInit+0x20>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002252:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <SystemInit+0x20>)
 8002254:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002258:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800226c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002270:	f7ff ffea 	bl	8002248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002274:	480c      	ldr	r0, [pc, #48]	@ (80022a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002276:	490d      	ldr	r1, [pc, #52]	@ (80022ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002278:	4a0d      	ldr	r2, [pc, #52]	@ (80022b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800227a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800227c:	e002      	b.n	8002284 <LoopCopyDataInit>

0800227e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002282:	3304      	adds	r3, #4

08002284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002288:	d3f9      	bcc.n	800227e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228a:	4a0a      	ldr	r2, [pc, #40]	@ (80022b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800228c:	4c0a      	ldr	r4, [pc, #40]	@ (80022b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800228e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002290:	e001      	b.n	8002296 <LoopFillZerobss>

08002292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002294:	3204      	adds	r2, #4

08002296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002298:	d3fb      	bcc.n	8002292 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229a:	f005 fb61 	bl	8007960 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800229e:	f7ff f825 	bl	80012ec <main>
  bx  lr    
 80022a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80022b0:	0801c9c4 	.word	0x0801c9c4
  ldr r2, =_sbss
 80022b4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80022b8:	20004e30 	.word	0x20004e30

080022bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <ADC_IRQHandler>
	...

080022c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <HAL_Init+0x40>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002300 <HAL_Init+0x40>)
 80022ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <HAL_Init+0x40>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <HAL_Init+0x40>)
 80022d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <HAL_Init+0x40>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a07      	ldr	r2, [pc, #28]	@ (8002300 <HAL_Init+0x40>)
 80022e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e8:	2003      	movs	r0, #3
 80022ea:	f000 fcf4 	bl	8002cd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ee:	200f      	movs	r0, #15
 80022f0:	f7ff fec8 	bl	8002084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022f4:	f7ff fdda 	bl	8001eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023c00 	.word	0x40023c00

08002304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_IncTick+0x20>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	461a      	mov	r2, r3
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_IncTick+0x24>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4413      	add	r3, r2
 8002314:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <HAL_IncTick+0x24>)
 8002316:	6013      	str	r3, [r2, #0]
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	2000001c 	.word	0x2000001c
 8002328:	200002fc 	.word	0x200002fc

0800232c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  return uwTick;
 8002330:	4b03      	ldr	r3, [pc, #12]	@ (8002340 <HAL_GetTick+0x14>)
 8002332:	681b      	ldr	r3, [r3, #0]
}
 8002334:	4618      	mov	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	200002fc 	.word	0x200002fc

08002344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800234c:	f7ff ffee 	bl	800232c <HAL_GetTick>
 8002350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235c:	d005      	beq.n	800236a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800235e:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <HAL_Delay+0x44>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	461a      	mov	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4413      	add	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800236a:	bf00      	nop
 800236c:	f7ff ffde 	bl	800232c <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	429a      	cmp	r2, r3
 800237a:	d8f7      	bhi.n	800236c <HAL_Delay+0x28>
  {
  }
}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	2000001c 	.word	0x2000001c

0800238c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e033      	b.n	800240a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d109      	bne.n	80023be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff fdaa 	bl	8001f04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f003 0310 	and.w	r3, r3, #16
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d118      	bne.n	80023fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023d2:	f023 0302 	bic.w	r3, r3, #2
 80023d6:	f043 0202 	orr.w	r2, r3, #2
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fa4e 	bl	8002880 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	f023 0303 	bic.w	r3, r3, #3
 80023f2:	f043 0201 	orr.w	r2, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80023fa:	e001      	b.n	8002400 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002408:	7bfb      	ldrb	r3, [r7, #15]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_ADC_Start_DMA+0x1e>
 800242e:	2302      	movs	r3, #2
 8002430:	e0ce      	b.n	80025d0 <HAL_ADC_Start_DMA+0x1bc>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	2b01      	cmp	r3, #1
 8002446:	d018      	beq.n	800247a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002458:	4b5f      	ldr	r3, [pc, #380]	@ (80025d8 <HAL_ADC_Start_DMA+0x1c4>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a5f      	ldr	r2, [pc, #380]	@ (80025dc <HAL_ADC_Start_DMA+0x1c8>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0c9a      	lsrs	r2, r3, #18
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800246c:	e002      	b.n	8002474 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	3b01      	subs	r3, #1
 8002472:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f9      	bne.n	800246e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002484:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002488:	d107      	bne.n	800249a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002498:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	f040 8086 	bne.w	80025b6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80024b2:	f023 0301 	bic.w	r3, r3, #1
 80024b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024e8:	d106      	bne.n	80024f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ee:	f023 0206 	bic.w	r2, r3, #6
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80024f6:	e002      	b.n	80024fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002506:	4b36      	ldr	r3, [pc, #216]	@ (80025e0 <HAL_ADC_Start_DMA+0x1cc>)
 8002508:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800250e:	4a35      	ldr	r2, [pc, #212]	@ (80025e4 <HAL_ADC_Start_DMA+0x1d0>)
 8002510:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002516:	4a34      	ldr	r2, [pc, #208]	@ (80025e8 <HAL_ADC_Start_DMA+0x1d4>)
 8002518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800251e:	4a33      	ldr	r2, [pc, #204]	@ (80025ec <HAL_ADC_Start_DMA+0x1d8>)
 8002520:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800252a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800253a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800254a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	334c      	adds	r3, #76	@ 0x4c
 8002556:	4619      	mov	r1, r3
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f000 fc9e 	bl	8002e9c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 031f 	and.w	r3, r3, #31
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10f      	bne.n	800258c <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d129      	bne.n	80025ce <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	e020      	b.n	80025ce <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a17      	ldr	r2, [pc, #92]	@ (80025f0 <HAL_ADC_Start_DMA+0x1dc>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d11b      	bne.n	80025ce <HAL_ADC_Start_DMA+0x1ba>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d114      	bne.n	80025ce <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	e00b      	b.n	80025ce <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f043 0210 	orr.w	r2, r3, #16
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c6:	f043 0201 	orr.w	r2, r3, #1
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000014 	.word	0x20000014
 80025dc:	431bde83 	.word	0x431bde83
 80025e0:	40012300 	.word	0x40012300
 80025e4:	08002a79 	.word	0x08002a79
 80025e8:	08002b33 	.word	0x08002b33
 80025ec:	08002b4f 	.word	0x08002b4f
 80025f0:	40012000 	.word	0x40012000

080025f4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x1c>
 8002634:	2302      	movs	r3, #2
 8002636:	e113      	b.n	8002860 <HAL_ADC_ConfigChannel+0x244>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b09      	cmp	r3, #9
 8002646:	d925      	bls.n	8002694 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68d9      	ldr	r1, [r3, #12]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	b29b      	uxth	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	4613      	mov	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	4413      	add	r3, r2
 800265c:	3b1e      	subs	r3, #30
 800265e:	2207      	movs	r2, #7
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	43da      	mvns	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	400a      	ands	r2, r1
 800266c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68d9      	ldr	r1, [r3, #12]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	b29b      	uxth	r3, r3
 800267e:	4618      	mov	r0, r3
 8002680:	4603      	mov	r3, r0
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	4403      	add	r3, r0
 8002686:	3b1e      	subs	r3, #30
 8002688:	409a      	lsls	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	e022      	b.n	80026da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6919      	ldr	r1, [r3, #16]
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	461a      	mov	r2, r3
 80026a2:	4613      	mov	r3, r2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	4413      	add	r3, r2
 80026a8:	2207      	movs	r2, #7
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43da      	mvns	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	400a      	ands	r2, r1
 80026b6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6919      	ldr	r1, [r3, #16]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	4618      	mov	r0, r3
 80026ca:	4603      	mov	r3, r0
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4403      	add	r3, r0
 80026d0:	409a      	lsls	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b06      	cmp	r3, #6
 80026e0:	d824      	bhi.n	800272c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	3b05      	subs	r3, #5
 80026f4:	221f      	movs	r2, #31
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	400a      	ands	r2, r1
 8002702:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	4618      	mov	r0, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	3b05      	subs	r3, #5
 800271e:	fa00 f203 	lsl.w	r2, r0, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	635a      	str	r2, [r3, #52]	@ 0x34
 800272a:	e04c      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b0c      	cmp	r3, #12
 8002732:	d824      	bhi.n	800277e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	3b23      	subs	r3, #35	@ 0x23
 8002746:	221f      	movs	r2, #31
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43da      	mvns	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	400a      	ands	r2, r1
 8002754:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	b29b      	uxth	r3, r3
 8002762:	4618      	mov	r0, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	3b23      	subs	r3, #35	@ 0x23
 8002770:	fa00 f203 	lsl.w	r2, r0, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	631a      	str	r2, [r3, #48]	@ 0x30
 800277c:	e023      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	3b41      	subs	r3, #65	@ 0x41
 8002790:	221f      	movs	r2, #31
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43da      	mvns	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	400a      	ands	r2, r1
 800279e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	4618      	mov	r0, r3
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	3b41      	subs	r3, #65	@ 0x41
 80027ba:	fa00 f203 	lsl.w	r2, r0, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027c6:	4b29      	ldr	r3, [pc, #164]	@ (800286c <HAL_ADC_ConfigChannel+0x250>)
 80027c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a28      	ldr	r2, [pc, #160]	@ (8002870 <HAL_ADC_ConfigChannel+0x254>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d10f      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d8>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b12      	cmp	r3, #18
 80027da:	d10b      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002870 <HAL_ADC_ConfigChannel+0x254>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d12b      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x23a>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a1c      	ldr	r2, [pc, #112]	@ (8002874 <HAL_ADC_ConfigChannel+0x258>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d003      	beq.n	8002810 <HAL_ADC_ConfigChannel+0x1f4>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b11      	cmp	r3, #17
 800280e:	d122      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a11      	ldr	r2, [pc, #68]	@ (8002874 <HAL_ADC_ConfigChannel+0x258>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d111      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002832:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <HAL_ADC_ConfigChannel+0x25c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a11      	ldr	r2, [pc, #68]	@ (800287c <HAL_ADC_ConfigChannel+0x260>)
 8002838:	fba2 2303 	umull	r2, r3, r2, r3
 800283c:	0c9a      	lsrs	r2, r3, #18
 800283e:	4613      	mov	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002848:	e002      	b.n	8002850 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	3b01      	subs	r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f9      	bne.n	800284a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	40012300 	.word	0x40012300
 8002870:	40012000 	.word	0x40012000
 8002874:	10000012 	.word	0x10000012
 8002878:	20000014 	.word	0x20000014
 800287c:	431bde83 	.word	0x431bde83

08002880 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002888:	4b79      	ldr	r3, [pc, #484]	@ (8002a70 <ADC_Init+0x1f0>)
 800288a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6859      	ldr	r1, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	021a      	lsls	r2, r3, #8
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80028d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6859      	ldr	r1, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6899      	ldr	r1, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68da      	ldr	r2, [r3, #12]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002912:	4a58      	ldr	r2, [pc, #352]	@ (8002a74 <ADC_Init+0x1f4>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d022      	beq.n	800295e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002926:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6899      	ldr	r1, [r3, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002948:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6899      	ldr	r1, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	e00f      	b.n	800297e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800296c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800297c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0202 	bic.w	r2, r2, #2
 800298c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6899      	ldr	r1, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7e1b      	ldrb	r3, [r3, #24]
 8002998:	005a      	lsls	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01b      	beq.n	80029e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d6:	3b01      	subs	r3, #1
 80029d8:	035a      	lsls	r2, r3, #13
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	e007      	b.n	80029f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	051a      	lsls	r2, r3, #20
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6899      	ldr	r1, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a36:	025a      	lsls	r2, r3, #9
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6899      	ldr	r1, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	029a      	lsls	r2, r3, #10
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40012300 	.word	0x40012300
 8002a74:	0f000001 	.word	0x0f000001

08002a78 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a84:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d13c      	bne.n	8002b0c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d12b      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d127      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aba:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d006      	beq.n	8002ad0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d119      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0220 	bic.w	r2, r2, #32
 8002ade:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d105      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7fe f9e7 	bl	8000ed8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b0a:	e00e      	b.n	8002b2a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f7ff fd75 	bl	8002608 <HAL_ADC_ErrorCallback>
}
 8002b1e:	e004      	b.n	8002b2a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b084      	sub	sp, #16
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f7ff fd57 	bl	80025f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b5a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	@ 0x40
 8002b60:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b66:	f043 0204 	orr.w	r2, r3, #4
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f7ff fd4a 	bl	8002608 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ba4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bae:	4a04      	ldr	r2, [pc, #16]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	60d3      	str	r3, [r2, #12]
}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc8:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <__NVIC_GetPriorityGrouping+0x18>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	f003 0307 	and.w	r3, r3, #7
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	db0b      	blt.n	8002c0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	4907      	ldr	r1, [pc, #28]	@ (8002c18 <__NVIC_EnableIRQ+0x38>)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	095b      	lsrs	r3, r3, #5
 8002c00:	2001      	movs	r0, #1
 8002c02:	fa00 f202 	lsl.w	r2, r0, r2
 8002c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	@ (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	@ (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	@ 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ff4c 	bl	8002b7c <__NVIC_SetPriorityGrouping>
}
 8002ce4:	bf00      	nop
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cfe:	f7ff ff61 	bl	8002bc4 <__NVIC_GetPriorityGrouping>
 8002d02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	6978      	ldr	r0, [r7, #20]
 8002d0a:	f7ff ffb1 	bl	8002c70 <NVIC_EncodePriority>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ff80 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d1c:	bf00      	nop
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff ff54 	bl	8002be0 <__NVIC_EnableIRQ>
}
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7ff faee 	bl	800232c <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e099      	b.n	8002e90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0201 	bic.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d7c:	e00f      	b.n	8002d9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d7e:	f7ff fad5 	bl	800232c <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d908      	bls.n	8002d9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2203      	movs	r2, #3
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e078      	b.n	8002e90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e8      	bne.n	8002d7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4b38      	ldr	r3, [pc, #224]	@ (8002e98 <HAL_DMA_Init+0x158>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002de2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d107      	bne.n	8002e08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	4313      	orrs	r3, r2
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f023 0307 	bic.w	r3, r3, #7
 8002e1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d117      	bne.n	8002e62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00e      	beq.n	8002e62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 fa6f 	bl	8003328 <DMA_CheckFifoParam>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2240      	movs	r2, #64	@ 0x40
 8002e54:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e016      	b.n	8002e90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fa26 	bl	80032bc <DMA_CalcBaseAndBitshift>
 8002e70:	4603      	mov	r3, r0
 8002e72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e78:	223f      	movs	r2, #63	@ 0x3f
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	f010803f 	.word	0xf010803f

08002e9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_DMA_Start_IT+0x26>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e040      	b.n	8002f44 <HAL_DMA_Start_IT+0xa8>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d12f      	bne.n	8002f36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 f9b8 	bl	8003260 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef4:	223f      	movs	r2, #63	@ 0x3f
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0216 	orr.w	r2, r2, #22
 8002f0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d007      	beq.n	8002f24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0208 	orr.w	r2, r2, #8
 8002f22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	e005      	b.n	8002f42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f58:	4b8e      	ldr	r3, [pc, #568]	@ (8003194 <HAL_DMA_IRQHandler+0x248>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a8e      	ldr	r2, [pc, #568]	@ (8003198 <HAL_DMA_IRQHandler+0x24c>)
 8002f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f62:	0a9b      	lsrs	r3, r3, #10
 8002f64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	2208      	movs	r2, #8
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d01a      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d013      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0204 	bic.w	r2, r2, #4
 8002f9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	2208      	movs	r2, #8
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb0:	f043 0201 	orr.w	r2, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d012      	beq.n	8002fee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00b      	beq.n	8002fee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fda:	2201      	movs	r2, #1
 8002fdc:	409a      	lsls	r2, r3
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe6:	f043 0202 	orr.w	r2, r3, #2
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff2:	2204      	movs	r2, #4
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d012      	beq.n	8003024 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00b      	beq.n	8003024 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	2204      	movs	r2, #4
 8003012:	409a      	lsls	r2, r3
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301c:	f043 0204 	orr.w	r2, r3, #4
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003028:	2210      	movs	r2, #16
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d043      	beq.n	80030bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d03c      	beq.n	80030bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003046:	2210      	movs	r2, #16
 8003048:	409a      	lsls	r2, r3
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d018      	beq.n	800308e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d108      	bne.n	800307c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d024      	beq.n	80030bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	4798      	blx	r3
 800307a:	e01f      	b.n	80030bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01b      	beq.n	80030bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	4798      	blx	r3
 800308c:	e016      	b.n	80030bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003098:	2b00      	cmp	r3, #0
 800309a:	d107      	bne.n	80030ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0208 	bic.w	r2, r2, #8
 80030aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c0:	2220      	movs	r2, #32
 80030c2:	409a      	lsls	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 808f 	beq.w	80031ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0310 	and.w	r3, r3, #16
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 8087 	beq.w	80031ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e2:	2220      	movs	r2, #32
 80030e4:	409a      	lsls	r2, r3
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d136      	bne.n	8003164 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0216 	bic.w	r2, r2, #22
 8003104:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	695a      	ldr	r2, [r3, #20]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003114:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <HAL_DMA_IRQHandler+0x1da>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003122:	2b00      	cmp	r3, #0
 8003124:	d007      	beq.n	8003136 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0208 	bic.w	r2, r2, #8
 8003134:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313a:	223f      	movs	r2, #63	@ 0x3f
 800313c:	409a      	lsls	r2, r3
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003156:	2b00      	cmp	r3, #0
 8003158:	d07e      	beq.n	8003258 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	4798      	blx	r3
        }
        return;
 8003162:	e079      	b.n	8003258 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d01d      	beq.n	80031ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10d      	bne.n	800319c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003184:	2b00      	cmp	r3, #0
 8003186:	d031      	beq.n	80031ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	4798      	blx	r3
 8003190:	e02c      	b.n	80031ec <HAL_DMA_IRQHandler+0x2a0>
 8003192:	bf00      	nop
 8003194:	20000014 	.word	0x20000014
 8003198:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d023      	beq.n	80031ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4798      	blx	r3
 80031ac:	e01e      	b.n	80031ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10f      	bne.n	80031dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0210 	bic.w	r2, r2, #16
 80031ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d032      	beq.n	800325a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d022      	beq.n	8003246 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2205      	movs	r2, #5
 8003204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0201 	bic.w	r2, r2, #1
 8003216:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	3301      	adds	r3, #1
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	429a      	cmp	r2, r3
 8003222:	d307      	bcc.n	8003234 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f2      	bne.n	8003218 <HAL_DMA_IRQHandler+0x2cc>
 8003232:	e000      	b.n	8003236 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003234:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d005      	beq.n	800325a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	4798      	blx	r3
 8003256:	e000      	b.n	800325a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003258:	bf00      	nop
    }
  }
}
 800325a:	3718      	adds	r7, #24
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800327c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	2b40      	cmp	r3, #64	@ 0x40
 800328c:	d108      	bne.n	80032a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800329e:	e007      	b.n	80032b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	60da      	str	r2, [r3, #12]
}
 80032b0:	bf00      	nop
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	3b10      	subs	r3, #16
 80032cc:	4a14      	ldr	r2, [pc, #80]	@ (8003320 <DMA_CalcBaseAndBitshift+0x64>)
 80032ce:	fba2 2303 	umull	r2, r3, r2, r3
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032d6:	4a13      	ldr	r2, [pc, #76]	@ (8003324 <DMA_CalcBaseAndBitshift+0x68>)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4413      	add	r3, r2
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	461a      	mov	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d909      	bls.n	80032fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032f2:	f023 0303 	bic.w	r3, r3, #3
 80032f6:	1d1a      	adds	r2, r3, #4
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80032fc:	e007      	b.n	800330e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003306:	f023 0303 	bic.w	r3, r3, #3
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003312:	4618      	mov	r0, r3
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	aaaaaaab 	.word	0xaaaaaaab
 8003324:	0801c978 	.word	0x0801c978

08003328 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003338:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d11f      	bne.n	8003382 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b03      	cmp	r3, #3
 8003346:	d856      	bhi.n	80033f6 <DMA_CheckFifoParam+0xce>
 8003348:	a201      	add	r2, pc, #4	@ (adr r2, 8003350 <DMA_CheckFifoParam+0x28>)
 800334a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334e:	bf00      	nop
 8003350:	08003361 	.word	0x08003361
 8003354:	08003373 	.word	0x08003373
 8003358:	08003361 	.word	0x08003361
 800335c:	080033f7 	.word	0x080033f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d046      	beq.n	80033fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003370:	e043      	b.n	80033fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003376:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800337a:	d140      	bne.n	80033fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003380:	e03d      	b.n	80033fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800338a:	d121      	bne.n	80033d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	2b03      	cmp	r3, #3
 8003390:	d837      	bhi.n	8003402 <DMA_CheckFifoParam+0xda>
 8003392:	a201      	add	r2, pc, #4	@ (adr r2, 8003398 <DMA_CheckFifoParam+0x70>)
 8003394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003398:	080033a9 	.word	0x080033a9
 800339c:	080033af 	.word	0x080033af
 80033a0:	080033a9 	.word	0x080033a9
 80033a4:	080033c1 	.word	0x080033c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
      break;
 80033ac:	e030      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d025      	beq.n	8003406 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033be:	e022      	b.n	8003406 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033c8:	d11f      	bne.n	800340a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033ce:	e01c      	b.n	800340a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d903      	bls.n	80033de <DMA_CheckFifoParam+0xb6>
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d003      	beq.n	80033e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033dc:	e018      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	73fb      	strb	r3, [r7, #15]
      break;
 80033e2:	e015      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00e      	beq.n	800340e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
      break;
 80033f4:	e00b      	b.n	800340e <DMA_CheckFifoParam+0xe6>
      break;
 80033f6:	bf00      	nop
 80033f8:	e00a      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;
 80033fa:	bf00      	nop
 80033fc:	e008      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;
 80033fe:	bf00      	nop
 8003400:	e006      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;
 8003402:	bf00      	nop
 8003404:	e004      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;
 8003406:	bf00      	nop
 8003408:	e002      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;   
 800340a:	bf00      	nop
 800340c:	e000      	b.n	8003410 <DMA_CheckFifoParam+0xe8>
      break;
 800340e:	bf00      	nop
    }
  } 
  
  return status; 
 8003410:	7bfb      	ldrb	r3, [r7, #15]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop

08003420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003420:	b480      	push	{r7}
 8003422:	b089      	sub	sp, #36	@ 0x24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003436:	2300      	movs	r3, #0
 8003438:	61fb      	str	r3, [r7, #28]
 800343a:	e159      	b.n	80036f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800343c:	2201      	movs	r2, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	4013      	ands	r3, r2
 800344e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	429a      	cmp	r2, r3
 8003456:	f040 8148 	bne.w	80036ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	2b01      	cmp	r3, #1
 8003464:	d005      	beq.n	8003472 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800346e:	2b02      	cmp	r3, #2
 8003470:	d130      	bne.n	80034d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	2203      	movs	r2, #3
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4013      	ands	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a8:	2201      	movs	r2, #1
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	091b      	lsrs	r3, r3, #4
 80034be:	f003 0201 	and.w	r2, r3, #1
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d017      	beq.n	8003510 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	2203      	movs	r2, #3
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f003 0303 	and.w	r3, r3, #3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d123      	bne.n	8003564 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	08da      	lsrs	r2, r3, #3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3208      	adds	r2, #8
 8003524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003528:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	220f      	movs	r2, #15
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	43db      	mvns	r3, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4013      	ands	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	4313      	orrs	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	08da      	lsrs	r2, r3, #3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3208      	adds	r2, #8
 800355e:	69b9      	ldr	r1, [r7, #24]
 8003560:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	2203      	movs	r2, #3
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f003 0203 	and.w	r2, r3, #3
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4313      	orrs	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a2 	beq.w	80036ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	4b57      	ldr	r3, [pc, #348]	@ (8003708 <HAL_GPIO_Init+0x2e8>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	4a56      	ldr	r2, [pc, #344]	@ (8003708 <HAL_GPIO_Init+0x2e8>)
 80035b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035b6:	4b54      	ldr	r3, [pc, #336]	@ (8003708 <HAL_GPIO_Init+0x2e8>)
 80035b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035c2:	4a52      	ldr	r2, [pc, #328]	@ (800370c <HAL_GPIO_Init+0x2ec>)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	089b      	lsrs	r3, r3, #2
 80035c8:	3302      	adds	r3, #2
 80035ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	220f      	movs	r2, #15
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	43db      	mvns	r3, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4013      	ands	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a49      	ldr	r2, [pc, #292]	@ (8003710 <HAL_GPIO_Init+0x2f0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d019      	beq.n	8003622 <HAL_GPIO_Init+0x202>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a48      	ldr	r2, [pc, #288]	@ (8003714 <HAL_GPIO_Init+0x2f4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d013      	beq.n	800361e <HAL_GPIO_Init+0x1fe>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a47      	ldr	r2, [pc, #284]	@ (8003718 <HAL_GPIO_Init+0x2f8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00d      	beq.n	800361a <HAL_GPIO_Init+0x1fa>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a46      	ldr	r2, [pc, #280]	@ (800371c <HAL_GPIO_Init+0x2fc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d007      	beq.n	8003616 <HAL_GPIO_Init+0x1f6>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a45      	ldr	r2, [pc, #276]	@ (8003720 <HAL_GPIO_Init+0x300>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d101      	bne.n	8003612 <HAL_GPIO_Init+0x1f2>
 800360e:	2304      	movs	r3, #4
 8003610:	e008      	b.n	8003624 <HAL_GPIO_Init+0x204>
 8003612:	2307      	movs	r3, #7
 8003614:	e006      	b.n	8003624 <HAL_GPIO_Init+0x204>
 8003616:	2303      	movs	r3, #3
 8003618:	e004      	b.n	8003624 <HAL_GPIO_Init+0x204>
 800361a:	2302      	movs	r3, #2
 800361c:	e002      	b.n	8003624 <HAL_GPIO_Init+0x204>
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <HAL_GPIO_Init+0x204>
 8003622:	2300      	movs	r3, #0
 8003624:	69fa      	ldr	r2, [r7, #28]
 8003626:	f002 0203 	and.w	r2, r2, #3
 800362a:	0092      	lsls	r2, r2, #2
 800362c:	4093      	lsls	r3, r2
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4313      	orrs	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003634:	4935      	ldr	r1, [pc, #212]	@ (800370c <HAL_GPIO_Init+0x2ec>)
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	089b      	lsrs	r3, r3, #2
 800363a:	3302      	adds	r3, #2
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003642:	4b38      	ldr	r3, [pc, #224]	@ (8003724 <HAL_GPIO_Init+0x304>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003666:	4a2f      	ldr	r2, [pc, #188]	@ (8003724 <HAL_GPIO_Init+0x304>)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800366c:	4b2d      	ldr	r3, [pc, #180]	@ (8003724 <HAL_GPIO_Init+0x304>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003690:	4a24      	ldr	r2, [pc, #144]	@ (8003724 <HAL_GPIO_Init+0x304>)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003696:	4b23      	ldr	r3, [pc, #140]	@ (8003724 <HAL_GPIO_Init+0x304>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	43db      	mvns	r3, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003724 <HAL_GPIO_Init+0x304>)
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036c0:	4b18      	ldr	r3, [pc, #96]	@ (8003724 <HAL_GPIO_Init+0x304>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036e4:	4a0f      	ldr	r2, [pc, #60]	@ (8003724 <HAL_GPIO_Init+0x304>)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3301      	adds	r3, #1
 80036ee:	61fb      	str	r3, [r7, #28]
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	2b0f      	cmp	r3, #15
 80036f4:	f67f aea2 	bls.w	800343c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	3724      	adds	r7, #36	@ 0x24
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	40023800 	.word	0x40023800
 800370c:	40013800 	.word	0x40013800
 8003710:	40020000 	.word	0x40020000
 8003714:	40020400 	.word	0x40020400
 8003718:	40020800 	.word	0x40020800
 800371c:	40020c00 	.word	0x40020c00
 8003720:	40021000 	.word	0x40021000
 8003724:	40013c00 	.word	0x40013c00

08003728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691a      	ldr	r2, [r3, #16]
 8003738:	887b      	ldrh	r3, [r7, #2]
 800373a:	4013      	ands	r3, r2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003740:	2301      	movs	r3, #1
 8003742:	73fb      	strb	r3, [r7, #15]
 8003744:	e001      	b.n	800374a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003746:	2300      	movs	r3, #0
 8003748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800374a:	7bfb      	ldrb	r3, [r7, #15]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	807b      	strh	r3, [r7, #2]
 8003764:	4613      	mov	r3, r2
 8003766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003768:	787b      	ldrb	r3, [r7, #1]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800376e:	887a      	ldrh	r2, [r7, #2]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003774:	e003      	b.n	800377e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003776:	887b      	ldrh	r3, [r7, #2]
 8003778:	041a      	lsls	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	619a      	str	r2, [r3, #24]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	460b      	mov	r3, r1
 8003794:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800379c:	887a      	ldrh	r2, [r7, #2]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4013      	ands	r3, r2
 80037a2:	041a      	lsls	r2, r3, #16
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	43d9      	mvns	r1, r3
 80037a8:	887b      	ldrh	r3, [r7, #2]
 80037aa:	400b      	ands	r3, r1
 80037ac:	431a      	orrs	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	619a      	str	r2, [r3, #24]
}
 80037b2:	bf00      	nop
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
	...

080037c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e267      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d075      	beq.n	80038ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037de:	4b88      	ldr	r3, [pc, #544]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d00c      	beq.n	8003804 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ea:	4b85      	ldr	r3, [pc, #532]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d112      	bne.n	800381c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037f6:	4b82      	ldr	r3, [pc, #520]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003802:	d10b      	bne.n	800381c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003804:	4b7e      	ldr	r3, [pc, #504]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d05b      	beq.n	80038c8 <HAL_RCC_OscConfig+0x108>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d157      	bne.n	80038c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e242      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003824:	d106      	bne.n	8003834 <HAL_RCC_OscConfig+0x74>
 8003826:	4b76      	ldr	r3, [pc, #472]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a75      	ldr	r2, [pc, #468]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800382c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	e01d      	b.n	8003870 <HAL_RCC_OscConfig+0xb0>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800383c:	d10c      	bne.n	8003858 <HAL_RCC_OscConfig+0x98>
 800383e:	4b70      	ldr	r3, [pc, #448]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a6f      	ldr	r2, [pc, #444]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003844:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	4b6d      	ldr	r3, [pc, #436]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a6c      	ldr	r2, [pc, #432]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	e00b      	b.n	8003870 <HAL_RCC_OscConfig+0xb0>
 8003858:	4b69      	ldr	r3, [pc, #420]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a68      	ldr	r2, [pc, #416]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800385e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	4b66      	ldr	r3, [pc, #408]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a65      	ldr	r2, [pc, #404]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800386a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800386e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d013      	beq.n	80038a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fe fd58 	bl	800232c <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003880:	f7fe fd54 	bl	800232c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b64      	cmp	r3, #100	@ 0x64
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e207      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003892:	4b5b      	ldr	r3, [pc, #364]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d0f0      	beq.n	8003880 <HAL_RCC_OscConfig+0xc0>
 800389e:	e014      	b.n	80038ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a0:	f7fe fd44 	bl	800232c <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fe fd40 	bl	800232c <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b64      	cmp	r3, #100	@ 0x64
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e1f3      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ba:	4b51      	ldr	r3, [pc, #324]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1f0      	bne.n	80038a8 <HAL_RCC_OscConfig+0xe8>
 80038c6:	e000      	b.n	80038ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d063      	beq.n	800399e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 030c 	and.w	r3, r3, #12
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00b      	beq.n	80038fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038e2:	4b47      	ldr	r3, [pc, #284]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ea:	2b08      	cmp	r3, #8
 80038ec:	d11c      	bne.n	8003928 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ee:	4b44      	ldr	r3, [pc, #272]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d116      	bne.n	8003928 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038fa:	4b41      	ldr	r3, [pc, #260]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d005      	beq.n	8003912 <HAL_RCC_OscConfig+0x152>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d001      	beq.n	8003912 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e1c7      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003912:	4b3b      	ldr	r3, [pc, #236]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	4937      	ldr	r1, [pc, #220]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003922:	4313      	orrs	r3, r2
 8003924:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003926:	e03a      	b.n	800399e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d020      	beq.n	8003972 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003930:	4b34      	ldr	r3, [pc, #208]	@ (8003a04 <HAL_RCC_OscConfig+0x244>)
 8003932:	2201      	movs	r2, #1
 8003934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003936:	f7fe fcf9 	bl	800232c <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800393e:	f7fe fcf5 	bl	800232c <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e1a8      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003950:	4b2b      	ldr	r3, [pc, #172]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d0f0      	beq.n	800393e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395c:	4b28      	ldr	r3, [pc, #160]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4925      	ldr	r1, [pc, #148]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 800396c:	4313      	orrs	r3, r2
 800396e:	600b      	str	r3, [r1, #0]
 8003970:	e015      	b.n	800399e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003972:	4b24      	ldr	r3, [pc, #144]	@ (8003a04 <HAL_RCC_OscConfig+0x244>)
 8003974:	2200      	movs	r2, #0
 8003976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003978:	f7fe fcd8 	bl	800232c <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003980:	f7fe fcd4 	bl	800232c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e187      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003992:	4b1b      	ldr	r3, [pc, #108]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d036      	beq.n	8003a18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d016      	beq.n	80039e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039b2:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <HAL_RCC_OscConfig+0x248>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b8:	f7fe fcb8 	bl	800232c <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039c0:	f7fe fcb4 	bl	800232c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e167      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a00 <HAL_RCC_OscConfig+0x240>)
 80039d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0x200>
 80039de:	e01b      	b.n	8003a18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039e0:	4b09      	ldr	r3, [pc, #36]	@ (8003a08 <HAL_RCC_OscConfig+0x248>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e6:	f7fe fca1 	bl	800232c <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ec:	e00e      	b.n	8003a0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039ee:	f7fe fc9d 	bl	800232c <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d907      	bls.n	8003a0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e150      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
 8003a00:	40023800 	.word	0x40023800
 8003a04:	42470000 	.word	0x42470000
 8003a08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a0c:	4b88      	ldr	r3, [pc, #544]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1ea      	bne.n	80039ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 8097 	beq.w	8003b54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a26:	2300      	movs	r3, #0
 8003a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a2a:	4b81      	ldr	r3, [pc, #516]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10f      	bne.n	8003a56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a46:	4b7a      	ldr	r3, [pc, #488]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a4e:	60bb      	str	r3, [r7, #8]
 8003a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a52:	2301      	movs	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a56:	4b77      	ldr	r3, [pc, #476]	@ (8003c34 <HAL_RCC_OscConfig+0x474>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d118      	bne.n	8003a94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a62:	4b74      	ldr	r3, [pc, #464]	@ (8003c34 <HAL_RCC_OscConfig+0x474>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a73      	ldr	r2, [pc, #460]	@ (8003c34 <HAL_RCC_OscConfig+0x474>)
 8003a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a6e:	f7fe fc5d 	bl	800232c <HAL_GetTick>
 8003a72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a74:	e008      	b.n	8003a88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a76:	f7fe fc59 	bl	800232c <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d901      	bls.n	8003a88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e10c      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a88:	4b6a      	ldr	r3, [pc, #424]	@ (8003c34 <HAL_RCC_OscConfig+0x474>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0f0      	beq.n	8003a76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d106      	bne.n	8003aaa <HAL_RCC_OscConfig+0x2ea>
 8003a9c:	4b64      	ldr	r3, [pc, #400]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa0:	4a63      	ldr	r2, [pc, #396]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	f043 0301 	orr.w	r3, r3, #1
 8003aa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa8:	e01c      	b.n	8003ae4 <HAL_RCC_OscConfig+0x324>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2b05      	cmp	r3, #5
 8003ab0:	d10c      	bne.n	8003acc <HAL_RCC_OscConfig+0x30c>
 8003ab2:	4b5f      	ldr	r3, [pc, #380]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	f043 0304 	orr.w	r3, r3, #4
 8003abc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003abe:	4b5c      	ldr	r3, [pc, #368]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	4a5b      	ldr	r2, [pc, #364]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ac4:	f043 0301 	orr.w	r3, r3, #1
 8003ac8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aca:	e00b      	b.n	8003ae4 <HAL_RCC_OscConfig+0x324>
 8003acc:	4b58      	ldr	r3, [pc, #352]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	4a57      	ldr	r2, [pc, #348]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ad2:	f023 0301 	bic.w	r3, r3, #1
 8003ad6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad8:	4b55      	ldr	r3, [pc, #340]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003adc:	4a54      	ldr	r2, [pc, #336]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003ade:	f023 0304 	bic.w	r3, r3, #4
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d015      	beq.n	8003b18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aec:	f7fe fc1e 	bl	800232c <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003af4:	f7fe fc1a 	bl	800232c <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e0cb      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b0a:	4b49      	ldr	r3, [pc, #292]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0ee      	beq.n	8003af4 <HAL_RCC_OscConfig+0x334>
 8003b16:	e014      	b.n	8003b42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b18:	f7fe fc08 	bl	800232c <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b1e:	e00a      	b.n	8003b36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b20:	f7fe fc04 	bl	800232c <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e0b5      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b36:	4b3e      	ldr	r3, [pc, #248]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1ee      	bne.n	8003b20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b42:	7dfb      	ldrb	r3, [r7, #23]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d105      	bne.n	8003b54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b48:	4b39      	ldr	r3, [pc, #228]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	4a38      	ldr	r2, [pc, #224]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b52:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 80a1 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b5e:	4b34      	ldr	r3, [pc, #208]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d05c      	beq.n	8003c24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d141      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b72:	4b31      	ldr	r3, [pc, #196]	@ (8003c38 <HAL_RCC_OscConfig+0x478>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b78:	f7fe fbd8 	bl	800232c <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b80:	f7fe fbd4 	bl	800232c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e087      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b92:	4b27      	ldr	r3, [pc, #156]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1f0      	bne.n	8003b80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69da      	ldr	r2, [r3, #28]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	019b      	lsls	r3, r3, #6
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	085b      	lsrs	r3, r3, #1
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	041b      	lsls	r3, r3, #16
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc0:	061b      	lsls	r3, r3, #24
 8003bc2:	491b      	ldr	r1, [pc, #108]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <HAL_RCC_OscConfig+0x478>)
 8003bca:	2201      	movs	r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bce:	f7fe fbad 	bl	800232c <HAL_GetTick>
 8003bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd4:	e008      	b.n	8003be8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd6:	f7fe fba9 	bl	800232c <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e05c      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be8:	4b11      	ldr	r3, [pc, #68]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0f0      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x416>
 8003bf4:	e054      	b.n	8003ca0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf6:	4b10      	ldr	r3, [pc, #64]	@ (8003c38 <HAL_RCC_OscConfig+0x478>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fe fb96 	bl	800232c <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c04:	f7fe fb92 	bl	800232c <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e045      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c16:	4b06      	ldr	r3, [pc, #24]	@ (8003c30 <HAL_RCC_OscConfig+0x470>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x444>
 8003c22:	e03d      	b.n	8003ca0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d107      	bne.n	8003c3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e038      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
 8003c30:	40023800 	.word	0x40023800
 8003c34:	40007000 	.word	0x40007000
 8003c38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cac <HAL_RCC_OscConfig+0x4ec>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d028      	beq.n	8003c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d121      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d11a      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d111      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c82:	085b      	lsrs	r3, r3, #1
 8003c84:	3b01      	subs	r3, #1
 8003c86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d107      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d001      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e000      	b.n	8003ca2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40023800 	.word	0x40023800

08003cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0cc      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b68      	ldr	r3, [pc, #416]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d90c      	bls.n	8003cec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b65      	ldr	r3, [pc, #404]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b63      	ldr	r3, [pc, #396]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d001      	beq.n	8003cec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e0b8      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d020      	beq.n	8003d3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d04:	4b59      	ldr	r3, [pc, #356]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	4a58      	ldr	r2, [pc, #352]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d1c:	4b53      	ldr	r3, [pc, #332]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4a52      	ldr	r2, [pc, #328]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d28:	4b50      	ldr	r3, [pc, #320]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	494d      	ldr	r1, [pc, #308]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d044      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d107      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d4e:	4b47      	ldr	r3, [pc, #284]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d119      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e07f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d003      	beq.n	8003d6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d107      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e06f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e067      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d8e:	4b37      	ldr	r3, [pc, #220]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f023 0203 	bic.w	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	4934      	ldr	r1, [pc, #208]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003da0:	f7fe fac4 	bl	800232c <HAL_GetTick>
 8003da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da6:	e00a      	b.n	8003dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da8:	f7fe fac0 	bl	800232c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e04f      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dbe:	4b2b      	ldr	r3, [pc, #172]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 020c 	and.w	r2, r3, #12
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1eb      	bne.n	8003da8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dd0:	4b25      	ldr	r3, [pc, #148]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d20c      	bcs.n	8003df8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dde:	4b22      	ldr	r3, [pc, #136]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de6:	4b20      	ldr	r3, [pc, #128]	@ (8003e68 <HAL_RCC_ClockConfig+0x1b8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e032      	b.n	8003e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e04:	4b19      	ldr	r3, [pc, #100]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4916      	ldr	r1, [pc, #88]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d009      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e22:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	490e      	ldr	r1, [pc, #56]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e36:	f000 f821 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	490a      	ldr	r1, [pc, #40]	@ (8003e70 <HAL_RCC_ClockConfig+0x1c0>)
 8003e48:	5ccb      	ldrb	r3, [r1, r3]
 8003e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4e:	4a09      	ldr	r2, [pc, #36]	@ (8003e74 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e52:	4b09      	ldr	r3, [pc, #36]	@ (8003e78 <HAL_RCC_ClockConfig+0x1c8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fe f914 	bl	8002084 <HAL_InitTick>

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40023c00 	.word	0x40023c00
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	0801c960 	.word	0x0801c960
 8003e74:	20000014 	.word	0x20000014
 8003e78:	20000018 	.word	0x20000018

08003e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e80:	b090      	sub	sp, #64	@ 0x40
 8003e82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e88:	2300      	movs	r3, #0
 8003e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e94:	4b59      	ldr	r3, [pc, #356]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 030c 	and.w	r3, r3, #12
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d00d      	beq.n	8003ebc <HAL_RCC_GetSysClockFreq+0x40>
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	f200 80a1 	bhi.w	8003fe8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d002      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x34>
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d003      	beq.n	8003eb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003eae:	e09b      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003eb0:	4b53      	ldr	r3, [pc, #332]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x184>)
 8003eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003eb4:	e09b      	b.n	8003fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eb6:	4b53      	ldr	r3, [pc, #332]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x188>)
 8003eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003eba:	e098      	b.n	8003fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ec4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ec6:	4b4d      	ldr	r3, [pc, #308]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d028      	beq.n	8003f24 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	099b      	lsrs	r3, r3, #6
 8003ed8:	2200      	movs	r2, #0
 8003eda:	623b      	str	r3, [r7, #32]
 8003edc:	627a      	str	r2, [r7, #36]	@ 0x24
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	4b47      	ldr	r3, [pc, #284]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ee8:	fb03 f201 	mul.w	r2, r3, r1
 8003eec:	2300      	movs	r3, #0
 8003eee:	fb00 f303 	mul.w	r3, r0, r3
 8003ef2:	4413      	add	r3, r2
 8003ef4:	4a43      	ldr	r2, [pc, #268]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ef6:	fba0 1202 	umull	r1, r2, r0, r2
 8003efa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003efc:	460a      	mov	r2, r1
 8003efe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f02:	4413      	add	r3, r2
 8003f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f08:	2200      	movs	r2, #0
 8003f0a:	61bb      	str	r3, [r7, #24]
 8003f0c:	61fa      	str	r2, [r7, #28]
 8003f0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f16:	f7fc f9b3 	bl	8000280 <__aeabi_uldivmod>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4613      	mov	r3, r2
 8003f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f22:	e053      	b.n	8003fcc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f24:	4b35      	ldr	r3, [pc, #212]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	099b      	lsrs	r3, r3, #6
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	617a      	str	r2, [r7, #20]
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f36:	f04f 0b00 	mov.w	fp, #0
 8003f3a:	4652      	mov	r2, sl
 8003f3c:	465b      	mov	r3, fp
 8003f3e:	f04f 0000 	mov.w	r0, #0
 8003f42:	f04f 0100 	mov.w	r1, #0
 8003f46:	0159      	lsls	r1, r3, #5
 8003f48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f4c:	0150      	lsls	r0, r2, #5
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	ebb2 080a 	subs.w	r8, r2, sl
 8003f56:	eb63 090b 	sbc.w	r9, r3, fp
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	f04f 0300 	mov.w	r3, #0
 8003f62:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f66:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f6a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f6e:	ebb2 0408 	subs.w	r4, r2, r8
 8003f72:	eb63 0509 	sbc.w	r5, r3, r9
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	00eb      	lsls	r3, r5, #3
 8003f80:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f84:	00e2      	lsls	r2, r4, #3
 8003f86:	4614      	mov	r4, r2
 8003f88:	461d      	mov	r5, r3
 8003f8a:	eb14 030a 	adds.w	r3, r4, sl
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	eb45 030b 	adc.w	r3, r5, fp
 8003f94:	607b      	str	r3, [r7, #4]
 8003f96:	f04f 0200 	mov.w	r2, #0
 8003f9a:	f04f 0300 	mov.w	r3, #0
 8003f9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fa2:	4629      	mov	r1, r5
 8003fa4:	028b      	lsls	r3, r1, #10
 8003fa6:	4621      	mov	r1, r4
 8003fa8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fac:	4621      	mov	r1, r4
 8003fae:	028a      	lsls	r2, r1, #10
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	60fa      	str	r2, [r7, #12]
 8003fbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fc0:	f7fc f95e 	bl	8000280 <__aeabi_uldivmod>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	4613      	mov	r3, r2
 8003fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	0c1b      	lsrs	r3, r3, #16
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003fdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fe6:	e002      	b.n	8003fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fe8:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3740      	adds	r7, #64	@ 0x40
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ffa:	bf00      	nop
 8003ffc:	40023800 	.word	0x40023800
 8004000:	00f42400 	.word	0x00f42400
 8004004:	017d7840 	.word	0x017d7840

08004008 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800400c:	4b03      	ldr	r3, [pc, #12]	@ (800401c <HAL_RCC_GetHCLKFreq+0x14>)
 800400e:	681b      	ldr	r3, [r3, #0]
}
 8004010:	4618      	mov	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	20000014 	.word	0x20000014

08004020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004024:	f7ff fff0 	bl	8004008 <HAL_RCC_GetHCLKFreq>
 8004028:	4602      	mov	r2, r0
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <HAL_RCC_GetPCLK1Freq+0x20>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0a9b      	lsrs	r3, r3, #10
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4903      	ldr	r1, [pc, #12]	@ (8004044 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004036:	5ccb      	ldrb	r3, [r1, r3]
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40023800 	.word	0x40023800
 8004044:	0801c970 	.word	0x0801c970

08004048 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	220f      	movs	r2, #15
 8004056:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004058:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <HAL_RCC_GetClockConfig+0x5c>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 0203 	and.w	r2, r3, #3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004064:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004070:	4b0c      	ldr	r3, [pc, #48]	@ (80040a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800407c:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <HAL_RCC_GetClockConfig+0x5c>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	08db      	lsrs	r3, r3, #3
 8004082:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800408a:	4b07      	ldr	r3, [pc, #28]	@ (80040a8 <HAL_RCC_GetClockConfig+0x60>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0207 	and.w	r2, r3, #7
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	601a      	str	r2, [r3, #0]
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	40023800 	.word	0x40023800
 80040a8:	40023c00 	.word	0x40023c00

080040ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e07b      	b.n	80041b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d108      	bne.n	80040d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ce:	d009      	beq.n	80040e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	61da      	str	r2, [r3, #28]
 80040d6:	e005      	b.n	80040e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d106      	bne.n	8004104 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7fd ff78 	bl	8001ff4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800411a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800412c:	431a      	orrs	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004136:	431a      	orrs	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	431a      	orrs	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004154:	431a      	orrs	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800415e:	431a      	orrs	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004168:	ea42 0103 	orr.w	r1, r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004170:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	430a      	orrs	r2, r1
 800417a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	0c1b      	lsrs	r3, r3, #16
 8004182:	f003 0104 	and.w	r1, r3, #4
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418a:	f003 0210 	and.w	r2, r3, #16
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69da      	ldr	r2, [r3, #28]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b088      	sub	sp, #32
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	603b      	str	r3, [r7, #0]
 80041ca:	4613      	mov	r3, r2
 80041cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041ce:	2300      	movs	r3, #0
 80041d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d101      	bne.n	80041e0 <HAL_SPI_Transmit+0x22>
 80041dc:	2302      	movs	r3, #2
 80041de:	e12d      	b.n	800443c <HAL_SPI_Transmit+0x27e>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041e8:	f7fe f8a0 	bl	800232c <HAL_GetTick>
 80041ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80041ee:	88fb      	ldrh	r3, [r7, #6]
 80041f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d002      	beq.n	8004204 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80041fe:	2302      	movs	r3, #2
 8004200:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004202:	e116      	b.n	8004432 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_SPI_Transmit+0x52>
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d102      	bne.n	8004216 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004214:	e10d      	b.n	8004432 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2203      	movs	r2, #3
 800421a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	88fa      	ldrh	r2, [r7, #6]
 800422e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	88fa      	ldrh	r2, [r7, #6]
 8004234:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800425c:	d10f      	bne.n	800427e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800426c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800427c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d007      	beq.n	800429c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800429a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a4:	d14f      	bne.n	8004346 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <HAL_SPI_Transmit+0xf6>
 80042ae:	8afb      	ldrh	r3, [r7, #22]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d142      	bne.n	800433a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	881a      	ldrh	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	1c9a      	adds	r2, r3, #2
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042d8:	e02f      	b.n	800433a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d112      	bne.n	800430e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	881a      	ldrh	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f8:	1c9a      	adds	r2, r3, #2
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800430c:	e015      	b.n	800433a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800430e:	f7fe f80d 	bl	800232c <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d803      	bhi.n	8004326 <HAL_SPI_Transmit+0x168>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004324:	d102      	bne.n	800432c <HAL_SPI_Transmit+0x16e>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d106      	bne.n	800433a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004338:	e07b      	b.n	8004432 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1ca      	bne.n	80042da <HAL_SPI_Transmit+0x11c>
 8004344:	e050      	b.n	80043e8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_SPI_Transmit+0x196>
 800434e:	8afb      	ldrh	r3, [r7, #22]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d144      	bne.n	80043de <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	330c      	adds	r3, #12
 800435e:	7812      	ldrb	r2, [r2, #0]
 8004360:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800437a:	e030      	b.n	80043de <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b02      	cmp	r3, #2
 8004388:	d113      	bne.n	80043b2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	7812      	ldrb	r2, [r2, #0]
 8004396:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043b0:	e015      	b.n	80043de <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043b2:	f7fd ffbb 	bl	800232c <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d803      	bhi.n	80043ca <HAL_SPI_Transmit+0x20c>
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d102      	bne.n	80043d0 <HAL_SPI_Transmit+0x212>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d106      	bne.n	80043de <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80043dc:	e029      	b.n	8004432 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1c9      	bne.n	800437c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	6839      	ldr	r1, [r7, #0]
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f8b1 	bl	8004554 <SPI_EndRxTxTransaction>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2220      	movs	r2, #32
 80043fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10a      	bne.n	800441c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004406:	2300      	movs	r3, #0
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	613b      	str	r3, [r7, #16]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	613b      	str	r3, [r7, #16]
 800441a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	77fb      	strb	r3, [r7, #31]
 8004428:	e003      	b.n	8004432 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800443a:	7ffb      	ldrb	r3, [r7, #31]
}
 800443c:	4618      	mov	r0, r3
 800443e:	3720      	adds	r7, #32
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	4613      	mov	r3, r2
 8004452:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004454:	f7fd ff6a 	bl	800232c <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445c:	1a9b      	subs	r3, r3, r2
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	4413      	add	r3, r2
 8004462:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004464:	f7fd ff62 	bl	800232c <HAL_GetTick>
 8004468:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800446a:	4b39      	ldr	r3, [pc, #228]	@ (8004550 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	015b      	lsls	r3, r3, #5
 8004470:	0d1b      	lsrs	r3, r3, #20
 8004472:	69fa      	ldr	r2, [r7, #28]
 8004474:	fb02 f303 	mul.w	r3, r2, r3
 8004478:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800447a:	e054      	b.n	8004526 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004482:	d050      	beq.n	8004526 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004484:	f7fd ff52 	bl	800232c <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	69fa      	ldr	r2, [r7, #28]
 8004490:	429a      	cmp	r2, r3
 8004492:	d902      	bls.n	800449a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d13d      	bne.n	8004516 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044b2:	d111      	bne.n	80044d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044bc:	d004      	beq.n	80044c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c6:	d107      	bne.n	80044d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e0:	d10f      	bne.n	8004502 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004500:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e017      	b.n	8004546 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d101      	bne.n	8004520 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	3b01      	subs	r3, #1
 8004524:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	429a      	cmp	r2, r3
 8004534:	bf0c      	ite	eq
 8004536:	2301      	moveq	r3, #1
 8004538:	2300      	movne	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	461a      	mov	r2, r3
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	429a      	cmp	r2, r3
 8004542:	d19b      	bne.n	800447c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3720      	adds	r7, #32
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20000014 	.word	0x20000014

08004554 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2201      	movs	r2, #1
 8004568:	2102      	movs	r1, #2
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f7ff ff6a 	bl	8004444 <SPI_WaitFlagStateUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457a:	f043 0220 	orr.w	r2, r3, #32
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e032      	b.n	80045ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in 췃s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004586:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <SPI_EndRxTxTransaction+0xa0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a1b      	ldr	r2, [pc, #108]	@ (80045f8 <SPI_EndRxTxTransaction+0xa4>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	0d5b      	lsrs	r3, r3, #21
 8004592:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a4:	d112      	bne.n	80045cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2200      	movs	r2, #0
 80045ae:	2180      	movs	r1, #128	@ 0x80
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f7ff ff47 	bl	8004444 <SPI_WaitFlagStateUntilTimeout>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d016      	beq.n	80045ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c0:	f043 0220 	orr.w	r2, r3, #32
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e00f      	b.n	80045ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00a      	beq.n	80045e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	3b01      	subs	r3, #1
 80045d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d0f2      	beq.n	80045cc <SPI_EndRxTxTransaction+0x78>
 80045e6:	e000      	b.n	80045ea <SPI_EndRxTxTransaction+0x96>
        break;
 80045e8:	bf00      	nop
  }

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	20000014 	.word	0x20000014
 80045f8:	165e9f81 	.word	0x165e9f81

080045fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e041      	b.n	8004692 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d106      	bne.n	8004628 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f839 	bl	800469a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2202      	movs	r2, #2
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3304      	adds	r3, #4
 8004638:	4619      	mov	r1, r3
 800463a:	4610      	mov	r0, r2
 800463c:	f000 f9b2 	bl	80049a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80046a2:	bf00      	nop
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
	...

080046b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d001      	beq.n	80046c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e044      	b.n	8004752 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0201 	orr.w	r2, r2, #1
 80046de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004760 <HAL_TIM_Base_Start_IT+0xb0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d018      	beq.n	800471c <HAL_TIM_Base_Start_IT+0x6c>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f2:	d013      	beq.n	800471c <HAL_TIM_Base_Start_IT+0x6c>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a1a      	ldr	r2, [pc, #104]	@ (8004764 <HAL_TIM_Base_Start_IT+0xb4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d00e      	beq.n	800471c <HAL_TIM_Base_Start_IT+0x6c>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a19      	ldr	r2, [pc, #100]	@ (8004768 <HAL_TIM_Base_Start_IT+0xb8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d009      	beq.n	800471c <HAL_TIM_Base_Start_IT+0x6c>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a17      	ldr	r2, [pc, #92]	@ (800476c <HAL_TIM_Base_Start_IT+0xbc>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d004      	beq.n	800471c <HAL_TIM_Base_Start_IT+0x6c>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a16      	ldr	r2, [pc, #88]	@ (8004770 <HAL_TIM_Base_Start_IT+0xc0>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d111      	bne.n	8004740 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b06      	cmp	r3, #6
 800472c:	d010      	beq.n	8004750 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f042 0201 	orr.w	r2, r2, #1
 800473c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800473e:	e007      	b.n	8004750 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f042 0201 	orr.w	r2, r2, #1
 800474e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40010000 	.word	0x40010000
 8004764:	40000400 	.word	0x40000400
 8004768:	40000800 	.word	0x40000800
 800476c:	40000c00 	.word	0x40000c00
 8004770:	40014000 	.word	0x40014000

08004774 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d020      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01b      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0202 	mvn.w	r2, #2
 80047a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f8d2 	bl	8004968 <HAL_TIM_IC_CaptureCallback>
 80047c4:	e005      	b.n	80047d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f8c4 	bl	8004954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f8d5 	bl	800497c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d020      	beq.n	8004824 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d01b      	beq.n	8004824 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0204 	mvn.w	r2, #4
 80047f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2202      	movs	r2, #2
 80047fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004806:	2b00      	cmp	r3, #0
 8004808:	d003      	beq.n	8004812 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f8ac 	bl	8004968 <HAL_TIM_IC_CaptureCallback>
 8004810:	e005      	b.n	800481e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f89e 	bl	8004954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f8af 	bl	800497c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f003 0308 	and.w	r3, r3, #8
 800482a:	2b00      	cmp	r3, #0
 800482c:	d020      	beq.n	8004870 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f003 0308 	and.w	r3, r3, #8
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01b      	beq.n	8004870 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f06f 0208 	mvn.w	r2, #8
 8004840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2204      	movs	r2, #4
 8004846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f886 	bl	8004968 <HAL_TIM_IC_CaptureCallback>
 800485c:	e005      	b.n	800486a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f878 	bl	8004954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f889 	bl	800497c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0310 	and.w	r3, r3, #16
 8004876:	2b00      	cmp	r3, #0
 8004878:	d020      	beq.n	80048bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0310 	and.w	r3, r3, #16
 8004880:	2b00      	cmp	r3, #0
 8004882:	d01b      	beq.n	80048bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f06f 0210 	mvn.w	r2, #16
 800488c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2208      	movs	r2, #8
 8004892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f860 	bl	8004968 <HAL_TIM_IC_CaptureCallback>
 80048a8:	e005      	b.n	80048b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f852 	bl	8004954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f863 	bl	800497c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00c      	beq.n	80048e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d007      	beq.n	80048e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f06f 0201 	mvn.w	r2, #1
 80048d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7fc fffc 	bl	80018d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00c      	beq.n	8004904 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d007      	beq.n	8004904 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80048fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f8e6 	bl	8004ad0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00c      	beq.n	8004928 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d007      	beq.n	8004928 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f834 	bl	8004990 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0320 	and.w	r3, r3, #32
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00c      	beq.n	800494c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d007      	beq.n	800494c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f06f 0220 	mvn.w	r2, #32
 8004944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f8b8 	bl	8004abc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800494c:	bf00      	nop
 800494e:	3710      	adds	r7, #16
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a3a      	ldr	r2, [pc, #232]	@ (8004aa0 <TIM_Base_SetConfig+0xfc>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00f      	beq.n	80049dc <TIM_Base_SetConfig+0x38>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c2:	d00b      	beq.n	80049dc <TIM_Base_SetConfig+0x38>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a37      	ldr	r2, [pc, #220]	@ (8004aa4 <TIM_Base_SetConfig+0x100>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d007      	beq.n	80049dc <TIM_Base_SetConfig+0x38>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a36      	ldr	r2, [pc, #216]	@ (8004aa8 <TIM_Base_SetConfig+0x104>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d003      	beq.n	80049dc <TIM_Base_SetConfig+0x38>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a35      	ldr	r2, [pc, #212]	@ (8004aac <TIM_Base_SetConfig+0x108>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d108      	bne.n	80049ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a2b      	ldr	r2, [pc, #172]	@ (8004aa0 <TIM_Base_SetConfig+0xfc>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d01b      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049fc:	d017      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a28      	ldr	r2, [pc, #160]	@ (8004aa4 <TIM_Base_SetConfig+0x100>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a27      	ldr	r2, [pc, #156]	@ (8004aa8 <TIM_Base_SetConfig+0x104>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00f      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a26      	ldr	r2, [pc, #152]	@ (8004aac <TIM_Base_SetConfig+0x108>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00b      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a25      	ldr	r2, [pc, #148]	@ (8004ab0 <TIM_Base_SetConfig+0x10c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a24      	ldr	r2, [pc, #144]	@ (8004ab4 <TIM_Base_SetConfig+0x110>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d003      	beq.n	8004a2e <TIM_Base_SetConfig+0x8a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a23      	ldr	r2, [pc, #140]	@ (8004ab8 <TIM_Base_SetConfig+0x114>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d108      	bne.n	8004a40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0e      	ldr	r2, [pc, #56]	@ (8004aa0 <TIM_Base_SetConfig+0xfc>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d103      	bne.n	8004a74 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	691a      	ldr	r2, [r3, #16]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d105      	bne.n	8004a92 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f023 0201 	bic.w	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	611a      	str	r2, [r3, #16]
  }
}
 8004a92:	bf00      	nop
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40010000 	.word	0x40010000
 8004aa4:	40000400 	.word	0x40000400
 8004aa8:	40000800 	.word	0x40000800
 8004aac:	40000c00 	.word	0x40000c00
 8004ab0:	40014000 	.word	0x40014000
 8004ab4:	40014400 	.word	0x40014400
 8004ab8:	40014800 	.word	0x40014800

08004abc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <__NVIC_SetPriority>:
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	6039      	str	r1, [r7, #0]
 8004aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	db0a      	blt.n	8004b0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	490c      	ldr	r1, [pc, #48]	@ (8004b30 <__NVIC_SetPriority+0x4c>)
 8004afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b02:	0112      	lsls	r2, r2, #4
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	440b      	add	r3, r1
 8004b08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b0c:	e00a      	b.n	8004b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	b2da      	uxtb	r2, r3
 8004b12:	4908      	ldr	r1, [pc, #32]	@ (8004b34 <__NVIC_SetPriority+0x50>)
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	3b04      	subs	r3, #4
 8004b1c:	0112      	lsls	r2, r2, #4
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	440b      	add	r3, r1
 8004b22:	761a      	strb	r2, [r3, #24]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	e000e100 	.word	0xe000e100
 8004b34:	e000ed00 	.word	0xe000ed00

08004b38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004b3c:	4b05      	ldr	r3, [pc, #20]	@ (8004b54 <SysTick_Handler+0x1c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b40:	f001 fd46 	bl	80065d0 <xTaskGetSchedulerState>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d001      	beq.n	8004b4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b4a:	f002 fb3d 	bl	80071c8 <xPortSysTickHandler>
  }
}
 8004b4e:	bf00      	nop
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	e000e010 	.word	0xe000e010

08004b58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	f06f 0004 	mvn.w	r0, #4
 8004b62:	f7ff ffbf 	bl	8004ae4 <__NVIC_SetPriority>
#endif
}
 8004b66:	bf00      	nop
 8004b68:	bd80      	pop	{r7, pc}
	...

08004b6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b72:	f3ef 8305 	mrs	r3, IPSR
 8004b76:	603b      	str	r3, [r7, #0]
  return(result);
 8004b78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b7e:	f06f 0305 	mvn.w	r3, #5
 8004b82:	607b      	str	r3, [r7, #4]
 8004b84:	e00c      	b.n	8004ba0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b86:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb0 <osKernelInitialize+0x44>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d105      	bne.n	8004b9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b8e:	4b08      	ldr	r3, [pc, #32]	@ (8004bb0 <osKernelInitialize+0x44>)
 8004b90:	2201      	movs	r2, #1
 8004b92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	607b      	str	r3, [r7, #4]
 8004b98:	e002      	b.n	8004ba0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ba0:	687b      	ldr	r3, [r7, #4]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	20000300 	.word	0x20000300

08004bb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bba:	f3ef 8305 	mrs	r3, IPSR
 8004bbe:	603b      	str	r3, [r7, #0]
  return(result);
 8004bc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d003      	beq.n	8004bce <osKernelStart+0x1a>
    stat = osErrorISR;
 8004bc6:	f06f 0305 	mvn.w	r3, #5
 8004bca:	607b      	str	r3, [r7, #4]
 8004bcc:	e010      	b.n	8004bf0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004bce:	4b0b      	ldr	r3, [pc, #44]	@ (8004bfc <osKernelStart+0x48>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d109      	bne.n	8004bea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004bd6:	f7ff ffbf 	bl	8004b58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004bda:	4b08      	ldr	r3, [pc, #32]	@ (8004bfc <osKernelStart+0x48>)
 8004bdc:	2202      	movs	r2, #2
 8004bde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004be0:	f001 f892 	bl	8005d08 <vTaskStartScheduler>
      stat = osOK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	607b      	str	r3, [r7, #4]
 8004be8:	e002      	b.n	8004bf0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004bea:	f04f 33ff 	mov.w	r3, #4294967295
 8004bee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bf0:	687b      	ldr	r3, [r7, #4]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	20000300 	.word	0x20000300

08004c00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08e      	sub	sp, #56	@ 0x38
 8004c04:	af04      	add	r7, sp, #16
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c10:	f3ef 8305 	mrs	r3, IPSR
 8004c14:	617b      	str	r3, [r7, #20]
  return(result);
 8004c16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d17e      	bne.n	8004d1a <osThreadNew+0x11a>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d07b      	beq.n	8004d1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004c22:	2380      	movs	r3, #128	@ 0x80
 8004c24:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c26:	2318      	movs	r3, #24
 8004c28:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d045      	beq.n	8004cc6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d002      	beq.n	8004c48 <osThreadNew+0x48>
        name = attr->name;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d008      	beq.n	8004c6e <osThreadNew+0x6e>
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	2b38      	cmp	r3, #56	@ 0x38
 8004c60:	d805      	bhi.n	8004c6e <osThreadNew+0x6e>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <osThreadNew+0x72>
        return (NULL);
 8004c6e:	2300      	movs	r3, #0
 8004c70:	e054      	b.n	8004d1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d003      	beq.n	8004c82 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	089b      	lsrs	r3, r3, #2
 8004c80:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00e      	beq.n	8004ca8 <osThreadNew+0xa8>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004c90:	d90a      	bls.n	8004ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d006      	beq.n	8004ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <osThreadNew+0xa8>
        mem = 1;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	e010      	b.n	8004cca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d10c      	bne.n	8004cca <osThreadNew+0xca>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d108      	bne.n	8004cca <osThreadNew+0xca>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d104      	bne.n	8004cca <osThreadNew+0xca>
          mem = 0;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61bb      	str	r3, [r7, #24]
 8004cc4:	e001      	b.n	8004cca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d110      	bne.n	8004cf2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cd8:	9202      	str	r2, [sp, #8]
 8004cda:	9301      	str	r3, [sp, #4]
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	6a3a      	ldr	r2, [r7, #32]
 8004ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 fe1a 	bl	8005920 <xTaskCreateStatic>
 8004cec:	4603      	mov	r3, r0
 8004cee:	613b      	str	r3, [r7, #16]
 8004cf0:	e013      	b.n	8004d1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d110      	bne.n	8004d1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	f107 0310 	add.w	r3, r7, #16
 8004d00:	9301      	str	r3, [sp, #4]
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fe68 	bl	80059e0 <xTaskCreate>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d001      	beq.n	8004d1a <osThreadNew+0x11a>
            hTask = NULL;
 8004d16:	2300      	movs	r3, #0
 8004d18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d1a:	693b      	ldr	r3, [r7, #16]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3728      	adds	r7, #40	@ 0x28
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d2c:	f3ef 8305 	mrs	r3, IPSR
 8004d30:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <osDelay+0x1c>
    stat = osErrorISR;
 8004d38:	f06f 0305 	mvn.w	r3, #5
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	e007      	b.n	8004d50 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 ffa6 	bl	8005c9c <vTaskDelay>
    }
  }

  return (stat);
 8004d50:	68fb      	ldr	r3, [r7, #12]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4a07      	ldr	r2, [pc, #28]	@ (8004d88 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	4a06      	ldr	r2, [pc, #24]	@ (8004d8c <vApplicationGetIdleTaskMemory+0x30>)
 8004d72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2280      	movs	r2, #128	@ 0x80
 8004d78:	601a      	str	r2, [r3, #0]
}
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	20000304 	.word	0x20000304
 8004d8c:	200003ac 	.word	0x200003ac

08004d90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4a07      	ldr	r2, [pc, #28]	@ (8004dbc <vApplicationGetTimerTaskMemory+0x2c>)
 8004da0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	4a06      	ldr	r2, [pc, #24]	@ (8004dc0 <vApplicationGetTimerTaskMemory+0x30>)
 8004da6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004dae:	601a      	str	r2, [r3, #0]
}
 8004db0:	bf00      	nop
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr
 8004dbc:	200005ac 	.word	0x200005ac
 8004dc0:	20000654 	.word	0x20000654

08004dc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f103 0208 	add.w	r2, r3, #8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ddc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f103 0208 	add.w	r2, r3, #8
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f103 0208 	add.w	r2, r3, #8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e12:	bf00      	nop
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b085      	sub	sp, #20
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	601a      	str	r2, [r3, #0]
}
 8004e5a:	bf00      	nop
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e66:	b480      	push	{r7}
 8004e68:	b085      	sub	sp, #20
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
 8004e6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7c:	d103      	bne.n	8004e86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	e00c      	b.n	8004ea0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3308      	adds	r3, #8
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	e002      	b.n	8004e94 <vListInsert+0x2e>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d2f6      	bcs.n	8004e8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	1c5a      	adds	r2, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	601a      	str	r2, [r3, #0]
}
 8004ecc:	bf00      	nop
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6892      	ldr	r2, [r2, #8]
 8004eee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	6852      	ldr	r2, [r2, #4]
 8004ef8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d103      	bne.n	8004f0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	1e5a      	subs	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f52:	bf00      	nop
 8004f54:	bf00      	nop
 8004f56:	e7fd      	b.n	8004f54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f58:	f002 f8a6 	bl	80070a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f64:	68f9      	ldr	r1, [r7, #12]
 8004f66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f68:	fb01 f303 	mul.w	r3, r1, r3
 8004f6c:	441a      	add	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	68f9      	ldr	r1, [r7, #12]
 8004f8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f8e:	fb01 f303 	mul.w	r3, r1, r3
 8004f92:	441a      	add	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	22ff      	movs	r2, #255	@ 0xff
 8004f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	22ff      	movs	r2, #255	@ 0xff
 8004fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d114      	bne.n	8004fd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d01a      	beq.n	8004fec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	3310      	adds	r3, #16
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f942 	bl	8006244 <xTaskRemoveFromEventList>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d012      	beq.n	8004fec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004ffc <xQueueGenericReset+0xd0>)
 8004fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	e009      	b.n	8004fec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	3310      	adds	r3, #16
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7ff fef1 	bl	8004dc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3324      	adds	r3, #36	@ 0x24
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff feec 	bl	8004dc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fec:	f002 f88e 	bl	800710c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ff0:	2301      	movs	r3, #1
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	e000ed04 	.word	0xe000ed04

08005000 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08e      	sub	sp, #56	@ 0x38
 8005004:	af02      	add	r7, sp, #8
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10b      	bne.n	800502c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005018:	f383 8811 	msr	BASEPRI, r3
 800501c:	f3bf 8f6f 	isb	sy
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005026:	bf00      	nop
 8005028:	bf00      	nop
 800502a:	e7fd      	b.n	8005028 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10b      	bne.n	800504a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	f3bf 8f6f 	isb	sy
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	e7fd      	b.n	8005046 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <xQueueGenericCreateStatic+0x56>
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <xQueueGenericCreateStatic+0x5a>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <xQueueGenericCreateStatic+0x5c>
 800505a:	2300      	movs	r3, #0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10b      	bne.n	8005078 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	623b      	str	r3, [r7, #32]
}
 8005072:	bf00      	nop
 8005074:	bf00      	nop
 8005076:	e7fd      	b.n	8005074 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d102      	bne.n	8005084 <xQueueGenericCreateStatic+0x84>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <xQueueGenericCreateStatic+0x88>
 8005084:	2301      	movs	r3, #1
 8005086:	e000      	b.n	800508a <xQueueGenericCreateStatic+0x8a>
 8005088:	2300      	movs	r3, #0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10b      	bne.n	80050a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800508e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	61fb      	str	r3, [r7, #28]
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	e7fd      	b.n	80050a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050a6:	2350      	movs	r3, #80	@ 0x50
 80050a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2b50      	cmp	r3, #80	@ 0x50
 80050ae:	d00b      	beq.n	80050c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	61bb      	str	r3, [r7, #24]
}
 80050c2:	bf00      	nop
 80050c4:	bf00      	nop
 80050c6:	e7fd      	b.n	80050c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00d      	beq.n	80050f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	4613      	mov	r3, r2
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 f805 	bl	80050fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3730      	adds	r7, #48	@ 0x30
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	607a      	str	r2, [r7, #4]
 8005106:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d103      	bne.n	8005116 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	e002      	b.n	800511c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005128:	2101      	movs	r1, #1
 800512a:	69b8      	ldr	r0, [r7, #24]
 800512c:	f7ff fefe 	bl	8004f2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	78fa      	ldrb	r2, [r7, #3]
 8005134:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005138:	bf00      	nop
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08e      	sub	sp, #56	@ 0x38
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
 800514c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800514e:	2300      	movs	r3, #0
 8005150:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10b      	bne.n	8005174 <xQueueGenericSend+0x34>
	__asm volatile
 800515c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800516e:	bf00      	nop
 8005170:	bf00      	nop
 8005172:	e7fd      	b.n	8005170 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d103      	bne.n	8005182 <xQueueGenericSend+0x42>
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <xQueueGenericSend+0x46>
 8005182:	2301      	movs	r3, #1
 8005184:	e000      	b.n	8005188 <xQueueGenericSend+0x48>
 8005186:	2300      	movs	r3, #0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10b      	bne.n	80051a4 <xQueueGenericSend+0x64>
	__asm volatile
 800518c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005190:	f383 8811 	msr	BASEPRI, r3
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800519e:	bf00      	nop
 80051a0:	bf00      	nop
 80051a2:	e7fd      	b.n	80051a0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d103      	bne.n	80051b2 <xQueueGenericSend+0x72>
 80051aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d101      	bne.n	80051b6 <xQueueGenericSend+0x76>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <xQueueGenericSend+0x78>
 80051b6:	2300      	movs	r3, #0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10b      	bne.n	80051d4 <xQueueGenericSend+0x94>
	__asm volatile
 80051bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c0:	f383 8811 	msr	BASEPRI, r3
 80051c4:	f3bf 8f6f 	isb	sy
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	623b      	str	r3, [r7, #32]
}
 80051ce:	bf00      	nop
 80051d0:	bf00      	nop
 80051d2:	e7fd      	b.n	80051d0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051d4:	f001 f9fc 	bl	80065d0 <xTaskGetSchedulerState>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d102      	bne.n	80051e4 <xQueueGenericSend+0xa4>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <xQueueGenericSend+0xa8>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <xQueueGenericSend+0xaa>
 80051e8:	2300      	movs	r3, #0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10b      	bne.n	8005206 <xQueueGenericSend+0xc6>
	__asm volatile
 80051ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	61fb      	str	r3, [r7, #28]
}
 8005200:	bf00      	nop
 8005202:	bf00      	nop
 8005204:	e7fd      	b.n	8005202 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005206:	f001 ff4f 	bl	80070a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800520a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800520e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005212:	429a      	cmp	r2, r3
 8005214:	d302      	bcc.n	800521c <xQueueGenericSend+0xdc>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b02      	cmp	r3, #2
 800521a:	d129      	bne.n	8005270 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	68b9      	ldr	r1, [r7, #8]
 8005220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005222:	f000 fa0f 	bl	8005644 <prvCopyDataToQueue>
 8005226:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	2b00      	cmp	r3, #0
 800522e:	d010      	beq.n	8005252 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	3324      	adds	r3, #36	@ 0x24
 8005234:	4618      	mov	r0, r3
 8005236:	f001 f805 	bl	8006244 <xTaskRemoveFromEventList>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d013      	beq.n	8005268 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005240:	4b3f      	ldr	r3, [pc, #252]	@ (8005340 <xQueueGenericSend+0x200>)
 8005242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	f3bf 8f6f 	isb	sy
 8005250:	e00a      	b.n	8005268 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	2b00      	cmp	r3, #0
 8005256:	d007      	beq.n	8005268 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005258:	4b39      	ldr	r3, [pc, #228]	@ (8005340 <xQueueGenericSend+0x200>)
 800525a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	f3bf 8f4f 	dsb	sy
 8005264:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005268:	f001 ff50 	bl	800710c <vPortExitCritical>
				return pdPASS;
 800526c:	2301      	movs	r3, #1
 800526e:	e063      	b.n	8005338 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d103      	bne.n	800527e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005276:	f001 ff49 	bl	800710c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800527a:	2300      	movs	r3, #0
 800527c:	e05c      	b.n	8005338 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800527e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005280:	2b00      	cmp	r3, #0
 8005282:	d106      	bne.n	8005292 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005284:	f107 0314 	add.w	r3, r7, #20
 8005288:	4618      	mov	r0, r3
 800528a:	f001 f83f 	bl	800630c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800528e:	2301      	movs	r3, #1
 8005290:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005292:	f001 ff3b 	bl	800710c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005296:	f000 fda7 	bl	8005de8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800529a:	f001 ff05 	bl	80070a8 <vPortEnterCritical>
 800529e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052a4:	b25b      	sxtb	r3, r3
 80052a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052aa:	d103      	bne.n	80052b4 <xQueueGenericSend+0x174>
 80052ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052ba:	b25b      	sxtb	r3, r3
 80052bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c0:	d103      	bne.n	80052ca <xQueueGenericSend+0x18a>
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052ca:	f001 ff1f 	bl	800710c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052ce:	1d3a      	adds	r2, r7, #4
 80052d0:	f107 0314 	add.w	r3, r7, #20
 80052d4:	4611      	mov	r1, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f001 f82e 	bl	8006338 <xTaskCheckForTimeOut>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d124      	bne.n	800532c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052e4:	f000 faa6 	bl	8005834 <prvIsQueueFull>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d018      	beq.n	8005320 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	3310      	adds	r3, #16
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	4611      	mov	r1, r2
 80052f6:	4618      	mov	r0, r3
 80052f8:	f000 ff52 	bl	80061a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052fe:	f000 fa31 	bl	8005764 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005302:	f000 fd7f 	bl	8005e04 <xTaskResumeAll>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	f47f af7c 	bne.w	8005206 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800530e:	4b0c      	ldr	r3, [pc, #48]	@ (8005340 <xQueueGenericSend+0x200>)
 8005310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	e772      	b.n	8005206 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005322:	f000 fa1f 	bl	8005764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005326:	f000 fd6d 	bl	8005e04 <xTaskResumeAll>
 800532a:	e76c      	b.n	8005206 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800532c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800532e:	f000 fa19 	bl	8005764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005332:	f000 fd67 	bl	8005e04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005338:	4618      	mov	r0, r3
 800533a:	3738      	adds	r7, #56	@ 0x38
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	e000ed04 	.word	0xe000ed04

08005344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b090      	sub	sp, #64	@ 0x40
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
 8005350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10b      	bne.n	8005374 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800535c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005360:	f383 8811 	msr	BASEPRI, r3
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800536e:	bf00      	nop
 8005370:	bf00      	nop
 8005372:	e7fd      	b.n	8005370 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d103      	bne.n	8005382 <xQueueGenericSendFromISR+0x3e>
 800537a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <xQueueGenericSendFromISR+0x42>
 8005382:	2301      	movs	r3, #1
 8005384:	e000      	b.n	8005388 <xQueueGenericSendFromISR+0x44>
 8005386:	2300      	movs	r3, #0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10b      	bne.n	80053a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800538c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005390:	f383 8811 	msr	BASEPRI, r3
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	f3bf 8f4f 	dsb	sy
 800539c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800539e:	bf00      	nop
 80053a0:	bf00      	nop
 80053a2:	e7fd      	b.n	80053a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d103      	bne.n	80053b2 <xQueueGenericSendFromISR+0x6e>
 80053aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d101      	bne.n	80053b6 <xQueueGenericSendFromISR+0x72>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e000      	b.n	80053b8 <xQueueGenericSendFromISR+0x74>
 80053b6:	2300      	movs	r3, #0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10b      	bne.n	80053d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80053bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	623b      	str	r3, [r7, #32]
}
 80053ce:	bf00      	nop
 80053d0:	bf00      	nop
 80053d2:	e7fd      	b.n	80053d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053d4:	f001 ff48 	bl	8007268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053d8:	f3ef 8211 	mrs	r2, BASEPRI
 80053dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e0:	f383 8811 	msr	BASEPRI, r3
 80053e4:	f3bf 8f6f 	isb	sy
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	61fa      	str	r2, [r7, #28]
 80053ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d302      	bcc.n	8005406 <xQueueGenericSendFromISR+0xc2>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b02      	cmp	r3, #2
 8005404:	d12f      	bne.n	8005466 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005408:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800540c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005414:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800541c:	f000 f912 	bl	8005644 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005420:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005428:	d112      	bne.n	8005450 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800542a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800542c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542e:	2b00      	cmp	r3, #0
 8005430:	d016      	beq.n	8005460 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	3324      	adds	r3, #36	@ 0x24
 8005436:	4618      	mov	r0, r3
 8005438:	f000 ff04 	bl	8006244 <xTaskRemoveFromEventList>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00e      	beq.n	8005460 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00b      	beq.n	8005460 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	e007      	b.n	8005460 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005454:	3301      	adds	r3, #1
 8005456:	b2db      	uxtb	r3, r3
 8005458:	b25a      	sxtb	r2, r3
 800545a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005460:	2301      	movs	r3, #1
 8005462:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005464:	e001      	b.n	800546a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005466:	2300      	movs	r3, #0
 8005468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800546a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800546c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005474:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005478:	4618      	mov	r0, r3
 800547a:	3740      	adds	r7, #64	@ 0x40
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08c      	sub	sp, #48	@ 0x30
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800548c:	2300      	movs	r3, #0
 800548e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10b      	bne.n	80054b2 <xQueueReceive+0x32>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	623b      	str	r3, [r7, #32]
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	e7fd      	b.n	80054ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d103      	bne.n	80054c0 <xQueueReceive+0x40>
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <xQueueReceive+0x44>
 80054c0:	2301      	movs	r3, #1
 80054c2:	e000      	b.n	80054c6 <xQueueReceive+0x46>
 80054c4:	2300      	movs	r3, #0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10b      	bne.n	80054e2 <xQueueReceive+0x62>
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	61fb      	str	r3, [r7, #28]
}
 80054dc:	bf00      	nop
 80054de:	bf00      	nop
 80054e0:	e7fd      	b.n	80054de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054e2:	f001 f875 	bl	80065d0 <xTaskGetSchedulerState>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d102      	bne.n	80054f2 <xQueueReceive+0x72>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <xQueueReceive+0x76>
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <xQueueReceive+0x78>
 80054f6:	2300      	movs	r3, #0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <xQueueReceive+0x94>
	__asm volatile
 80054fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005500:	f383 8811 	msr	BASEPRI, r3
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	61bb      	str	r3, [r7, #24]
}
 800550e:	bf00      	nop
 8005510:	bf00      	nop
 8005512:	e7fd      	b.n	8005510 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005514:	f001 fdc8 	bl	80070a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800551c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	2b00      	cmp	r3, #0
 8005522:	d01f      	beq.n	8005564 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005524:	68b9      	ldr	r1, [r7, #8]
 8005526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005528:	f000 f8f6 	bl	8005718 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552e:	1e5a      	subs	r2, r3, #1
 8005530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005532:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00f      	beq.n	800555c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800553c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553e:	3310      	adds	r3, #16
 8005540:	4618      	mov	r0, r3
 8005542:	f000 fe7f 	bl	8006244 <xTaskRemoveFromEventList>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d007      	beq.n	800555c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800554c:	4b3c      	ldr	r3, [pc, #240]	@ (8005640 <xQueueReceive+0x1c0>)
 800554e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800555c:	f001 fdd6 	bl	800710c <vPortExitCritical>
				return pdPASS;
 8005560:	2301      	movs	r3, #1
 8005562:	e069      	b.n	8005638 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d103      	bne.n	8005572 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800556a:	f001 fdcf 	bl	800710c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800556e:	2300      	movs	r3, #0
 8005570:	e062      	b.n	8005638 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005574:	2b00      	cmp	r3, #0
 8005576:	d106      	bne.n	8005586 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005578:	f107 0310 	add.w	r3, r7, #16
 800557c:	4618      	mov	r0, r3
 800557e:	f000 fec5 	bl	800630c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005582:	2301      	movs	r3, #1
 8005584:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005586:	f001 fdc1 	bl	800710c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800558a:	f000 fc2d 	bl	8005de8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800558e:	f001 fd8b 	bl	80070a8 <vPortEnterCritical>
 8005592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005598:	b25b      	sxtb	r3, r3
 800559a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559e:	d103      	bne.n	80055a8 <xQueueReceive+0x128>
 80055a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055ae:	b25b      	sxtb	r3, r3
 80055b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b4:	d103      	bne.n	80055be <xQueueReceive+0x13e>
 80055b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055be:	f001 fda5 	bl	800710c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055c2:	1d3a      	adds	r2, r7, #4
 80055c4:	f107 0310 	add.w	r3, r7, #16
 80055c8:	4611      	mov	r1, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 feb4 	bl	8006338 <xTaskCheckForTimeOut>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d123      	bne.n	800561e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055d8:	f000 f916 	bl	8005808 <prvIsQueueEmpty>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d017      	beq.n	8005612 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e4:	3324      	adds	r3, #36	@ 0x24
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	4611      	mov	r1, r2
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 fdd8 	bl	80061a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055f2:	f000 f8b7 	bl	8005764 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055f6:	f000 fc05 	bl	8005e04 <xTaskResumeAll>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d189      	bne.n	8005514 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005600:	4b0f      	ldr	r3, [pc, #60]	@ (8005640 <xQueueReceive+0x1c0>)
 8005602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005606:	601a      	str	r2, [r3, #0]
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	f3bf 8f6f 	isb	sy
 8005610:	e780      	b.n	8005514 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005614:	f000 f8a6 	bl	8005764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005618:	f000 fbf4 	bl	8005e04 <xTaskResumeAll>
 800561c:	e77a      	b.n	8005514 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800561e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005620:	f000 f8a0 	bl	8005764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005624:	f000 fbee 	bl	8005e04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800562a:	f000 f8ed 	bl	8005808 <prvIsQueueEmpty>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	f43f af6f 	beq.w	8005514 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005636:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005638:	4618      	mov	r0, r3
 800563a:	3730      	adds	r7, #48	@ 0x30
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	e000ed04 	.word	0xe000ed04

08005644 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005650:	2300      	movs	r3, #0
 8005652:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005658:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10d      	bne.n	800567e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d14d      	bne.n	8005706 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	4618      	mov	r0, r3
 8005670:	f000 ffcc 	bl	800660c <xTaskPriorityDisinherit>
 8005674:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	609a      	str	r2, [r3, #8]
 800567c:	e043      	b.n	8005706 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d119      	bne.n	80056b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6858      	ldr	r0, [r3, #4]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	461a      	mov	r2, r3
 800568e:	68b9      	ldr	r1, [r7, #8]
 8005690:	f002 f98c 	bl	80079ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569c:	441a      	add	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	685a      	ldr	r2, [r3, #4]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d32b      	bcc.n	8005706 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	605a      	str	r2, [r3, #4]
 80056b6:	e026      	b.n	8005706 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	68d8      	ldr	r0, [r3, #12]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	461a      	mov	r2, r3
 80056c2:	68b9      	ldr	r1, [r7, #8]
 80056c4:	f002 f972 	bl	80079ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	425b      	negs	r3, r3
 80056d2:	441a      	add	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	68da      	ldr	r2, [r3, #12]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d207      	bcs.n	80056f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ec:	425b      	negs	r3, r3
 80056ee:	441a      	add	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d105      	bne.n	8005706 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	3b01      	subs	r3, #1
 8005704:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800570e:	697b      	ldr	r3, [r7, #20]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	2b00      	cmp	r3, #0
 8005728:	d018      	beq.n	800575c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	441a      	add	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68da      	ldr	r2, [r3, #12]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	429a      	cmp	r2, r3
 8005742:	d303      	bcc.n	800574c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68d9      	ldr	r1, [r3, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005754:	461a      	mov	r2, r3
 8005756:	6838      	ldr	r0, [r7, #0]
 8005758:	f002 f928 	bl	80079ac <memcpy>
	}
}
 800575c:	bf00      	nop
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800576c:	f001 fc9c 	bl	80070a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005776:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005778:	e011      	b.n	800579e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577e:	2b00      	cmp	r3, #0
 8005780:	d012      	beq.n	80057a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3324      	adds	r3, #36	@ 0x24
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fd5c 	bl	8006244 <xTaskRemoveFromEventList>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005792:	f000 fe35 	bl	8006400 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	3b01      	subs	r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800579e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	dce9      	bgt.n	800577a <prvUnlockQueue+0x16>
 80057a6:	e000      	b.n	80057aa <prvUnlockQueue+0x46>
					break;
 80057a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	22ff      	movs	r2, #255	@ 0xff
 80057ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80057b2:	f001 fcab 	bl	800710c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057b6:	f001 fc77 	bl	80070a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057c2:	e011      	b.n	80057e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d012      	beq.n	80057f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	3310      	adds	r3, #16
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fd37 	bl	8006244 <xTaskRemoveFromEventList>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057dc:	f000 fe10 	bl	8006400 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057e0:	7bbb      	ldrb	r3, [r7, #14]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	dce9      	bgt.n	80057c4 <prvUnlockQueue+0x60>
 80057f0:	e000      	b.n	80057f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	22ff      	movs	r2, #255	@ 0xff
 80057f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057fc:	f001 fc86 	bl	800710c <vPortExitCritical>
}
 8005800:	bf00      	nop
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005810:	f001 fc4a 	bl	80070a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005818:	2b00      	cmp	r3, #0
 800581a:	d102      	bne.n	8005822 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800581c:	2301      	movs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	e001      	b.n	8005826 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005822:	2300      	movs	r3, #0
 8005824:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005826:	f001 fc71 	bl	800710c <vPortExitCritical>

	return xReturn;
 800582a:	68fb      	ldr	r3, [r7, #12]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800583c:	f001 fc34 	bl	80070a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005848:	429a      	cmp	r2, r3
 800584a:	d102      	bne.n	8005852 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800584c:	2301      	movs	r3, #1
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	e001      	b.n	8005856 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005856:	f001 fc59 	bl	800710c <vPortExitCritical>

	return xReturn;
 800585a:	68fb      	ldr	r3, [r7, #12]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	e014      	b.n	800589e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005874:	4a0f      	ldr	r2, [pc, #60]	@ (80058b4 <vQueueAddToRegistry+0x50>)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10b      	bne.n	8005898 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005880:	490c      	ldr	r1, [pc, #48]	@ (80058b4 <vQueueAddToRegistry+0x50>)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800588a:	4a0a      	ldr	r2, [pc, #40]	@ (80058b4 <vQueueAddToRegistry+0x50>)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	00db      	lsls	r3, r3, #3
 8005890:	4413      	add	r3, r2
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005896:	e006      	b.n	80058a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b07      	cmp	r3, #7
 80058a2:	d9e7      	bls.n	8005874 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	20000a54 	.word	0x20000a54

080058b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058c8:	f001 fbee 	bl	80070a8 <vPortEnterCritical>
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058d2:	b25b      	sxtb	r3, r3
 80058d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d8:	d103      	bne.n	80058e2 <vQueueWaitForMessageRestricted+0x2a>
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058e8:	b25b      	sxtb	r3, r3
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ee:	d103      	bne.n	80058f8 <vQueueWaitForMessageRestricted+0x40>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058f8:	f001 fc08 	bl	800710c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005900:	2b00      	cmp	r3, #0
 8005902:	d106      	bne.n	8005912 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	3324      	adds	r3, #36	@ 0x24
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	68b9      	ldr	r1, [r7, #8]
 800590c:	4618      	mov	r0, r3
 800590e:	f000 fc6d 	bl	80061ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005912:	6978      	ldr	r0, [r7, #20]
 8005914:	f7ff ff26 	bl	8005764 <prvUnlockQueue>
	}
 8005918:	bf00      	nop
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005920:	b580      	push	{r7, lr}
 8005922:	b08e      	sub	sp, #56	@ 0x38
 8005924:	af04      	add	r7, sp, #16
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
 800592c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800592e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10b      	bne.n	800594c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005938:	f383 8811 	msr	BASEPRI, r3
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f3bf 8f4f 	dsb	sy
 8005944:	623b      	str	r3, [r7, #32]
}
 8005946:	bf00      	nop
 8005948:	bf00      	nop
 800594a:	e7fd      	b.n	8005948 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800594c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	61fb      	str	r3, [r7, #28]
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop
 8005968:	e7fd      	b.n	8005966 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800596a:	23a8      	movs	r3, #168	@ 0xa8
 800596c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	2ba8      	cmp	r3, #168	@ 0xa8
 8005972:	d00b      	beq.n	800598c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	61bb      	str	r3, [r7, #24]
}
 8005986:	bf00      	nop
 8005988:	bf00      	nop
 800598a:	e7fd      	b.n	8005988 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800598c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800598e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01e      	beq.n	80059d2 <xTaskCreateStatic+0xb2>
 8005994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005996:	2b00      	cmp	r3, #0
 8005998:	d01b      	beq.n	80059d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800599a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059ac:	2300      	movs	r3, #0
 80059ae:	9303      	str	r3, [sp, #12]
 80059b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b2:	9302      	str	r3, [sp, #8]
 80059b4:	f107 0314 	add.w	r3, r7, #20
 80059b8:	9301      	str	r3, [sp, #4]
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	68b9      	ldr	r1, [r7, #8]
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 f851 	bl	8005a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059cc:	f000 f8f6 	bl	8005bbc <prvAddNewTaskToReadyList>
 80059d0:	e001      	b.n	80059d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80059d2:	2300      	movs	r3, #0
 80059d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059d6:	697b      	ldr	r3, [r7, #20]
	}
 80059d8:	4618      	mov	r0, r3
 80059da:	3728      	adds	r7, #40	@ 0x28
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b08c      	sub	sp, #48	@ 0x30
 80059e4:	af04      	add	r7, sp, #16
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	4613      	mov	r3, r2
 80059ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80059f0:	88fb      	ldrh	r3, [r7, #6]
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4618      	mov	r0, r3
 80059f6:	f001 fc79 	bl	80072ec <pvPortMalloc>
 80059fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00e      	beq.n	8005a20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a02:	20a8      	movs	r0, #168	@ 0xa8
 8005a04:	f001 fc72 	bl	80072ec <pvPortMalloc>
 8005a08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a16:	e005      	b.n	8005a24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a18:	6978      	ldr	r0, [r7, #20]
 8005a1a:	f001 fd35 	bl	8007488 <vPortFree>
 8005a1e:	e001      	b.n	8005a24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a20:	2300      	movs	r3, #0
 8005a22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d017      	beq.n	8005a5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a32:	88fa      	ldrh	r2, [r7, #6]
 8005a34:	2300      	movs	r3, #0
 8005a36:	9303      	str	r3, [sp, #12]
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	9302      	str	r3, [sp, #8]
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	9301      	str	r3, [sp, #4]
 8005a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	68b9      	ldr	r1, [r7, #8]
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 f80f 	bl	8005a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a4e:	69f8      	ldr	r0, [r7, #28]
 8005a50:	f000 f8b4 	bl	8005bbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a54:	2301      	movs	r3, #1
 8005a56:	61bb      	str	r3, [r7, #24]
 8005a58:	e002      	b.n	8005a60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a60:	69bb      	ldr	r3, [r7, #24]
	}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3720      	adds	r7, #32
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
	...

08005a6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
 8005a78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	461a      	mov	r2, r3
 8005a84:	21a5      	movs	r1, #165	@ 0xa5
 8005a86:	f001 feef 	bl	8007868 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a94:	3b01      	subs	r3, #1
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	f023 0307 	bic.w	r3, r3, #7
 8005aa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00b      	beq.n	8005ac6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	617b      	str	r3, [r7, #20]
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	e7fd      	b.n	8005ac2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01f      	beq.n	8005b0c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005acc:	2300      	movs	r3, #0
 8005ace:	61fb      	str	r3, [r7, #28]
 8005ad0:	e012      	b.n	8005af8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	7819      	ldrb	r1, [r3, #0]
 8005ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	4413      	add	r3, r2
 8005ae0:	3334      	adds	r3, #52	@ 0x34
 8005ae2:	460a      	mov	r2, r1
 8005ae4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	4413      	add	r3, r2
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d006      	beq.n	8005b00 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	3301      	adds	r3, #1
 8005af6:	61fb      	str	r3, [r7, #28]
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	2b0f      	cmp	r3, #15
 8005afc:	d9e9      	bls.n	8005ad2 <prvInitialiseNewTask+0x66>
 8005afe:	e000      	b.n	8005b02 <prvInitialiseNewTask+0x96>
			{
				break;
 8005b00:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b0a:	e003      	b.n	8005b14 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b16:	2b37      	cmp	r3, #55	@ 0x37
 8005b18:	d901      	bls.n	8005b1e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b1a:	2337      	movs	r3, #55	@ 0x37
 8005b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b22:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b28:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	3304      	adds	r3, #4
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7ff f965 	bl	8004e04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3c:	3318      	adds	r3, #24
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7ff f960 	bl	8004e04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b58:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	3354      	adds	r3, #84	@ 0x54
 8005b6e:	224c      	movs	r2, #76	@ 0x4c
 8005b70:	2100      	movs	r1, #0
 8005b72:	4618      	mov	r0, r3
 8005b74:	f001 fe78 	bl	8007868 <memset>
 8005b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8005bb0 <prvInitialiseNewTask+0x144>)
 8005b7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	4a0c      	ldr	r2, [pc, #48]	@ (8005bb4 <prvInitialiseNewTask+0x148>)
 8005b82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b86:	4a0c      	ldr	r2, [pc, #48]	@ (8005bb8 <prvInitialiseNewTask+0x14c>)
 8005b88:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	68f9      	ldr	r1, [r7, #12]
 8005b8e:	69b8      	ldr	r0, [r7, #24]
 8005b90:	f001 f95a 	bl	8006e48 <pxPortInitialiseStack>
 8005b94:	4602      	mov	r2, r0
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ba4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ba6:	bf00      	nop
 8005ba8:	3720      	adds	r7, #32
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	20004cf0 	.word	0x20004cf0
 8005bb4:	20004d58 	.word	0x20004d58
 8005bb8:	20004dc0 	.word	0x20004dc0

08005bbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bc4:	f001 fa70 	bl	80070a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8005c80 <prvAddNewTaskToReadyList+0xc4>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	4a2c      	ldr	r2, [pc, #176]	@ (8005c80 <prvAddNewTaskToReadyList+0xc4>)
 8005bd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8005c84 <prvAddNewTaskToReadyList+0xc8>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bda:	4a2a      	ldr	r2, [pc, #168]	@ (8005c84 <prvAddNewTaskToReadyList+0xc8>)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005be0:	4b27      	ldr	r3, [pc, #156]	@ (8005c80 <prvAddNewTaskToReadyList+0xc4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d110      	bne.n	8005c0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005be8:	f000 fc2e 	bl	8006448 <prvInitialiseTaskLists>
 8005bec:	e00d      	b.n	8005c0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bee:	4b26      	ldr	r3, [pc, #152]	@ (8005c88 <prvAddNewTaskToReadyList+0xcc>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bf6:	4b23      	ldr	r3, [pc, #140]	@ (8005c84 <prvAddNewTaskToReadyList+0xc8>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d802      	bhi.n	8005c0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c04:	4a1f      	ldr	r2, [pc, #124]	@ (8005c84 <prvAddNewTaskToReadyList+0xc8>)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c0a:	4b20      	ldr	r3, [pc, #128]	@ (8005c8c <prvAddNewTaskToReadyList+0xd0>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	4a1e      	ldr	r2, [pc, #120]	@ (8005c8c <prvAddNewTaskToReadyList+0xd0>)
 8005c12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c14:	4b1d      	ldr	r3, [pc, #116]	@ (8005c8c <prvAddNewTaskToReadyList+0xd0>)
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c20:	4b1b      	ldr	r3, [pc, #108]	@ (8005c90 <prvAddNewTaskToReadyList+0xd4>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d903      	bls.n	8005c30 <prvAddNewTaskToReadyList+0x74>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2c:	4a18      	ldr	r2, [pc, #96]	@ (8005c90 <prvAddNewTaskToReadyList+0xd4>)
 8005c2e:	6013      	str	r3, [r2, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4a15      	ldr	r2, [pc, #84]	@ (8005c94 <prvAddNewTaskToReadyList+0xd8>)
 8005c3e:	441a      	add	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3304      	adds	r3, #4
 8005c44:	4619      	mov	r1, r3
 8005c46:	4610      	mov	r0, r2
 8005c48:	f7ff f8e9 	bl	8004e1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c4c:	f001 fa5e 	bl	800710c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c50:	4b0d      	ldr	r3, [pc, #52]	@ (8005c88 <prvAddNewTaskToReadyList+0xcc>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00e      	beq.n	8005c76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c58:	4b0a      	ldr	r3, [pc, #40]	@ (8005c84 <prvAddNewTaskToReadyList+0xc8>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d207      	bcs.n	8005c76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c66:	4b0c      	ldr	r3, [pc, #48]	@ (8005c98 <prvAddNewTaskToReadyList+0xdc>)
 8005c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c76:	bf00      	nop
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	20000f68 	.word	0x20000f68
 8005c84:	20000a94 	.word	0x20000a94
 8005c88:	20000f74 	.word	0x20000f74
 8005c8c:	20000f84 	.word	0x20000f84
 8005c90:	20000f70 	.word	0x20000f70
 8005c94:	20000a98 	.word	0x20000a98
 8005c98:	e000ed04 	.word	0xe000ed04

08005c9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d018      	beq.n	8005ce0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cae:	4b14      	ldr	r3, [pc, #80]	@ (8005d00 <vTaskDelay+0x64>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00b      	beq.n	8005cce <vTaskDelay+0x32>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	60bb      	str	r3, [r7, #8]
}
 8005cc8:	bf00      	nop
 8005cca:	bf00      	nop
 8005ccc:	e7fd      	b.n	8005cca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005cce:	f000 f88b 	bl	8005de8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 fd09 	bl	80066ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cda:	f000 f893 	bl	8005e04 <xTaskResumeAll>
 8005cde:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d107      	bne.n	8005cf6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ce6:	4b07      	ldr	r3, [pc, #28]	@ (8005d04 <vTaskDelay+0x68>)
 8005ce8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cf6:	bf00      	nop
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000f90 	.word	0x20000f90
 8005d04:	e000ed04 	.word	0xe000ed04

08005d08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b08a      	sub	sp, #40	@ 0x28
 8005d0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d16:	463a      	mov	r2, r7
 8005d18:	1d39      	adds	r1, r7, #4
 8005d1a:	f107 0308 	add.w	r3, r7, #8
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7ff f81c 	bl	8004d5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d24:	6839      	ldr	r1, [r7, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	9202      	str	r2, [sp, #8]
 8005d2c:	9301      	str	r3, [sp, #4]
 8005d2e:	2300      	movs	r3, #0
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	2300      	movs	r3, #0
 8005d34:	460a      	mov	r2, r1
 8005d36:	4924      	ldr	r1, [pc, #144]	@ (8005dc8 <vTaskStartScheduler+0xc0>)
 8005d38:	4824      	ldr	r0, [pc, #144]	@ (8005dcc <vTaskStartScheduler+0xc4>)
 8005d3a:	f7ff fdf1 	bl	8005920 <xTaskCreateStatic>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	4a23      	ldr	r2, [pc, #140]	@ (8005dd0 <vTaskStartScheduler+0xc8>)
 8005d42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d44:	4b22      	ldr	r3, [pc, #136]	@ (8005dd0 <vTaskStartScheduler+0xc8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d002      	beq.n	8005d52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	e001      	b.n	8005d56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d102      	bne.n	8005d62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d5c:	f000 fd1a 	bl	8006794 <xTimerCreateTimerTask>
 8005d60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d11b      	bne.n	8005da0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	613b      	str	r3, [r7, #16]
}
 8005d7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d7c:	4b15      	ldr	r3, [pc, #84]	@ (8005dd4 <vTaskStartScheduler+0xcc>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3354      	adds	r3, #84	@ 0x54
 8005d82:	4a15      	ldr	r2, [pc, #84]	@ (8005dd8 <vTaskStartScheduler+0xd0>)
 8005d84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d86:	4b15      	ldr	r3, [pc, #84]	@ (8005ddc <vTaskStartScheduler+0xd4>)
 8005d88:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d8e:	4b14      	ldr	r3, [pc, #80]	@ (8005de0 <vTaskStartScheduler+0xd8>)
 8005d90:	2201      	movs	r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d94:	4b13      	ldr	r3, [pc, #76]	@ (8005de4 <vTaskStartScheduler+0xdc>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d9a:	f001 f8e1 	bl	8006f60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d9e:	e00f      	b.n	8005dc0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da6:	d10b      	bne.n	8005dc0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dac:	f383 8811 	msr	BASEPRI, r3
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	60fb      	str	r3, [r7, #12]
}
 8005dba:	bf00      	nop
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <vTaskStartScheduler+0xb4>
}
 8005dc0:	bf00      	nop
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	08008130 	.word	0x08008130
 8005dcc:	08006419 	.word	0x08006419
 8005dd0:	20000f8c 	.word	0x20000f8c
 8005dd4:	20000a94 	.word	0x20000a94
 8005dd8:	20000024 	.word	0x20000024
 8005ddc:	20000f88 	.word	0x20000f88
 8005de0:	20000f74 	.word	0x20000f74
 8005de4:	20000f6c 	.word	0x20000f6c

08005de8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005dec:	4b04      	ldr	r3, [pc, #16]	@ (8005e00 <vTaskSuspendAll+0x18>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3301      	adds	r3, #1
 8005df2:	4a03      	ldr	r2, [pc, #12]	@ (8005e00 <vTaskSuspendAll+0x18>)
 8005df4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005df6:	bf00      	nop
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr
 8005e00:	20000f90 	.word	0x20000f90

08005e04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e12:	4b42      	ldr	r3, [pc, #264]	@ (8005f1c <xTaskResumeAll+0x118>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10b      	bne.n	8005e32 <xTaskResumeAll+0x2e>
	__asm volatile
 8005e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e1e:	f383 8811 	msr	BASEPRI, r3
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	603b      	str	r3, [r7, #0]
}
 8005e2c:	bf00      	nop
 8005e2e:	bf00      	nop
 8005e30:	e7fd      	b.n	8005e2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e32:	f001 f939 	bl	80070a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e36:	4b39      	ldr	r3, [pc, #228]	@ (8005f1c <xTaskResumeAll+0x118>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	4a37      	ldr	r2, [pc, #220]	@ (8005f1c <xTaskResumeAll+0x118>)
 8005e3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e40:	4b36      	ldr	r3, [pc, #216]	@ (8005f1c <xTaskResumeAll+0x118>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d162      	bne.n	8005f0e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e48:	4b35      	ldr	r3, [pc, #212]	@ (8005f20 <xTaskResumeAll+0x11c>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d05e      	beq.n	8005f0e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e50:	e02f      	b.n	8005eb2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e52:	4b34      	ldr	r3, [pc, #208]	@ (8005f24 <xTaskResumeAll+0x120>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	3318      	adds	r3, #24
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7ff f83a 	bl	8004ed8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7ff f835 	bl	8004ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e72:	4b2d      	ldr	r3, [pc, #180]	@ (8005f28 <xTaskResumeAll+0x124>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d903      	bls.n	8005e82 <xTaskResumeAll+0x7e>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8005f28 <xTaskResumeAll+0x124>)
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4a27      	ldr	r2, [pc, #156]	@ (8005f2c <xTaskResumeAll+0x128>)
 8005e90:	441a      	add	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4619      	mov	r1, r3
 8005e98:	4610      	mov	r0, r2
 8005e9a:	f7fe ffc0 	bl	8004e1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea2:	4b23      	ldr	r3, [pc, #140]	@ (8005f30 <xTaskResumeAll+0x12c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d302      	bcc.n	8005eb2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005eac:	4b21      	ldr	r3, [pc, #132]	@ (8005f34 <xTaskResumeAll+0x130>)
 8005eae:	2201      	movs	r2, #1
 8005eb0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8005f24 <xTaskResumeAll+0x120>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1cb      	bne.n	8005e52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ec0:	f000 fb66 	bl	8006590 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8005f38 <xTaskResumeAll+0x134>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d010      	beq.n	8005ef2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ed0:	f000 f846 	bl	8005f60 <xTaskIncrementTick>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d002      	beq.n	8005ee0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005eda:	4b16      	ldr	r3, [pc, #88]	@ (8005f34 <xTaskResumeAll+0x130>)
 8005edc:	2201      	movs	r2, #1
 8005ede:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1f1      	bne.n	8005ed0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005eec:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <xTaskResumeAll+0x134>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ef2:	4b10      	ldr	r3, [pc, #64]	@ (8005f34 <xTaskResumeAll+0x130>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d009      	beq.n	8005f0e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005efa:	2301      	movs	r3, #1
 8005efc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005efe:	4b0f      	ldr	r3, [pc, #60]	@ (8005f3c <xTaskResumeAll+0x138>)
 8005f00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f04:	601a      	str	r2, [r3, #0]
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f0e:	f001 f8fd 	bl	800710c <vPortExitCritical>

	return xAlreadyYielded;
 8005f12:	68bb      	ldr	r3, [r7, #8]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	20000f90 	.word	0x20000f90
 8005f20:	20000f68 	.word	0x20000f68
 8005f24:	20000f28 	.word	0x20000f28
 8005f28:	20000f70 	.word	0x20000f70
 8005f2c:	20000a98 	.word	0x20000a98
 8005f30:	20000a94 	.word	0x20000a94
 8005f34:	20000f7c 	.word	0x20000f7c
 8005f38:	20000f78 	.word	0x20000f78
 8005f3c:	e000ed04 	.word	0xe000ed04

08005f40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f46:	4b05      	ldr	r3, [pc, #20]	@ (8005f5c <xTaskGetTickCount+0x1c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f4c:	687b      	ldr	r3, [r7, #4]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20000f6c 	.word	0x20000f6c

08005f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80060a8 <xTaskIncrementTick+0x148>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f040 8090 	bne.w	8006094 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f74:	4b4d      	ldr	r3, [pc, #308]	@ (80060ac <xTaskIncrementTick+0x14c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80060ac <xTaskIncrementTick+0x14c>)
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d121      	bne.n	8005fcc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f88:	4b49      	ldr	r3, [pc, #292]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00b      	beq.n	8005faa <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	603b      	str	r3, [r7, #0]
}
 8005fa4:	bf00      	nop
 8005fa6:	bf00      	nop
 8005fa8:	e7fd      	b.n	8005fa6 <xTaskIncrementTick+0x46>
 8005faa:	4b41      	ldr	r3, [pc, #260]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	4b40      	ldr	r3, [pc, #256]	@ (80060b4 <xTaskIncrementTick+0x154>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80060b4 <xTaskIncrementTick+0x154>)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80060b8 <xTaskIncrementTick+0x158>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	4a3c      	ldr	r2, [pc, #240]	@ (80060b8 <xTaskIncrementTick+0x158>)
 8005fc6:	6013      	str	r3, [r2, #0]
 8005fc8:	f000 fae2 	bl	8006590 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d349      	bcc.n	800606a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fd6:	4b36      	ldr	r3, [pc, #216]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d104      	bne.n	8005fea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe0:	4b36      	ldr	r3, [pc, #216]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8005fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe6:	601a      	str	r2, [r3, #0]
					break;
 8005fe8:	e03f      	b.n	800606a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fea:	4b31      	ldr	r3, [pc, #196]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d203      	bcs.n	800600a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006002:	4a2e      	ldr	r2, [pc, #184]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006008:	e02f      	b.n	800606a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	3304      	adds	r3, #4
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe ff62 	bl	8004ed8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	3318      	adds	r3, #24
 8006020:	4618      	mov	r0, r3
 8006022:	f7fe ff59 	bl	8004ed8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800602a:	4b25      	ldr	r3, [pc, #148]	@ (80060c0 <xTaskIncrementTick+0x160>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	429a      	cmp	r2, r3
 8006030:	d903      	bls.n	800603a <xTaskIncrementTick+0xda>
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	4a22      	ldr	r2, [pc, #136]	@ (80060c0 <xTaskIncrementTick+0x160>)
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4a1f      	ldr	r2, [pc, #124]	@ (80060c4 <xTaskIncrementTick+0x164>)
 8006048:	441a      	add	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	3304      	adds	r3, #4
 800604e:	4619      	mov	r1, r3
 8006050:	4610      	mov	r0, r2
 8006052:	f7fe fee4 	bl	8004e1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605a:	4b1b      	ldr	r3, [pc, #108]	@ (80060c8 <xTaskIncrementTick+0x168>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006060:	429a      	cmp	r2, r3
 8006062:	d3b8      	bcc.n	8005fd6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006064:	2301      	movs	r3, #1
 8006066:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006068:	e7b5      	b.n	8005fd6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800606a:	4b17      	ldr	r3, [pc, #92]	@ (80060c8 <xTaskIncrementTick+0x168>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006070:	4914      	ldr	r1, [pc, #80]	@ (80060c4 <xTaskIncrementTick+0x164>)
 8006072:	4613      	mov	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4413      	add	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	440b      	add	r3, r1
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d901      	bls.n	8006086 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006082:	2301      	movs	r3, #1
 8006084:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006086:	4b11      	ldr	r3, [pc, #68]	@ (80060cc <xTaskIncrementTick+0x16c>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d007      	beq.n	800609e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800608e:	2301      	movs	r3, #1
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	e004      	b.n	800609e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006094:	4b0e      	ldr	r3, [pc, #56]	@ (80060d0 <xTaskIncrementTick+0x170>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	3301      	adds	r3, #1
 800609a:	4a0d      	ldr	r2, [pc, #52]	@ (80060d0 <xTaskIncrementTick+0x170>)
 800609c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800609e:	697b      	ldr	r3, [r7, #20]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3718      	adds	r7, #24
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	20000f90 	.word	0x20000f90
 80060ac:	20000f6c 	.word	0x20000f6c
 80060b0:	20000f20 	.word	0x20000f20
 80060b4:	20000f24 	.word	0x20000f24
 80060b8:	20000f80 	.word	0x20000f80
 80060bc:	20000f88 	.word	0x20000f88
 80060c0:	20000f70 	.word	0x20000f70
 80060c4:	20000a98 	.word	0x20000a98
 80060c8:	20000a94 	.word	0x20000a94
 80060cc:	20000f7c 	.word	0x20000f7c
 80060d0:	20000f78 	.word	0x20000f78

080060d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060da:	4b2b      	ldr	r3, [pc, #172]	@ (8006188 <vTaskSwitchContext+0xb4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060e2:	4b2a      	ldr	r3, [pc, #168]	@ (800618c <vTaskSwitchContext+0xb8>)
 80060e4:	2201      	movs	r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060e8:	e047      	b.n	800617a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80060ea:	4b28      	ldr	r3, [pc, #160]	@ (800618c <vTaskSwitchContext+0xb8>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060f0:	4b27      	ldr	r3, [pc, #156]	@ (8006190 <vTaskSwitchContext+0xbc>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60fb      	str	r3, [r7, #12]
 80060f6:	e011      	b.n	800611c <vTaskSwitchContext+0x48>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10b      	bne.n	8006116 <vTaskSwitchContext+0x42>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	607b      	str	r3, [r7, #4]
}
 8006110:	bf00      	nop
 8006112:	bf00      	nop
 8006114:	e7fd      	b.n	8006112 <vTaskSwitchContext+0x3e>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	3b01      	subs	r3, #1
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	491d      	ldr	r1, [pc, #116]	@ (8006194 <vTaskSwitchContext+0xc0>)
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	4613      	mov	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4413      	add	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	440b      	add	r3, r1
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d0e3      	beq.n	80060f8 <vTaskSwitchContext+0x24>
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4613      	mov	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4a16      	ldr	r2, [pc, #88]	@ (8006194 <vTaskSwitchContext+0xc0>)
 800613c:	4413      	add	r3, r2
 800613e:	60bb      	str	r3, [r7, #8]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	3308      	adds	r3, #8
 8006152:	429a      	cmp	r2, r3
 8006154:	d104      	bne.n	8006160 <vTaskSwitchContext+0x8c>
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	605a      	str	r2, [r3, #4]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	4a0c      	ldr	r2, [pc, #48]	@ (8006198 <vTaskSwitchContext+0xc4>)
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	4a09      	ldr	r2, [pc, #36]	@ (8006190 <vTaskSwitchContext+0xbc>)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006170:	4b09      	ldr	r3, [pc, #36]	@ (8006198 <vTaskSwitchContext+0xc4>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	3354      	adds	r3, #84	@ 0x54
 8006176:	4a09      	ldr	r2, [pc, #36]	@ (800619c <vTaskSwitchContext+0xc8>)
 8006178:	6013      	str	r3, [r2, #0]
}
 800617a:	bf00      	nop
 800617c:	3714      	adds	r7, #20
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	20000f90 	.word	0x20000f90
 800618c:	20000f7c 	.word	0x20000f7c
 8006190:	20000f70 	.word	0x20000f70
 8006194:	20000a98 	.word	0x20000a98
 8006198:	20000a94 	.word	0x20000a94
 800619c:	20000024 	.word	0x20000024

080061a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10b      	bne.n	80061c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80061b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b4:	f383 8811 	msr	BASEPRI, r3
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	60fb      	str	r3, [r7, #12]
}
 80061c2:	bf00      	nop
 80061c4:	bf00      	nop
 80061c6:	e7fd      	b.n	80061c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061c8:	4b07      	ldr	r3, [pc, #28]	@ (80061e8 <vTaskPlaceOnEventList+0x48>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	3318      	adds	r3, #24
 80061ce:	4619      	mov	r1, r3
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f7fe fe48 	bl	8004e66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061d6:	2101      	movs	r1, #1
 80061d8:	6838      	ldr	r0, [r7, #0]
 80061da:	f000 fa87 	bl	80066ec <prvAddCurrentTaskToDelayedList>
}
 80061de:	bf00      	nop
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	20000a94 	.word	0x20000a94

080061ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b086      	sub	sp, #24
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10b      	bne.n	8006216 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	617b      	str	r3, [r7, #20]
}
 8006210:	bf00      	nop
 8006212:	bf00      	nop
 8006214:	e7fd      	b.n	8006212 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006216:	4b0a      	ldr	r3, [pc, #40]	@ (8006240 <vTaskPlaceOnEventListRestricted+0x54>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	3318      	adds	r3, #24
 800621c:	4619      	mov	r1, r3
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f7fe fdfd 	bl	8004e1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d002      	beq.n	8006230 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800622a:	f04f 33ff 	mov.w	r3, #4294967295
 800622e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	68b8      	ldr	r0, [r7, #8]
 8006234:	f000 fa5a 	bl	80066ec <prvAddCurrentTaskToDelayedList>
	}
 8006238:	bf00      	nop
 800623a:	3718      	adds	r7, #24
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	20000a94 	.word	0x20000a94

08006244 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10b      	bne.n	8006272 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	60fb      	str	r3, [r7, #12]
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	e7fd      	b.n	800626e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	3318      	adds	r3, #24
 8006276:	4618      	mov	r0, r3
 8006278:	f7fe fe2e 	bl	8004ed8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800627c:	4b1d      	ldr	r3, [pc, #116]	@ (80062f4 <xTaskRemoveFromEventList+0xb0>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d11d      	bne.n	80062c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	3304      	adds	r3, #4
 8006288:	4618      	mov	r0, r3
 800628a:	f7fe fe25 	bl	8004ed8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006292:	4b19      	ldr	r3, [pc, #100]	@ (80062f8 <xTaskRemoveFromEventList+0xb4>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	429a      	cmp	r2, r3
 8006298:	d903      	bls.n	80062a2 <xTaskRemoveFromEventList+0x5e>
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629e:	4a16      	ldr	r2, [pc, #88]	@ (80062f8 <xTaskRemoveFromEventList+0xb4>)
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a6:	4613      	mov	r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4413      	add	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4a13      	ldr	r2, [pc, #76]	@ (80062fc <xTaskRemoveFromEventList+0xb8>)
 80062b0:	441a      	add	r2, r3
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4619      	mov	r1, r3
 80062b8:	4610      	mov	r0, r2
 80062ba:	f7fe fdb0 	bl	8004e1e <vListInsertEnd>
 80062be:	e005      	b.n	80062cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	3318      	adds	r3, #24
 80062c4:	4619      	mov	r1, r3
 80062c6:	480e      	ldr	r0, [pc, #56]	@ (8006300 <xTaskRemoveFromEventList+0xbc>)
 80062c8:	f7fe fda9 	bl	8004e1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <xTaskRemoveFromEventList+0xc0>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d905      	bls.n	80062e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062da:	2301      	movs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062de:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <xTaskRemoveFromEventList+0xc4>)
 80062e0:	2201      	movs	r2, #1
 80062e2:	601a      	str	r2, [r3, #0]
 80062e4:	e001      	b.n	80062ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80062e6:	2300      	movs	r3, #0
 80062e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062ea:	697b      	ldr	r3, [r7, #20]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3718      	adds	r7, #24
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000f90 	.word	0x20000f90
 80062f8:	20000f70 	.word	0x20000f70
 80062fc:	20000a98 	.word	0x20000a98
 8006300:	20000f28 	.word	0x20000f28
 8006304:	20000a94 	.word	0x20000a94
 8006308:	20000f7c 	.word	0x20000f7c

0800630c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006314:	4b06      	ldr	r3, [pc, #24]	@ (8006330 <vTaskInternalSetTimeOutState+0x24>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800631c:	4b05      	ldr	r3, [pc, #20]	@ (8006334 <vTaskInternalSetTimeOutState+0x28>)
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	605a      	str	r2, [r3, #4]
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr
 8006330:	20000f80 	.word	0x20000f80
 8006334:	20000f6c 	.word	0x20000f6c

08006338 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b088      	sub	sp, #32
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10b      	bne.n	8006360 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634c:	f383 8811 	msr	BASEPRI, r3
 8006350:	f3bf 8f6f 	isb	sy
 8006354:	f3bf 8f4f 	dsb	sy
 8006358:	613b      	str	r3, [r7, #16]
}
 800635a:	bf00      	nop
 800635c:	bf00      	nop
 800635e:	e7fd      	b.n	800635c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10b      	bne.n	800637e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636a:	f383 8811 	msr	BASEPRI, r3
 800636e:	f3bf 8f6f 	isb	sy
 8006372:	f3bf 8f4f 	dsb	sy
 8006376:	60fb      	str	r3, [r7, #12]
}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	e7fd      	b.n	800637a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800637e:	f000 fe93 	bl	80070a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006382:	4b1d      	ldr	r3, [pc, #116]	@ (80063f8 <xTaskCheckForTimeOut+0xc0>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639a:	d102      	bne.n	80063a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800639c:	2300      	movs	r3, #0
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	e023      	b.n	80063ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	4b15      	ldr	r3, [pc, #84]	@ (80063fc <xTaskCheckForTimeOut+0xc4>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d007      	beq.n	80063be <xTaskCheckForTimeOut+0x86>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d302      	bcc.n	80063be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80063b8:	2301      	movs	r3, #1
 80063ba:	61fb      	str	r3, [r7, #28]
 80063bc:	e015      	b.n	80063ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d20b      	bcs.n	80063e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	1ad2      	subs	r2, r2, r3
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff ff99 	bl	800630c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063da:	2300      	movs	r3, #0
 80063dc:	61fb      	str	r3, [r7, #28]
 80063de:	e004      	b.n	80063ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2200      	movs	r2, #0
 80063e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063e6:	2301      	movs	r3, #1
 80063e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063ea:	f000 fe8f 	bl	800710c <vPortExitCritical>

	return xReturn;
 80063ee:	69fb      	ldr	r3, [r7, #28]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3720      	adds	r7, #32
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	20000f6c 	.word	0x20000f6c
 80063fc:	20000f80 	.word	0x20000f80

08006400 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006404:	4b03      	ldr	r3, [pc, #12]	@ (8006414 <vTaskMissedYield+0x14>)
 8006406:	2201      	movs	r2, #1
 8006408:	601a      	str	r2, [r3, #0]
}
 800640a:	bf00      	nop
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	20000f7c 	.word	0x20000f7c

08006418 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006420:	f000 f852 	bl	80064c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006424:	4b06      	ldr	r3, [pc, #24]	@ (8006440 <prvIdleTask+0x28>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d9f9      	bls.n	8006420 <prvIdleTask+0x8>
			{
				taskYIELD();
 800642c:	4b05      	ldr	r3, [pc, #20]	@ (8006444 <prvIdleTask+0x2c>)
 800642e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800643c:	e7f0      	b.n	8006420 <prvIdleTask+0x8>
 800643e:	bf00      	nop
 8006440:	20000a98 	.word	0x20000a98
 8006444:	e000ed04 	.word	0xe000ed04

08006448 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800644e:	2300      	movs	r3, #0
 8006450:	607b      	str	r3, [r7, #4]
 8006452:	e00c      	b.n	800646e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	4613      	mov	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4a12      	ldr	r2, [pc, #72]	@ (80064a8 <prvInitialiseTaskLists+0x60>)
 8006460:	4413      	add	r3, r2
 8006462:	4618      	mov	r0, r3
 8006464:	f7fe fcae 	bl	8004dc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3301      	adds	r3, #1
 800646c:	607b      	str	r3, [r7, #4]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b37      	cmp	r3, #55	@ 0x37
 8006472:	d9ef      	bls.n	8006454 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006474:	480d      	ldr	r0, [pc, #52]	@ (80064ac <prvInitialiseTaskLists+0x64>)
 8006476:	f7fe fca5 	bl	8004dc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800647a:	480d      	ldr	r0, [pc, #52]	@ (80064b0 <prvInitialiseTaskLists+0x68>)
 800647c:	f7fe fca2 	bl	8004dc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006480:	480c      	ldr	r0, [pc, #48]	@ (80064b4 <prvInitialiseTaskLists+0x6c>)
 8006482:	f7fe fc9f 	bl	8004dc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006486:	480c      	ldr	r0, [pc, #48]	@ (80064b8 <prvInitialiseTaskLists+0x70>)
 8006488:	f7fe fc9c 	bl	8004dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800648c:	480b      	ldr	r0, [pc, #44]	@ (80064bc <prvInitialiseTaskLists+0x74>)
 800648e:	f7fe fc99 	bl	8004dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006492:	4b0b      	ldr	r3, [pc, #44]	@ (80064c0 <prvInitialiseTaskLists+0x78>)
 8006494:	4a05      	ldr	r2, [pc, #20]	@ (80064ac <prvInitialiseTaskLists+0x64>)
 8006496:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006498:	4b0a      	ldr	r3, [pc, #40]	@ (80064c4 <prvInitialiseTaskLists+0x7c>)
 800649a:	4a05      	ldr	r2, [pc, #20]	@ (80064b0 <prvInitialiseTaskLists+0x68>)
 800649c:	601a      	str	r2, [r3, #0]
}
 800649e:	bf00      	nop
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20000a98 	.word	0x20000a98
 80064ac:	20000ef8 	.word	0x20000ef8
 80064b0:	20000f0c 	.word	0x20000f0c
 80064b4:	20000f28 	.word	0x20000f28
 80064b8:	20000f3c 	.word	0x20000f3c
 80064bc:	20000f54 	.word	0x20000f54
 80064c0:	20000f20 	.word	0x20000f20
 80064c4:	20000f24 	.word	0x20000f24

080064c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064ce:	e019      	b.n	8006504 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064d0:	f000 fdea 	bl	80070a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064d4:	4b10      	ldr	r3, [pc, #64]	@ (8006518 <prvCheckTasksWaitingTermination+0x50>)
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	3304      	adds	r3, #4
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7fe fcf9 	bl	8004ed8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064e6:	4b0d      	ldr	r3, [pc, #52]	@ (800651c <prvCheckTasksWaitingTermination+0x54>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3b01      	subs	r3, #1
 80064ec:	4a0b      	ldr	r2, [pc, #44]	@ (800651c <prvCheckTasksWaitingTermination+0x54>)
 80064ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006520 <prvCheckTasksWaitingTermination+0x58>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006520 <prvCheckTasksWaitingTermination+0x58>)
 80064f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064fa:	f000 fe07 	bl	800710c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f810 	bl	8006524 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006504:	4b06      	ldr	r3, [pc, #24]	@ (8006520 <prvCheckTasksWaitingTermination+0x58>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1e1      	bne.n	80064d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800650c:	bf00      	nop
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	20000f3c 	.word	0x20000f3c
 800651c:	20000f68 	.word	0x20000f68
 8006520:	20000f50 	.word	0x20000f50

08006524 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	3354      	adds	r3, #84	@ 0x54
 8006530:	4618      	mov	r0, r3
 8006532:	f001 f9a1 	bl	8007878 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800653c:	2b00      	cmp	r3, #0
 800653e:	d108      	bne.n	8006552 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006544:	4618      	mov	r0, r3
 8006546:	f000 ff9f 	bl	8007488 <vPortFree>
				vPortFree( pxTCB );
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 ff9c 	bl	8007488 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006550:	e019      	b.n	8006586 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006558:	2b01      	cmp	r3, #1
 800655a:	d103      	bne.n	8006564 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 ff93 	bl	8007488 <vPortFree>
	}
 8006562:	e010      	b.n	8006586 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800656a:	2b02      	cmp	r3, #2
 800656c:	d00b      	beq.n	8006586 <prvDeleteTCB+0x62>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	60fb      	str	r3, [r7, #12]
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	e7fd      	b.n	8006582 <prvDeleteTCB+0x5e>
	}
 8006586:	bf00      	nop
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006596:	4b0c      	ldr	r3, [pc, #48]	@ (80065c8 <prvResetNextTaskUnblockTime+0x38>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d104      	bne.n	80065aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80065a0:	4b0a      	ldr	r3, [pc, #40]	@ (80065cc <prvResetNextTaskUnblockTime+0x3c>)
 80065a2:	f04f 32ff 	mov.w	r2, #4294967295
 80065a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80065a8:	e008      	b.n	80065bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065aa:	4b07      	ldr	r3, [pc, #28]	@ (80065c8 <prvResetNextTaskUnblockTime+0x38>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	4a04      	ldr	r2, [pc, #16]	@ (80065cc <prvResetNextTaskUnblockTime+0x3c>)
 80065ba:	6013      	str	r3, [r2, #0]
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr
 80065c8:	20000f20 	.word	0x20000f20
 80065cc:	20000f88 	.word	0x20000f88

080065d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006604 <xTaskGetSchedulerState+0x34>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d102      	bne.n	80065e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065de:	2301      	movs	r3, #1
 80065e0:	607b      	str	r3, [r7, #4]
 80065e2:	e008      	b.n	80065f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065e4:	4b08      	ldr	r3, [pc, #32]	@ (8006608 <xTaskGetSchedulerState+0x38>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d102      	bne.n	80065f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065ec:	2302      	movs	r3, #2
 80065ee:	607b      	str	r3, [r7, #4]
 80065f0:	e001      	b.n	80065f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065f2:	2300      	movs	r3, #0
 80065f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065f6:	687b      	ldr	r3, [r7, #4]
	}
 80065f8:	4618      	mov	r0, r3
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr
 8006604:	20000f74 	.word	0x20000f74
 8006608:	20000f90 	.word	0x20000f90

0800660c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006618:	2300      	movs	r3, #0
 800661a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d058      	beq.n	80066d4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006622:	4b2f      	ldr	r3, [pc, #188]	@ (80066e0 <xTaskPriorityDisinherit+0xd4>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	429a      	cmp	r2, r3
 800662a:	d00b      	beq.n	8006644 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800662c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006630:	f383 8811 	msr	BASEPRI, r3
 8006634:	f3bf 8f6f 	isb	sy
 8006638:	f3bf 8f4f 	dsb	sy
 800663c:	60fb      	str	r3, [r7, #12]
}
 800663e:	bf00      	nop
 8006640:	bf00      	nop
 8006642:	e7fd      	b.n	8006640 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10b      	bne.n	8006664 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	60bb      	str	r3, [r7, #8]
}
 800665e:	bf00      	nop
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006668:	1e5a      	subs	r2, r3, #1
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006676:	429a      	cmp	r2, r3
 8006678:	d02c      	beq.n	80066d4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800667e:	2b00      	cmp	r3, #0
 8006680:	d128      	bne.n	80066d4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	3304      	adds	r3, #4
 8006686:	4618      	mov	r0, r3
 8006688:	f7fe fc26 	bl	8004ed8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006698:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a4:	4b0f      	ldr	r3, [pc, #60]	@ (80066e4 <xTaskPriorityDisinherit+0xd8>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d903      	bls.n	80066b4 <xTaskPriorityDisinherit+0xa8>
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b0:	4a0c      	ldr	r2, [pc, #48]	@ (80066e4 <xTaskPriorityDisinherit+0xd8>)
 80066b2:	6013      	str	r3, [r2, #0]
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066b8:	4613      	mov	r3, r2
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	4413      	add	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4a09      	ldr	r2, [pc, #36]	@ (80066e8 <xTaskPriorityDisinherit+0xdc>)
 80066c2:	441a      	add	r2, r3
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	3304      	adds	r3, #4
 80066c8:	4619      	mov	r1, r3
 80066ca:	4610      	mov	r0, r2
 80066cc:	f7fe fba7 	bl	8004e1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066d4:	697b      	ldr	r3, [r7, #20]
	}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	20000a94 	.word	0x20000a94
 80066e4:	20000f70 	.word	0x20000f70
 80066e8:	20000a98 	.word	0x20000a98

080066ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066f6:	4b21      	ldr	r3, [pc, #132]	@ (800677c <prvAddCurrentTaskToDelayedList+0x90>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066fc:	4b20      	ldr	r3, [pc, #128]	@ (8006780 <prvAddCurrentTaskToDelayedList+0x94>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3304      	adds	r3, #4
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe fbe8 	bl	8004ed8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670e:	d10a      	bne.n	8006726 <prvAddCurrentTaskToDelayedList+0x3a>
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d007      	beq.n	8006726 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006716:	4b1a      	ldr	r3, [pc, #104]	@ (8006780 <prvAddCurrentTaskToDelayedList+0x94>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3304      	adds	r3, #4
 800671c:	4619      	mov	r1, r3
 800671e:	4819      	ldr	r0, [pc, #100]	@ (8006784 <prvAddCurrentTaskToDelayedList+0x98>)
 8006720:	f7fe fb7d 	bl	8004e1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006724:	e026      	b.n	8006774 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4413      	add	r3, r2
 800672c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800672e:	4b14      	ldr	r3, [pc, #80]	@ (8006780 <prvAddCurrentTaskToDelayedList+0x94>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	429a      	cmp	r2, r3
 800673c:	d209      	bcs.n	8006752 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800673e:	4b12      	ldr	r3, [pc, #72]	@ (8006788 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	4b0f      	ldr	r3, [pc, #60]	@ (8006780 <prvAddCurrentTaskToDelayedList+0x94>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3304      	adds	r3, #4
 8006748:	4619      	mov	r1, r3
 800674a:	4610      	mov	r0, r2
 800674c:	f7fe fb8b 	bl	8004e66 <vListInsert>
}
 8006750:	e010      	b.n	8006774 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006752:	4b0e      	ldr	r3, [pc, #56]	@ (800678c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	4b0a      	ldr	r3, [pc, #40]	@ (8006780 <prvAddCurrentTaskToDelayedList+0x94>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	3304      	adds	r3, #4
 800675c:	4619      	mov	r1, r3
 800675e:	4610      	mov	r0, r2
 8006760:	f7fe fb81 	bl	8004e66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006764:	4b0a      	ldr	r3, [pc, #40]	@ (8006790 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	429a      	cmp	r2, r3
 800676c:	d202      	bcs.n	8006774 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800676e:	4a08      	ldr	r2, [pc, #32]	@ (8006790 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	6013      	str	r3, [r2, #0]
}
 8006774:	bf00      	nop
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	20000f6c 	.word	0x20000f6c
 8006780:	20000a94 	.word	0x20000a94
 8006784:	20000f54 	.word	0x20000f54
 8006788:	20000f24 	.word	0x20000f24
 800678c:	20000f20 	.word	0x20000f20
 8006790:	20000f88 	.word	0x20000f88

08006794 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b08a      	sub	sp, #40	@ 0x28
 8006798:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800679a:	2300      	movs	r3, #0
 800679c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800679e:	f000 fb13 	bl	8006dc8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80067a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006818 <xTimerCreateTimerTask+0x84>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d021      	beq.n	80067ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80067b2:	1d3a      	adds	r2, r7, #4
 80067b4:	f107 0108 	add.w	r1, r7, #8
 80067b8:	f107 030c 	add.w	r3, r7, #12
 80067bc:	4618      	mov	r0, r3
 80067be:	f7fe fae7 	bl	8004d90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80067c2:	6879      	ldr	r1, [r7, #4]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	9202      	str	r2, [sp, #8]
 80067ca:	9301      	str	r3, [sp, #4]
 80067cc:	2302      	movs	r3, #2
 80067ce:	9300      	str	r3, [sp, #0]
 80067d0:	2300      	movs	r3, #0
 80067d2:	460a      	mov	r2, r1
 80067d4:	4911      	ldr	r1, [pc, #68]	@ (800681c <xTimerCreateTimerTask+0x88>)
 80067d6:	4812      	ldr	r0, [pc, #72]	@ (8006820 <xTimerCreateTimerTask+0x8c>)
 80067d8:	f7ff f8a2 	bl	8005920 <xTaskCreateStatic>
 80067dc:	4603      	mov	r3, r0
 80067de:	4a11      	ldr	r2, [pc, #68]	@ (8006824 <xTimerCreateTimerTask+0x90>)
 80067e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067e2:	4b10      	ldr	r3, [pc, #64]	@ (8006824 <xTimerCreateTimerTask+0x90>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067ea:	2301      	movs	r3, #1
 80067ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10b      	bne.n	800680c <xTimerCreateTimerTask+0x78>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	613b      	str	r3, [r7, #16]
}
 8006806:	bf00      	nop
 8006808:	bf00      	nop
 800680a:	e7fd      	b.n	8006808 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800680c:	697b      	ldr	r3, [r7, #20]
}
 800680e:	4618      	mov	r0, r3
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	20000fc4 	.word	0x20000fc4
 800681c:	08008138 	.word	0x08008138
 8006820:	08006961 	.word	0x08006961
 8006824:	20000fc8 	.word	0x20000fc8

08006828 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08a      	sub	sp, #40	@ 0x28
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
 8006834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006836:	2300      	movs	r3, #0
 8006838:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10b      	bne.n	8006858 <xTimerGenericCommand+0x30>
	__asm volatile
 8006840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006844:	f383 8811 	msr	BASEPRI, r3
 8006848:	f3bf 8f6f 	isb	sy
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	623b      	str	r3, [r7, #32]
}
 8006852:	bf00      	nop
 8006854:	bf00      	nop
 8006856:	e7fd      	b.n	8006854 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006858:	4b19      	ldr	r3, [pc, #100]	@ (80068c0 <xTimerGenericCommand+0x98>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d02a      	beq.n	80068b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b05      	cmp	r3, #5
 8006870:	dc18      	bgt.n	80068a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006872:	f7ff fead 	bl	80065d0 <xTaskGetSchedulerState>
 8006876:	4603      	mov	r3, r0
 8006878:	2b02      	cmp	r3, #2
 800687a:	d109      	bne.n	8006890 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800687c:	4b10      	ldr	r3, [pc, #64]	@ (80068c0 <xTimerGenericCommand+0x98>)
 800687e:	6818      	ldr	r0, [r3, #0]
 8006880:	f107 0110 	add.w	r1, r7, #16
 8006884:	2300      	movs	r3, #0
 8006886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006888:	f7fe fc5a 	bl	8005140 <xQueueGenericSend>
 800688c:	6278      	str	r0, [r7, #36]	@ 0x24
 800688e:	e012      	b.n	80068b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006890:	4b0b      	ldr	r3, [pc, #44]	@ (80068c0 <xTimerGenericCommand+0x98>)
 8006892:	6818      	ldr	r0, [r3, #0]
 8006894:	f107 0110 	add.w	r1, r7, #16
 8006898:	2300      	movs	r3, #0
 800689a:	2200      	movs	r2, #0
 800689c:	f7fe fc50 	bl	8005140 <xQueueGenericSend>
 80068a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80068a2:	e008      	b.n	80068b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80068a4:	4b06      	ldr	r3, [pc, #24]	@ (80068c0 <xTimerGenericCommand+0x98>)
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	f107 0110 	add.w	r1, r7, #16
 80068ac:	2300      	movs	r3, #0
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	f7fe fd48 	bl	8005344 <xQueueGenericSendFromISR>
 80068b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3728      	adds	r7, #40	@ 0x28
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	20000fc4 	.word	0x20000fc4

080068c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b088      	sub	sp, #32
 80068c8:	af02      	add	r7, sp, #8
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068ce:	4b23      	ldr	r3, [pc, #140]	@ (800695c <prvProcessExpiredTimer+0x98>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	3304      	adds	r3, #4
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fe fafb 	bl	8004ed8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068e8:	f003 0304 	and.w	r3, r3, #4
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d023      	beq.n	8006938 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	699a      	ldr	r2, [r3, #24]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	18d1      	adds	r1, r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	683a      	ldr	r2, [r7, #0]
 80068fc:	6978      	ldr	r0, [r7, #20]
 80068fe:	f000 f8d5 	bl	8006aac <prvInsertTimerInActiveList>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d020      	beq.n	800694a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006908:	2300      	movs	r3, #0
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	2300      	movs	r3, #0
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	2100      	movs	r1, #0
 8006912:	6978      	ldr	r0, [r7, #20]
 8006914:	f7ff ff88 	bl	8006828 <xTimerGenericCommand>
 8006918:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d114      	bne.n	800694a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	60fb      	str	r3, [r7, #12]
}
 8006932:	bf00      	nop
 8006934:	bf00      	nop
 8006936:	e7fd      	b.n	8006934 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800693e:	f023 0301 	bic.w	r3, r3, #1
 8006942:	b2da      	uxtb	r2, r3
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	6978      	ldr	r0, [r7, #20]
 8006950:	4798      	blx	r3
}
 8006952:	bf00      	nop
 8006954:	3718      	adds	r7, #24
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	20000fbc 	.word	0x20000fbc

08006960 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006968:	f107 0308 	add.w	r3, r7, #8
 800696c:	4618      	mov	r0, r3
 800696e:	f000 f859 	bl	8006a24 <prvGetNextExpireTime>
 8006972:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4619      	mov	r1, r3
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 f805 	bl	8006988 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800697e:	f000 f8d7 	bl	8006b30 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006982:	bf00      	nop
 8006984:	e7f0      	b.n	8006968 <prvTimerTask+0x8>
	...

08006988 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006992:	f7ff fa29 	bl	8005de8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006996:	f107 0308 	add.w	r3, r7, #8
 800699a:	4618      	mov	r0, r3
 800699c:	f000 f866 	bl	8006a6c <prvSampleTimeNow>
 80069a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d130      	bne.n	8006a0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d10a      	bne.n	80069c4 <prvProcessTimerOrBlockTask+0x3c>
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d806      	bhi.n	80069c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80069b6:	f7ff fa25 	bl	8005e04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80069ba:	68f9      	ldr	r1, [r7, #12]
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7ff ff81 	bl	80068c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80069c2:	e024      	b.n	8006a0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d008      	beq.n	80069dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80069ca:	4b13      	ldr	r3, [pc, #76]	@ (8006a18 <prvProcessTimerOrBlockTask+0x90>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <prvProcessTimerOrBlockTask+0x50>
 80069d4:	2301      	movs	r3, #1
 80069d6:	e000      	b.n	80069da <prvProcessTimerOrBlockTask+0x52>
 80069d8:	2300      	movs	r3, #0
 80069da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069dc:	4b0f      	ldr	r3, [pc, #60]	@ (8006a1c <prvProcessTimerOrBlockTask+0x94>)
 80069de:	6818      	ldr	r0, [r3, #0]
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	4619      	mov	r1, r3
 80069ea:	f7fe ff65 	bl	80058b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069ee:	f7ff fa09 	bl	8005e04 <xTaskResumeAll>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10a      	bne.n	8006a0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069f8:	4b09      	ldr	r3, [pc, #36]	@ (8006a20 <prvProcessTimerOrBlockTask+0x98>)
 80069fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069fe:	601a      	str	r2, [r3, #0]
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	f3bf 8f6f 	isb	sy
}
 8006a08:	e001      	b.n	8006a0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006a0a:	f7ff f9fb 	bl	8005e04 <xTaskResumeAll>
}
 8006a0e:	bf00      	nop
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20000fc0 	.word	0x20000fc0
 8006a1c:	20000fc4 	.word	0x20000fc4
 8006a20:	e000ed04 	.word	0xe000ed04

08006a24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8006a68 <prvGetNextExpireTime+0x44>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <prvGetNextExpireTime+0x16>
 8006a36:	2201      	movs	r2, #1
 8006a38:	e000      	b.n	8006a3c <prvGetNextExpireTime+0x18>
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d105      	bne.n	8006a54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a48:	4b07      	ldr	r3, [pc, #28]	@ (8006a68 <prvGetNextExpireTime+0x44>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	e001      	b.n	8006a58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a58:	68fb      	ldr	r3, [r7, #12]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20000fbc 	.word	0x20000fbc

08006a6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a74:	f7ff fa64 	bl	8005f40 <xTaskGetTickCount>
 8006a78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006aa8 <prvSampleTimeNow+0x3c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d205      	bcs.n	8006a90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a84:	f000 f93a 	bl	8006cfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	e002      	b.n	8006a96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a96:	4a04      	ldr	r2, [pc, #16]	@ (8006aa8 <prvSampleTimeNow+0x3c>)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000fcc 	.word	0x20000fcc

08006aac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d812      	bhi.n	8006af8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	1ad2      	subs	r2, r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d302      	bcc.n	8006ae6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	e01b      	b.n	8006b1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ae6:	4b10      	ldr	r3, [pc, #64]	@ (8006b28 <prvInsertTimerInActiveList+0x7c>)
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	3304      	adds	r3, #4
 8006aee:	4619      	mov	r1, r3
 8006af0:	4610      	mov	r0, r2
 8006af2:	f7fe f9b8 	bl	8004e66 <vListInsert>
 8006af6:	e012      	b.n	8006b1e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d206      	bcs.n	8006b0e <prvInsertTimerInActiveList+0x62>
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d302      	bcc.n	8006b0e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	617b      	str	r3, [r7, #20]
 8006b0c:	e007      	b.n	8006b1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b0e:	4b07      	ldr	r3, [pc, #28]	@ (8006b2c <prvInsertTimerInActiveList+0x80>)
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	3304      	adds	r3, #4
 8006b16:	4619      	mov	r1, r3
 8006b18:	4610      	mov	r0, r2
 8006b1a:	f7fe f9a4 	bl	8004e66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006b1e:	697b      	ldr	r3, [r7, #20]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	20000fc0 	.word	0x20000fc0
 8006b2c:	20000fbc 	.word	0x20000fbc

08006b30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08e      	sub	sp, #56	@ 0x38
 8006b34:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b36:	e0ce      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	da19      	bge.n	8006b72 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b3e:	1d3b      	adds	r3, r7, #4
 8006b40:	3304      	adds	r3, #4
 8006b42:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10b      	bne.n	8006b62 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	61fb      	str	r3, [r7, #28]
}
 8006b5c:	bf00      	nop
 8006b5e:	bf00      	nop
 8006b60:	e7fd      	b.n	8006b5e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b68:	6850      	ldr	r0, [r2, #4]
 8006b6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b6c:	6892      	ldr	r2, [r2, #8]
 8006b6e:	4611      	mov	r1, r2
 8006b70:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f2c0 80ae 	blt.w	8006cd6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b80:	695b      	ldr	r3, [r3, #20]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d004      	beq.n	8006b90 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b88:	3304      	adds	r3, #4
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7fe f9a4 	bl	8004ed8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b90:	463b      	mov	r3, r7
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7ff ff6a 	bl	8006a6c <prvSampleTimeNow>
 8006b98:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2b09      	cmp	r3, #9
 8006b9e:	f200 8097 	bhi.w	8006cd0 <prvProcessReceivedCommands+0x1a0>
 8006ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba8 <prvProcessReceivedCommands+0x78>)
 8006ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba8:	08006bd1 	.word	0x08006bd1
 8006bac:	08006bd1 	.word	0x08006bd1
 8006bb0:	08006bd1 	.word	0x08006bd1
 8006bb4:	08006c47 	.word	0x08006c47
 8006bb8:	08006c5b 	.word	0x08006c5b
 8006bbc:	08006ca7 	.word	0x08006ca7
 8006bc0:	08006bd1 	.word	0x08006bd1
 8006bc4:	08006bd1 	.word	0x08006bd1
 8006bc8:	08006c47 	.word	0x08006c47
 8006bcc:	08006c5b 	.word	0x08006c5b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bd6:	f043 0301 	orr.w	r3, r3, #1
 8006bda:	b2da      	uxtb	r2, r3
 8006bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	18d1      	adds	r1, r2, r3
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bf0:	f7ff ff5c 	bl	8006aac <prvInsertTimerInActiveList>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d06c      	beq.n	8006cd4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c08:	f003 0304 	and.w	r3, r3, #4
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d061      	beq.n	8006cd4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	441a      	add	r2, r3
 8006c18:	2300      	movs	r3, #0
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	2100      	movs	r1, #0
 8006c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c22:	f7ff fe01 	bl	8006828 <xTimerGenericCommand>
 8006c26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d152      	bne.n	8006cd4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	61bb      	str	r3, [r7, #24]
}
 8006c40:	bf00      	nop
 8006c42:	bf00      	nop
 8006c44:	e7fd      	b.n	8006c42 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c4c:	f023 0301 	bic.w	r3, r3, #1
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006c58:	e03d      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c60:	f043 0301 	orr.w	r3, r3, #1
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10b      	bne.n	8006c92 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	617b      	str	r3, [r7, #20]
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	e7fd      	b.n	8006c8e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	18d1      	adds	r1, r2, r3
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ca0:	f7ff ff04 	bl	8006aac <prvInsertTimerInActiveList>
					break;
 8006ca4:	e017      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d103      	bne.n	8006cbc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006cb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cb6:	f000 fbe7 	bl	8007488 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006cba:	e00c      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cc2:	f023 0301 	bic.w	r3, r3, #1
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006cce:	e002      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006cd0:	bf00      	nop
 8006cd2:	e000      	b.n	8006cd6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006cd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cd6:	4b08      	ldr	r3, [pc, #32]	@ (8006cf8 <prvProcessReceivedCommands+0x1c8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	1d39      	adds	r1, r7, #4
 8006cdc:	2200      	movs	r2, #0
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fe fbce 	bl	8005480 <xQueueReceive>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f47f af26 	bne.w	8006b38 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006cec:	bf00      	nop
 8006cee:	bf00      	nop
 8006cf0:	3730      	adds	r7, #48	@ 0x30
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20000fc4 	.word	0x20000fc4

08006cfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b088      	sub	sp, #32
 8006d00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d02:	e049      	b.n	8006d98 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d04:	4b2e      	ldr	r3, [pc, #184]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	3304      	adds	r3, #4
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7fe f8db 	bl	8004ed8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	68f8      	ldr	r0, [r7, #12]
 8006d28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d30:	f003 0304 	and.w	r3, r3, #4
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d02f      	beq.n	8006d98 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	4413      	add	r3, r2
 8006d40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d90e      	bls.n	8006d68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d56:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	3304      	adds	r3, #4
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4610      	mov	r0, r2
 8006d62:	f7fe f880 	bl	8004e66 <vListInsert>
 8006d66:	e017      	b.n	8006d98 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	2100      	movs	r1, #0
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7ff fd58 	bl	8006828 <xTimerGenericCommand>
 8006d78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d10b      	bne.n	8006d98 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	603b      	str	r3, [r7, #0]
}
 8006d92:	bf00      	nop
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d98:	4b09      	ldr	r3, [pc, #36]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1b0      	bne.n	8006d04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006da2:	4b07      	ldr	r3, [pc, #28]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006da8:	4b06      	ldr	r3, [pc, #24]	@ (8006dc4 <prvSwitchTimerLists+0xc8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a04      	ldr	r2, [pc, #16]	@ (8006dc0 <prvSwitchTimerLists+0xc4>)
 8006dae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006db0:	4a04      	ldr	r2, [pc, #16]	@ (8006dc4 <prvSwitchTimerLists+0xc8>)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	6013      	str	r3, [r2, #0]
}
 8006db6:	bf00      	nop
 8006db8:	3718      	adds	r7, #24
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20000fbc 	.word	0x20000fbc
 8006dc4:	20000fc0 	.word	0x20000fc0

08006dc8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006dce:	f000 f96b 	bl	80070a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006dd2:	4b15      	ldr	r3, [pc, #84]	@ (8006e28 <prvCheckForValidListAndQueue+0x60>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d120      	bne.n	8006e1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006dda:	4814      	ldr	r0, [pc, #80]	@ (8006e2c <prvCheckForValidListAndQueue+0x64>)
 8006ddc:	f7fd fff2 	bl	8004dc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006de0:	4813      	ldr	r0, [pc, #76]	@ (8006e30 <prvCheckForValidListAndQueue+0x68>)
 8006de2:	f7fd ffef 	bl	8004dc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006de6:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <prvCheckForValidListAndQueue+0x6c>)
 8006de8:	4a10      	ldr	r2, [pc, #64]	@ (8006e2c <prvCheckForValidListAndQueue+0x64>)
 8006dea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006dec:	4b12      	ldr	r3, [pc, #72]	@ (8006e38 <prvCheckForValidListAndQueue+0x70>)
 8006dee:	4a10      	ldr	r2, [pc, #64]	@ (8006e30 <prvCheckForValidListAndQueue+0x68>)
 8006df0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006df2:	2300      	movs	r3, #0
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	4b11      	ldr	r3, [pc, #68]	@ (8006e3c <prvCheckForValidListAndQueue+0x74>)
 8006df8:	4a11      	ldr	r2, [pc, #68]	@ (8006e40 <prvCheckForValidListAndQueue+0x78>)
 8006dfa:	2110      	movs	r1, #16
 8006dfc:	200a      	movs	r0, #10
 8006dfe:	f7fe f8ff 	bl	8005000 <xQueueGenericCreateStatic>
 8006e02:	4603      	mov	r3, r0
 8006e04:	4a08      	ldr	r2, [pc, #32]	@ (8006e28 <prvCheckForValidListAndQueue+0x60>)
 8006e06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006e08:	4b07      	ldr	r3, [pc, #28]	@ (8006e28 <prvCheckForValidListAndQueue+0x60>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e10:	4b05      	ldr	r3, [pc, #20]	@ (8006e28 <prvCheckForValidListAndQueue+0x60>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	490b      	ldr	r1, [pc, #44]	@ (8006e44 <prvCheckForValidListAndQueue+0x7c>)
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fe fd24 	bl	8005864 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e1c:	f000 f976 	bl	800710c <vPortExitCritical>
}
 8006e20:	bf00      	nop
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	20000fc4 	.word	0x20000fc4
 8006e2c:	20000f94 	.word	0x20000f94
 8006e30:	20000fa8 	.word	0x20000fa8
 8006e34:	20000fbc 	.word	0x20000fbc
 8006e38:	20000fc0 	.word	0x20000fc0
 8006e3c:	20001070 	.word	0x20001070
 8006e40:	20000fd0 	.word	0x20000fd0
 8006e44:	08008140 	.word	0x08008140

08006e48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	3b04      	subs	r3, #4
 8006e58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	3b04      	subs	r3, #4
 8006e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f023 0201 	bic.w	r2, r3, #1
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	3b04      	subs	r3, #4
 8006e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e78:	4a0c      	ldr	r2, [pc, #48]	@ (8006eac <pxPortInitialiseStack+0x64>)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	3b14      	subs	r3, #20
 8006e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	3b04      	subs	r3, #4
 8006e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f06f 0202 	mvn.w	r2, #2
 8006e96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	3b20      	subs	r3, #32
 8006e9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3714      	adds	r7, #20
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	08006eb1 	.word	0x08006eb1

08006eb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006eba:	4b13      	ldr	r3, [pc, #76]	@ (8006f08 <prvTaskExitError+0x58>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec2:	d00b      	beq.n	8006edc <prvTaskExitError+0x2c>
	__asm volatile
 8006ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	60fb      	str	r3, [r7, #12]
}
 8006ed6:	bf00      	nop
 8006ed8:	bf00      	nop
 8006eda:	e7fd      	b.n	8006ed8 <prvTaskExitError+0x28>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee0:	f383 8811 	msr	BASEPRI, r3
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	60bb      	str	r3, [r7, #8]
}
 8006eee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ef0:	bf00      	nop
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0fc      	beq.n	8006ef2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	3714      	adds	r7, #20
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	20000020 	.word	0x20000020
 8006f0c:	00000000 	.word	0x00000000

08006f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f10:	4b07      	ldr	r3, [pc, #28]	@ (8006f30 <pxCurrentTCBConst2>)
 8006f12:	6819      	ldr	r1, [r3, #0]
 8006f14:	6808      	ldr	r0, [r1, #0]
 8006f16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f1a:	f380 8809 	msr	PSP, r0
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f04f 0000 	mov.w	r0, #0
 8006f26:	f380 8811 	msr	BASEPRI, r0
 8006f2a:	4770      	bx	lr
 8006f2c:	f3af 8000 	nop.w

08006f30 <pxCurrentTCBConst2>:
 8006f30:	20000a94 	.word	0x20000a94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop

08006f38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006f38:	4808      	ldr	r0, [pc, #32]	@ (8006f5c <prvPortStartFirstTask+0x24>)
 8006f3a:	6800      	ldr	r0, [r0, #0]
 8006f3c:	6800      	ldr	r0, [r0, #0]
 8006f3e:	f380 8808 	msr	MSP, r0
 8006f42:	f04f 0000 	mov.w	r0, #0
 8006f46:	f380 8814 	msr	CONTROL, r0
 8006f4a:	b662      	cpsie	i
 8006f4c:	b661      	cpsie	f
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	f3bf 8f6f 	isb	sy
 8006f56:	df00      	svc	0
 8006f58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f5a:	bf00      	nop
 8006f5c:	e000ed08 	.word	0xe000ed08

08006f60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f66:	4b47      	ldr	r3, [pc, #284]	@ (8007084 <xPortStartScheduler+0x124>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a47      	ldr	r2, [pc, #284]	@ (8007088 <xPortStartScheduler+0x128>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d10b      	bne.n	8006f88 <xPortStartScheduler+0x28>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	60fb      	str	r3, [r7, #12]
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	e7fd      	b.n	8006f84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f88:	4b3e      	ldr	r3, [pc, #248]	@ (8007084 <xPortStartScheduler+0x124>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a3f      	ldr	r2, [pc, #252]	@ (800708c <xPortStartScheduler+0x12c>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d10b      	bne.n	8006faa <xPortStartScheduler+0x4a>
	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	613b      	str	r3, [r7, #16]
}
 8006fa4:	bf00      	nop
 8006fa6:	bf00      	nop
 8006fa8:	e7fd      	b.n	8006fa6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006faa:	4b39      	ldr	r3, [pc, #228]	@ (8007090 <xPortStartScheduler+0x130>)
 8006fac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	22ff      	movs	r2, #255	@ 0xff
 8006fba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006fc4:	78fb      	ldrb	r3, [r7, #3]
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006fcc:	b2da      	uxtb	r2, r3
 8006fce:	4b31      	ldr	r3, [pc, #196]	@ (8007094 <xPortStartScheduler+0x134>)
 8006fd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006fd2:	4b31      	ldr	r3, [pc, #196]	@ (8007098 <xPortStartScheduler+0x138>)
 8006fd4:	2207      	movs	r2, #7
 8006fd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fd8:	e009      	b.n	8006fee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006fda:	4b2f      	ldr	r3, [pc, #188]	@ (8007098 <xPortStartScheduler+0x138>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8007098 <xPortStartScheduler+0x138>)
 8006fe2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006fe4:	78fb      	ldrb	r3, [r7, #3]
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fee:	78fb      	ldrb	r3, [r7, #3]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff6:	2b80      	cmp	r3, #128	@ 0x80
 8006ff8:	d0ef      	beq.n	8006fda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ffa:	4b27      	ldr	r3, [pc, #156]	@ (8007098 <xPortStartScheduler+0x138>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f1c3 0307 	rsb	r3, r3, #7
 8007002:	2b04      	cmp	r3, #4
 8007004:	d00b      	beq.n	800701e <xPortStartScheduler+0xbe>
	__asm volatile
 8007006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	60bb      	str	r3, [r7, #8]
}
 8007018:	bf00      	nop
 800701a:	bf00      	nop
 800701c:	e7fd      	b.n	800701a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800701e:	4b1e      	ldr	r3, [pc, #120]	@ (8007098 <xPortStartScheduler+0x138>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	021b      	lsls	r3, r3, #8
 8007024:	4a1c      	ldr	r2, [pc, #112]	@ (8007098 <xPortStartScheduler+0x138>)
 8007026:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007028:	4b1b      	ldr	r3, [pc, #108]	@ (8007098 <xPortStartScheduler+0x138>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007030:	4a19      	ldr	r2, [pc, #100]	@ (8007098 <xPortStartScheduler+0x138>)
 8007032:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	b2da      	uxtb	r2, r3
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800703c:	4b17      	ldr	r3, [pc, #92]	@ (800709c <xPortStartScheduler+0x13c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a16      	ldr	r2, [pc, #88]	@ (800709c <xPortStartScheduler+0x13c>)
 8007042:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007046:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007048:	4b14      	ldr	r3, [pc, #80]	@ (800709c <xPortStartScheduler+0x13c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a13      	ldr	r2, [pc, #76]	@ (800709c <xPortStartScheduler+0x13c>)
 800704e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007052:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007054:	f000 f8da 	bl	800720c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007058:	4b11      	ldr	r3, [pc, #68]	@ (80070a0 <xPortStartScheduler+0x140>)
 800705a:	2200      	movs	r2, #0
 800705c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800705e:	f000 f8f9 	bl	8007254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007062:	4b10      	ldr	r3, [pc, #64]	@ (80070a4 <xPortStartScheduler+0x144>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a0f      	ldr	r2, [pc, #60]	@ (80070a4 <xPortStartScheduler+0x144>)
 8007068:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800706c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800706e:	f7ff ff63 	bl	8006f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007072:	f7ff f82f 	bl	80060d4 <vTaskSwitchContext>
	prvTaskExitError();
 8007076:	f7ff ff1b 	bl	8006eb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3718      	adds	r7, #24
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	e000ed00 	.word	0xe000ed00
 8007088:	410fc271 	.word	0x410fc271
 800708c:	410fc270 	.word	0x410fc270
 8007090:	e000e400 	.word	0xe000e400
 8007094:	200010c0 	.word	0x200010c0
 8007098:	200010c4 	.word	0x200010c4
 800709c:	e000ed20 	.word	0xe000ed20
 80070a0:	20000020 	.word	0x20000020
 80070a4:	e000ef34 	.word	0xe000ef34

080070a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
	__asm volatile
 80070ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b2:	f383 8811 	msr	BASEPRI, r3
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	607b      	str	r3, [r7, #4]
}
 80070c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80070c2:	4b10      	ldr	r3, [pc, #64]	@ (8007104 <vPortEnterCritical+0x5c>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	3301      	adds	r3, #1
 80070c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007104 <vPortEnterCritical+0x5c>)
 80070ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80070cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <vPortEnterCritical+0x5c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d110      	bne.n	80070f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80070d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007108 <vPortEnterCritical+0x60>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00b      	beq.n	80070f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	603b      	str	r3, [r7, #0]
}
 80070f0:	bf00      	nop
 80070f2:	bf00      	nop
 80070f4:	e7fd      	b.n	80070f2 <vPortEnterCritical+0x4a>
	}
}
 80070f6:	bf00      	nop
 80070f8:	370c      	adds	r7, #12
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	20000020 	.word	0x20000020
 8007108:	e000ed04 	.word	0xe000ed04

0800710c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007112:	4b12      	ldr	r3, [pc, #72]	@ (800715c <vPortExitCritical+0x50>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10b      	bne.n	8007132 <vPortExitCritical+0x26>
	__asm volatile
 800711a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	607b      	str	r3, [r7, #4]
}
 800712c:	bf00      	nop
 800712e:	bf00      	nop
 8007130:	e7fd      	b.n	800712e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007132:	4b0a      	ldr	r3, [pc, #40]	@ (800715c <vPortExitCritical+0x50>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3b01      	subs	r3, #1
 8007138:	4a08      	ldr	r2, [pc, #32]	@ (800715c <vPortExitCritical+0x50>)
 800713a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800713c:	4b07      	ldr	r3, [pc, #28]	@ (800715c <vPortExitCritical+0x50>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d105      	bne.n	8007150 <vPortExitCritical+0x44>
 8007144:	2300      	movs	r3, #0
 8007146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	f383 8811 	msr	BASEPRI, r3
}
 800714e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	20000020 	.word	0x20000020

08007160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007160:	f3ef 8009 	mrs	r0, PSP
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	4b15      	ldr	r3, [pc, #84]	@ (80071c0 <pxCurrentTCBConst>)
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	f01e 0f10 	tst.w	lr, #16
 8007170:	bf08      	it	eq
 8007172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717a:	6010      	str	r0, [r2, #0]
 800717c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007180:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007184:	f380 8811 	msr	BASEPRI, r0
 8007188:	f3bf 8f4f 	dsb	sy
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f7fe ffa0 	bl	80060d4 <vTaskSwitchContext>
 8007194:	f04f 0000 	mov.w	r0, #0
 8007198:	f380 8811 	msr	BASEPRI, r0
 800719c:	bc09      	pop	{r0, r3}
 800719e:	6819      	ldr	r1, [r3, #0]
 80071a0:	6808      	ldr	r0, [r1, #0]
 80071a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a6:	f01e 0f10 	tst.w	lr, #16
 80071aa:	bf08      	it	eq
 80071ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80071b0:	f380 8809 	msr	PSP, r0
 80071b4:	f3bf 8f6f 	isb	sy
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	f3af 8000 	nop.w

080071c0 <pxCurrentTCBConst>:
 80071c0:	20000a94 	.word	0x20000a94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80071c4:	bf00      	nop
 80071c6:	bf00      	nop

080071c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	607b      	str	r3, [r7, #4]
}
 80071e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071e2:	f7fe febd 	bl	8005f60 <xTaskIncrementTick>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d003      	beq.n	80071f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071ec:	4b06      	ldr	r3, [pc, #24]	@ (8007208 <xPortSysTickHandler+0x40>)
 80071ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	2300      	movs	r3, #0
 80071f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	f383 8811 	msr	BASEPRI, r3
}
 80071fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007200:	bf00      	nop
 8007202:	3708      	adds	r7, #8
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	e000ed04 	.word	0xe000ed04

0800720c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800720c:	b480      	push	{r7}
 800720e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007210:	4b0b      	ldr	r3, [pc, #44]	@ (8007240 <vPortSetupTimerInterrupt+0x34>)
 8007212:	2200      	movs	r2, #0
 8007214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007216:	4b0b      	ldr	r3, [pc, #44]	@ (8007244 <vPortSetupTimerInterrupt+0x38>)
 8007218:	2200      	movs	r2, #0
 800721a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800721c:	4b0a      	ldr	r3, [pc, #40]	@ (8007248 <vPortSetupTimerInterrupt+0x3c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a0a      	ldr	r2, [pc, #40]	@ (800724c <vPortSetupTimerInterrupt+0x40>)
 8007222:	fba2 2303 	umull	r2, r3, r2, r3
 8007226:	099b      	lsrs	r3, r3, #6
 8007228:	4a09      	ldr	r2, [pc, #36]	@ (8007250 <vPortSetupTimerInterrupt+0x44>)
 800722a:	3b01      	subs	r3, #1
 800722c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800722e:	4b04      	ldr	r3, [pc, #16]	@ (8007240 <vPortSetupTimerInterrupt+0x34>)
 8007230:	2207      	movs	r2, #7
 8007232:	601a      	str	r2, [r3, #0]
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	e000e010 	.word	0xe000e010
 8007244:	e000e018 	.word	0xe000e018
 8007248:	20000014 	.word	0x20000014
 800724c:	10624dd3 	.word	0x10624dd3
 8007250:	e000e014 	.word	0xe000e014

08007254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007254:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007264 <vPortEnableVFP+0x10>
 8007258:	6801      	ldr	r1, [r0, #0]
 800725a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800725e:	6001      	str	r1, [r0, #0]
 8007260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007262:	bf00      	nop
 8007264:	e000ed88 	.word	0xe000ed88

08007268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800726e:	f3ef 8305 	mrs	r3, IPSR
 8007272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2b0f      	cmp	r3, #15
 8007278:	d915      	bls.n	80072a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800727a:	4a18      	ldr	r2, [pc, #96]	@ (80072dc <vPortValidateInterruptPriority+0x74>)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	4413      	add	r3, r2
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007284:	4b16      	ldr	r3, [pc, #88]	@ (80072e0 <vPortValidateInterruptPriority+0x78>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	7afa      	ldrb	r2, [r7, #11]
 800728a:	429a      	cmp	r2, r3
 800728c:	d20b      	bcs.n	80072a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	607b      	str	r3, [r7, #4]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80072a6:	4b0f      	ldr	r3, [pc, #60]	@ (80072e4 <vPortValidateInterruptPriority+0x7c>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072ae:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <vPortValidateInterruptPriority+0x80>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d90b      	bls.n	80072ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	603b      	str	r3, [r7, #0]
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	e7fd      	b.n	80072ca <vPortValidateInterruptPriority+0x62>
	}
 80072ce:	bf00      	nop
 80072d0:	3714      	adds	r7, #20
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	e000e3f0 	.word	0xe000e3f0
 80072e0:	200010c0 	.word	0x200010c0
 80072e4:	e000ed0c 	.word	0xe000ed0c
 80072e8:	200010c4 	.word	0x200010c4

080072ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08a      	sub	sp, #40	@ 0x28
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072f4:	2300      	movs	r3, #0
 80072f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072f8:	f7fe fd76 	bl	8005de8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007470 <pvPortMalloc+0x184>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007304:	f000 f924 	bl	8007550 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007308:	4b5a      	ldr	r3, [pc, #360]	@ (8007474 <pvPortMalloc+0x188>)
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4013      	ands	r3, r2
 8007310:	2b00      	cmp	r3, #0
 8007312:	f040 8095 	bne.w	8007440 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d01e      	beq.n	800735a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800731c:	2208      	movs	r2, #8
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4413      	add	r3, r2
 8007322:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f003 0307 	and.w	r3, r3, #7
 800732a:	2b00      	cmp	r3, #0
 800732c:	d015      	beq.n	800735a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f023 0307 	bic.w	r3, r3, #7
 8007334:	3308      	adds	r3, #8
 8007336:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f003 0307 	and.w	r3, r3, #7
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00b      	beq.n	800735a <pvPortMalloc+0x6e>
	__asm volatile
 8007342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007346:	f383 8811 	msr	BASEPRI, r3
 800734a:	f3bf 8f6f 	isb	sy
 800734e:	f3bf 8f4f 	dsb	sy
 8007352:	617b      	str	r3, [r7, #20]
}
 8007354:	bf00      	nop
 8007356:	bf00      	nop
 8007358:	e7fd      	b.n	8007356 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d06f      	beq.n	8007440 <pvPortMalloc+0x154>
 8007360:	4b45      	ldr	r3, [pc, #276]	@ (8007478 <pvPortMalloc+0x18c>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	429a      	cmp	r2, r3
 8007368:	d86a      	bhi.n	8007440 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800736a:	4b44      	ldr	r3, [pc, #272]	@ (800747c <pvPortMalloc+0x190>)
 800736c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800736e:	4b43      	ldr	r3, [pc, #268]	@ (800747c <pvPortMalloc+0x190>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007374:	e004      	b.n	8007380 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	429a      	cmp	r2, r3
 8007388:	d903      	bls.n	8007392 <pvPortMalloc+0xa6>
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1f1      	bne.n	8007376 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007392:	4b37      	ldr	r3, [pc, #220]	@ (8007470 <pvPortMalloc+0x184>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007398:	429a      	cmp	r2, r3
 800739a:	d051      	beq.n	8007440 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800739c:	6a3b      	ldr	r3, [r7, #32]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2208      	movs	r2, #8
 80073a2:	4413      	add	r3, r2
 80073a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	6a3b      	ldr	r3, [r7, #32]
 80073ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80073ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	1ad2      	subs	r2, r2, r3
 80073b6:	2308      	movs	r3, #8
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d920      	bls.n	8007400 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80073be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4413      	add	r3, r2
 80073c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00b      	beq.n	80073e8 <pvPortMalloc+0xfc>
	__asm volatile
 80073d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d4:	f383 8811 	msr	BASEPRI, r3
 80073d8:	f3bf 8f6f 	isb	sy
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	613b      	str	r3, [r7, #16]
}
 80073e2:	bf00      	nop
 80073e4:	bf00      	nop
 80073e6:	e7fd      	b.n	80073e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	1ad2      	subs	r2, r2, r3
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073fa:	69b8      	ldr	r0, [r7, #24]
 80073fc:	f000 f90a 	bl	8007614 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007400:	4b1d      	ldr	r3, [pc, #116]	@ (8007478 <pvPortMalloc+0x18c>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	4a1b      	ldr	r2, [pc, #108]	@ (8007478 <pvPortMalloc+0x18c>)
 800740c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800740e:	4b1a      	ldr	r3, [pc, #104]	@ (8007478 <pvPortMalloc+0x18c>)
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4b1b      	ldr	r3, [pc, #108]	@ (8007480 <pvPortMalloc+0x194>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d203      	bcs.n	8007422 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800741a:	4b17      	ldr	r3, [pc, #92]	@ (8007478 <pvPortMalloc+0x18c>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a18      	ldr	r2, [pc, #96]	@ (8007480 <pvPortMalloc+0x194>)
 8007420:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	685a      	ldr	r2, [r3, #4]
 8007426:	4b13      	ldr	r3, [pc, #76]	@ (8007474 <pvPortMalloc+0x188>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	431a      	orrs	r2, r3
 800742c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007436:	4b13      	ldr	r3, [pc, #76]	@ (8007484 <pvPortMalloc+0x198>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3301      	adds	r3, #1
 800743c:	4a11      	ldr	r2, [pc, #68]	@ (8007484 <pvPortMalloc+0x198>)
 800743e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007440:	f7fe fce0 	bl	8005e04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00b      	beq.n	8007466 <pvPortMalloc+0x17a>
	__asm volatile
 800744e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007452:	f383 8811 	msr	BASEPRI, r3
 8007456:	f3bf 8f6f 	isb	sy
 800745a:	f3bf 8f4f 	dsb	sy
 800745e:	60fb      	str	r3, [r7, #12]
}
 8007460:	bf00      	nop
 8007462:	bf00      	nop
 8007464:	e7fd      	b.n	8007462 <pvPortMalloc+0x176>
	return pvReturn;
 8007466:	69fb      	ldr	r3, [r7, #28]
}
 8007468:	4618      	mov	r0, r3
 800746a:	3728      	adds	r7, #40	@ 0x28
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	20004cd0 	.word	0x20004cd0
 8007474:	20004ce4 	.word	0x20004ce4
 8007478:	20004cd4 	.word	0x20004cd4
 800747c:	20004cc8 	.word	0x20004cc8
 8007480:	20004cd8 	.word	0x20004cd8
 8007484:	20004cdc 	.word	0x20004cdc

08007488 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b086      	sub	sp, #24
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d04f      	beq.n	800753a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800749a:	2308      	movs	r3, #8
 800749c:	425b      	negs	r3, r3
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	4413      	add	r3, r2
 80074a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	4b25      	ldr	r3, [pc, #148]	@ (8007544 <vPortFree+0xbc>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4013      	ands	r3, r2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10b      	bne.n	80074ce <vPortFree+0x46>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	60fb      	str	r3, [r7, #12]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00b      	beq.n	80074ee <vPortFree+0x66>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	60bb      	str	r3, [r7, #8]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	685a      	ldr	r2, [r3, #4]
 80074f2:	4b14      	ldr	r3, [pc, #80]	@ (8007544 <vPortFree+0xbc>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4013      	ands	r3, r2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d01e      	beq.n	800753a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d11a      	bne.n	800753a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	4b0e      	ldr	r3, [pc, #56]	@ (8007544 <vPortFree+0xbc>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	43db      	mvns	r3, r3
 800750e:	401a      	ands	r2, r3
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007514:	f7fe fc68 	bl	8005de8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	4b0a      	ldr	r3, [pc, #40]	@ (8007548 <vPortFree+0xc0>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4413      	add	r3, r2
 8007522:	4a09      	ldr	r2, [pc, #36]	@ (8007548 <vPortFree+0xc0>)
 8007524:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007526:	6938      	ldr	r0, [r7, #16]
 8007528:	f000 f874 	bl	8007614 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800752c:	4b07      	ldr	r3, [pc, #28]	@ (800754c <vPortFree+0xc4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	3301      	adds	r3, #1
 8007532:	4a06      	ldr	r2, [pc, #24]	@ (800754c <vPortFree+0xc4>)
 8007534:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007536:	f7fe fc65 	bl	8005e04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800753a:	bf00      	nop
 800753c:	3718      	adds	r7, #24
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	20004ce4 	.word	0x20004ce4
 8007548:	20004cd4 	.word	0x20004cd4
 800754c:	20004ce0 	.word	0x20004ce0

08007550 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007556:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800755a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800755c:	4b27      	ldr	r3, [pc, #156]	@ (80075fc <prvHeapInit+0xac>)
 800755e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00c      	beq.n	8007584 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	3307      	adds	r3, #7
 800756e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f023 0307 	bic.w	r3, r3, #7
 8007576:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	4a1f      	ldr	r2, [pc, #124]	@ (80075fc <prvHeapInit+0xac>)
 8007580:	4413      	add	r3, r2
 8007582:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007588:	4a1d      	ldr	r2, [pc, #116]	@ (8007600 <prvHeapInit+0xb0>)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800758e:	4b1c      	ldr	r3, [pc, #112]	@ (8007600 <prvHeapInit+0xb0>)
 8007590:	2200      	movs	r2, #0
 8007592:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	68ba      	ldr	r2, [r7, #8]
 8007598:	4413      	add	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800759c:	2208      	movs	r2, #8
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	1a9b      	subs	r3, r3, r2
 80075a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f023 0307 	bic.w	r3, r3, #7
 80075aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4a15      	ldr	r2, [pc, #84]	@ (8007604 <prvHeapInit+0xb4>)
 80075b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80075b2:	4b14      	ldr	r3, [pc, #80]	@ (8007604 <prvHeapInit+0xb4>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2200      	movs	r2, #0
 80075b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80075ba:	4b12      	ldr	r3, [pc, #72]	@ (8007604 <prvHeapInit+0xb4>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2200      	movs	r2, #0
 80075c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	1ad2      	subs	r2, r2, r3
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80075d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007604 <prvHeapInit+0xb4>)
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007608 <prvHeapInit+0xb8>)
 80075de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	4a09      	ldr	r2, [pc, #36]	@ (800760c <prvHeapInit+0xbc>)
 80075e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80075e8:	4b09      	ldr	r3, [pc, #36]	@ (8007610 <prvHeapInit+0xc0>)
 80075ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80075ee:	601a      	str	r2, [r3, #0]
}
 80075f0:	bf00      	nop
 80075f2:	3714      	adds	r7, #20
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	200010c8 	.word	0x200010c8
 8007600:	20004cc8 	.word	0x20004cc8
 8007604:	20004cd0 	.word	0x20004cd0
 8007608:	20004cd8 	.word	0x20004cd8
 800760c:	20004cd4 	.word	0x20004cd4
 8007610:	20004ce4 	.word	0x20004ce4

08007614 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800761c:	4b28      	ldr	r3, [pc, #160]	@ (80076c0 <prvInsertBlockIntoFreeList+0xac>)
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	e002      	b.n	8007628 <prvInsertBlockIntoFreeList+0x14>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	429a      	cmp	r2, r3
 8007630:	d8f7      	bhi.n	8007622 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	4413      	add	r3, r2
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	429a      	cmp	r2, r3
 8007642:	d108      	bne.n	8007656 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	441a      	add	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	441a      	add	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	429a      	cmp	r2, r3
 8007668:	d118      	bne.n	800769c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	4b15      	ldr	r3, [pc, #84]	@ (80076c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	429a      	cmp	r2, r3
 8007674:	d00d      	beq.n	8007692 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	441a      	add	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	601a      	str	r2, [r3, #0]
 8007690:	e008      	b.n	80076a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007692:	4b0c      	ldr	r3, [pc, #48]	@ (80076c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	e003      	b.n	80076a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d002      	beq.n	80076b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076b2:	bf00      	nop
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop
 80076c0:	20004cc8 	.word	0x20004cc8
 80076c4:	20004cd0 	.word	0x20004cd0

080076c8 <sbrk_aligned>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	4e0f      	ldr	r6, [pc, #60]	@ (8007708 <sbrk_aligned+0x40>)
 80076cc:	460c      	mov	r4, r1
 80076ce:	6831      	ldr	r1, [r6, #0]
 80076d0:	4605      	mov	r5, r0
 80076d2:	b911      	cbnz	r1, 80076da <sbrk_aligned+0x12>
 80076d4:	f000 f92e 	bl	8007934 <_sbrk_r>
 80076d8:	6030      	str	r0, [r6, #0]
 80076da:	4621      	mov	r1, r4
 80076dc:	4628      	mov	r0, r5
 80076de:	f000 f929 	bl	8007934 <_sbrk_r>
 80076e2:	1c43      	adds	r3, r0, #1
 80076e4:	d103      	bne.n	80076ee <sbrk_aligned+0x26>
 80076e6:	f04f 34ff 	mov.w	r4, #4294967295
 80076ea:	4620      	mov	r0, r4
 80076ec:	bd70      	pop	{r4, r5, r6, pc}
 80076ee:	1cc4      	adds	r4, r0, #3
 80076f0:	f024 0403 	bic.w	r4, r4, #3
 80076f4:	42a0      	cmp	r0, r4
 80076f6:	d0f8      	beq.n	80076ea <sbrk_aligned+0x22>
 80076f8:	1a21      	subs	r1, r4, r0
 80076fa:	4628      	mov	r0, r5
 80076fc:	f000 f91a 	bl	8007934 <_sbrk_r>
 8007700:	3001      	adds	r0, #1
 8007702:	d1f2      	bne.n	80076ea <sbrk_aligned+0x22>
 8007704:	e7ef      	b.n	80076e6 <sbrk_aligned+0x1e>
 8007706:	bf00      	nop
 8007708:	20004ce8 	.word	0x20004ce8

0800770c <_malloc_r>:
 800770c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007710:	1ccd      	adds	r5, r1, #3
 8007712:	f025 0503 	bic.w	r5, r5, #3
 8007716:	3508      	adds	r5, #8
 8007718:	2d0c      	cmp	r5, #12
 800771a:	bf38      	it	cc
 800771c:	250c      	movcc	r5, #12
 800771e:	2d00      	cmp	r5, #0
 8007720:	4606      	mov	r6, r0
 8007722:	db01      	blt.n	8007728 <_malloc_r+0x1c>
 8007724:	42a9      	cmp	r1, r5
 8007726:	d904      	bls.n	8007732 <_malloc_r+0x26>
 8007728:	230c      	movs	r3, #12
 800772a:	6033      	str	r3, [r6, #0]
 800772c:	2000      	movs	r0, #0
 800772e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007732:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007808 <_malloc_r+0xfc>
 8007736:	f000 f869 	bl	800780c <__malloc_lock>
 800773a:	f8d8 3000 	ldr.w	r3, [r8]
 800773e:	461c      	mov	r4, r3
 8007740:	bb44      	cbnz	r4, 8007794 <_malloc_r+0x88>
 8007742:	4629      	mov	r1, r5
 8007744:	4630      	mov	r0, r6
 8007746:	f7ff ffbf 	bl	80076c8 <sbrk_aligned>
 800774a:	1c43      	adds	r3, r0, #1
 800774c:	4604      	mov	r4, r0
 800774e:	d158      	bne.n	8007802 <_malloc_r+0xf6>
 8007750:	f8d8 4000 	ldr.w	r4, [r8]
 8007754:	4627      	mov	r7, r4
 8007756:	2f00      	cmp	r7, #0
 8007758:	d143      	bne.n	80077e2 <_malloc_r+0xd6>
 800775a:	2c00      	cmp	r4, #0
 800775c:	d04b      	beq.n	80077f6 <_malloc_r+0xea>
 800775e:	6823      	ldr	r3, [r4, #0]
 8007760:	4639      	mov	r1, r7
 8007762:	4630      	mov	r0, r6
 8007764:	eb04 0903 	add.w	r9, r4, r3
 8007768:	f000 f8e4 	bl	8007934 <_sbrk_r>
 800776c:	4581      	cmp	r9, r0
 800776e:	d142      	bne.n	80077f6 <_malloc_r+0xea>
 8007770:	6821      	ldr	r1, [r4, #0]
 8007772:	1a6d      	subs	r5, r5, r1
 8007774:	4629      	mov	r1, r5
 8007776:	4630      	mov	r0, r6
 8007778:	f7ff ffa6 	bl	80076c8 <sbrk_aligned>
 800777c:	3001      	adds	r0, #1
 800777e:	d03a      	beq.n	80077f6 <_malloc_r+0xea>
 8007780:	6823      	ldr	r3, [r4, #0]
 8007782:	442b      	add	r3, r5
 8007784:	6023      	str	r3, [r4, #0]
 8007786:	f8d8 3000 	ldr.w	r3, [r8]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	bb62      	cbnz	r2, 80077e8 <_malloc_r+0xdc>
 800778e:	f8c8 7000 	str.w	r7, [r8]
 8007792:	e00f      	b.n	80077b4 <_malloc_r+0xa8>
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	1b52      	subs	r2, r2, r5
 8007798:	d420      	bmi.n	80077dc <_malloc_r+0xd0>
 800779a:	2a0b      	cmp	r2, #11
 800779c:	d917      	bls.n	80077ce <_malloc_r+0xc2>
 800779e:	1961      	adds	r1, r4, r5
 80077a0:	42a3      	cmp	r3, r4
 80077a2:	6025      	str	r5, [r4, #0]
 80077a4:	bf18      	it	ne
 80077a6:	6059      	strne	r1, [r3, #4]
 80077a8:	6863      	ldr	r3, [r4, #4]
 80077aa:	bf08      	it	eq
 80077ac:	f8c8 1000 	streq.w	r1, [r8]
 80077b0:	5162      	str	r2, [r4, r5]
 80077b2:	604b      	str	r3, [r1, #4]
 80077b4:	4630      	mov	r0, r6
 80077b6:	f000 f82f 	bl	8007818 <__malloc_unlock>
 80077ba:	f104 000b 	add.w	r0, r4, #11
 80077be:	1d23      	adds	r3, r4, #4
 80077c0:	f020 0007 	bic.w	r0, r0, #7
 80077c4:	1ac2      	subs	r2, r0, r3
 80077c6:	bf1c      	itt	ne
 80077c8:	1a1b      	subne	r3, r3, r0
 80077ca:	50a3      	strne	r3, [r4, r2]
 80077cc:	e7af      	b.n	800772e <_malloc_r+0x22>
 80077ce:	6862      	ldr	r2, [r4, #4]
 80077d0:	42a3      	cmp	r3, r4
 80077d2:	bf0c      	ite	eq
 80077d4:	f8c8 2000 	streq.w	r2, [r8]
 80077d8:	605a      	strne	r2, [r3, #4]
 80077da:	e7eb      	b.n	80077b4 <_malloc_r+0xa8>
 80077dc:	4623      	mov	r3, r4
 80077de:	6864      	ldr	r4, [r4, #4]
 80077e0:	e7ae      	b.n	8007740 <_malloc_r+0x34>
 80077e2:	463c      	mov	r4, r7
 80077e4:	687f      	ldr	r7, [r7, #4]
 80077e6:	e7b6      	b.n	8007756 <_malloc_r+0x4a>
 80077e8:	461a      	mov	r2, r3
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	42a3      	cmp	r3, r4
 80077ee:	d1fb      	bne.n	80077e8 <_malloc_r+0xdc>
 80077f0:	2300      	movs	r3, #0
 80077f2:	6053      	str	r3, [r2, #4]
 80077f4:	e7de      	b.n	80077b4 <_malloc_r+0xa8>
 80077f6:	230c      	movs	r3, #12
 80077f8:	6033      	str	r3, [r6, #0]
 80077fa:	4630      	mov	r0, r6
 80077fc:	f000 f80c 	bl	8007818 <__malloc_unlock>
 8007800:	e794      	b.n	800772c <_malloc_r+0x20>
 8007802:	6005      	str	r5, [r0, #0]
 8007804:	e7d6      	b.n	80077b4 <_malloc_r+0xa8>
 8007806:	bf00      	nop
 8007808:	20004cec 	.word	0x20004cec

0800780c <__malloc_lock>:
 800780c:	4801      	ldr	r0, [pc, #4]	@ (8007814 <__malloc_lock+0x8>)
 800780e:	f000 b8cb 	b.w	80079a8 <__retarget_lock_acquire_recursive>
 8007812:	bf00      	nop
 8007814:	20004e2c 	.word	0x20004e2c

08007818 <__malloc_unlock>:
 8007818:	4801      	ldr	r0, [pc, #4]	@ (8007820 <__malloc_unlock+0x8>)
 800781a:	f000 b8c6 	b.w	80079aa <__retarget_lock_release_recursive>
 800781e:	bf00      	nop
 8007820:	20004e2c 	.word	0x20004e2c

08007824 <siprintf>:
 8007824:	b40e      	push	{r1, r2, r3}
 8007826:	b510      	push	{r4, lr}
 8007828:	b09d      	sub	sp, #116	@ 0x74
 800782a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800782c:	9002      	str	r0, [sp, #8]
 800782e:	9006      	str	r0, [sp, #24]
 8007830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007834:	480a      	ldr	r0, [pc, #40]	@ (8007860 <siprintf+0x3c>)
 8007836:	9107      	str	r1, [sp, #28]
 8007838:	9104      	str	r1, [sp, #16]
 800783a:	490a      	ldr	r1, [pc, #40]	@ (8007864 <siprintf+0x40>)
 800783c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007840:	9105      	str	r1, [sp, #20]
 8007842:	2400      	movs	r4, #0
 8007844:	a902      	add	r1, sp, #8
 8007846:	6800      	ldr	r0, [r0, #0]
 8007848:	9301      	str	r3, [sp, #4]
 800784a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800784c:	f000 f962 	bl	8007b14 <_svfiprintf_r>
 8007850:	9b02      	ldr	r3, [sp, #8]
 8007852:	701c      	strb	r4, [r3, #0]
 8007854:	b01d      	add	sp, #116	@ 0x74
 8007856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800785a:	b003      	add	sp, #12
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	20000024 	.word	0x20000024
 8007864:	ffff0208 	.word	0xffff0208

08007868 <memset>:
 8007868:	4402      	add	r2, r0
 800786a:	4603      	mov	r3, r0
 800786c:	4293      	cmp	r3, r2
 800786e:	d100      	bne.n	8007872 <memset+0xa>
 8007870:	4770      	bx	lr
 8007872:	f803 1b01 	strb.w	r1, [r3], #1
 8007876:	e7f9      	b.n	800786c <memset+0x4>

08007878 <_reclaim_reent>:
 8007878:	4b2d      	ldr	r3, [pc, #180]	@ (8007930 <_reclaim_reent+0xb8>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4283      	cmp	r3, r0
 800787e:	b570      	push	{r4, r5, r6, lr}
 8007880:	4604      	mov	r4, r0
 8007882:	d053      	beq.n	800792c <_reclaim_reent+0xb4>
 8007884:	69c3      	ldr	r3, [r0, #28]
 8007886:	b31b      	cbz	r3, 80078d0 <_reclaim_reent+0x58>
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	b163      	cbz	r3, 80078a6 <_reclaim_reent+0x2e>
 800788c:	2500      	movs	r5, #0
 800788e:	69e3      	ldr	r3, [r4, #28]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	5959      	ldr	r1, [r3, r5]
 8007894:	b9b1      	cbnz	r1, 80078c4 <_reclaim_reent+0x4c>
 8007896:	3504      	adds	r5, #4
 8007898:	2d80      	cmp	r5, #128	@ 0x80
 800789a:	d1f8      	bne.n	800788e <_reclaim_reent+0x16>
 800789c:	69e3      	ldr	r3, [r4, #28]
 800789e:	4620      	mov	r0, r4
 80078a0:	68d9      	ldr	r1, [r3, #12]
 80078a2:	f000 f891 	bl	80079c8 <_free_r>
 80078a6:	69e3      	ldr	r3, [r4, #28]
 80078a8:	6819      	ldr	r1, [r3, #0]
 80078aa:	b111      	cbz	r1, 80078b2 <_reclaim_reent+0x3a>
 80078ac:	4620      	mov	r0, r4
 80078ae:	f000 f88b 	bl	80079c8 <_free_r>
 80078b2:	69e3      	ldr	r3, [r4, #28]
 80078b4:	689d      	ldr	r5, [r3, #8]
 80078b6:	b15d      	cbz	r5, 80078d0 <_reclaim_reent+0x58>
 80078b8:	4629      	mov	r1, r5
 80078ba:	4620      	mov	r0, r4
 80078bc:	682d      	ldr	r5, [r5, #0]
 80078be:	f000 f883 	bl	80079c8 <_free_r>
 80078c2:	e7f8      	b.n	80078b6 <_reclaim_reent+0x3e>
 80078c4:	680e      	ldr	r6, [r1, #0]
 80078c6:	4620      	mov	r0, r4
 80078c8:	f000 f87e 	bl	80079c8 <_free_r>
 80078cc:	4631      	mov	r1, r6
 80078ce:	e7e1      	b.n	8007894 <_reclaim_reent+0x1c>
 80078d0:	6961      	ldr	r1, [r4, #20]
 80078d2:	b111      	cbz	r1, 80078da <_reclaim_reent+0x62>
 80078d4:	4620      	mov	r0, r4
 80078d6:	f000 f877 	bl	80079c8 <_free_r>
 80078da:	69e1      	ldr	r1, [r4, #28]
 80078dc:	b111      	cbz	r1, 80078e4 <_reclaim_reent+0x6c>
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 f872 	bl	80079c8 <_free_r>
 80078e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80078e6:	b111      	cbz	r1, 80078ee <_reclaim_reent+0x76>
 80078e8:	4620      	mov	r0, r4
 80078ea:	f000 f86d 	bl	80079c8 <_free_r>
 80078ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078f0:	b111      	cbz	r1, 80078f8 <_reclaim_reent+0x80>
 80078f2:	4620      	mov	r0, r4
 80078f4:	f000 f868 	bl	80079c8 <_free_r>
 80078f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80078fa:	b111      	cbz	r1, 8007902 <_reclaim_reent+0x8a>
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 f863 	bl	80079c8 <_free_r>
 8007902:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007904:	b111      	cbz	r1, 800790c <_reclaim_reent+0x94>
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f85e 	bl	80079c8 <_free_r>
 800790c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800790e:	b111      	cbz	r1, 8007916 <_reclaim_reent+0x9e>
 8007910:	4620      	mov	r0, r4
 8007912:	f000 f859 	bl	80079c8 <_free_r>
 8007916:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007918:	b111      	cbz	r1, 8007920 <_reclaim_reent+0xa8>
 800791a:	4620      	mov	r0, r4
 800791c:	f000 f854 	bl	80079c8 <_free_r>
 8007920:	6a23      	ldr	r3, [r4, #32]
 8007922:	b11b      	cbz	r3, 800792c <_reclaim_reent+0xb4>
 8007924:	4620      	mov	r0, r4
 8007926:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800792a:	4718      	bx	r3
 800792c:	bd70      	pop	{r4, r5, r6, pc}
 800792e:	bf00      	nop
 8007930:	20000024 	.word	0x20000024

08007934 <_sbrk_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4d06      	ldr	r5, [pc, #24]	@ (8007950 <_sbrk_r+0x1c>)
 8007938:	2300      	movs	r3, #0
 800793a:	4604      	mov	r4, r0
 800793c:	4608      	mov	r0, r1
 800793e:	602b      	str	r3, [r5, #0]
 8007940:	f7fa fc4c 	bl	80021dc <_sbrk>
 8007944:	1c43      	adds	r3, r0, #1
 8007946:	d102      	bne.n	800794e <_sbrk_r+0x1a>
 8007948:	682b      	ldr	r3, [r5, #0]
 800794a:	b103      	cbz	r3, 800794e <_sbrk_r+0x1a>
 800794c:	6023      	str	r3, [r4, #0]
 800794e:	bd38      	pop	{r3, r4, r5, pc}
 8007950:	20004e28 	.word	0x20004e28

08007954 <__errno>:
 8007954:	4b01      	ldr	r3, [pc, #4]	@ (800795c <__errno+0x8>)
 8007956:	6818      	ldr	r0, [r3, #0]
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	20000024 	.word	0x20000024

08007960 <__libc_init_array>:
 8007960:	b570      	push	{r4, r5, r6, lr}
 8007962:	4d0d      	ldr	r5, [pc, #52]	@ (8007998 <__libc_init_array+0x38>)
 8007964:	4c0d      	ldr	r4, [pc, #52]	@ (800799c <__libc_init_array+0x3c>)
 8007966:	1b64      	subs	r4, r4, r5
 8007968:	10a4      	asrs	r4, r4, #2
 800796a:	2600      	movs	r6, #0
 800796c:	42a6      	cmp	r6, r4
 800796e:	d109      	bne.n	8007984 <__libc_init_array+0x24>
 8007970:	4d0b      	ldr	r5, [pc, #44]	@ (80079a0 <__libc_init_array+0x40>)
 8007972:	4c0c      	ldr	r4, [pc, #48]	@ (80079a4 <__libc_init_array+0x44>)
 8007974:	f000 fba6 	bl	80080c4 <_init>
 8007978:	1b64      	subs	r4, r4, r5
 800797a:	10a4      	asrs	r4, r4, #2
 800797c:	2600      	movs	r6, #0
 800797e:	42a6      	cmp	r6, r4
 8007980:	d105      	bne.n	800798e <__libc_init_array+0x2e>
 8007982:	bd70      	pop	{r4, r5, r6, pc}
 8007984:	f855 3b04 	ldr.w	r3, [r5], #4
 8007988:	4798      	blx	r3
 800798a:	3601      	adds	r6, #1
 800798c:	e7ee      	b.n	800796c <__libc_init_array+0xc>
 800798e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007992:	4798      	blx	r3
 8007994:	3601      	adds	r6, #1
 8007996:	e7f2      	b.n	800797e <__libc_init_array+0x1e>
 8007998:	0801c9bc 	.word	0x0801c9bc
 800799c:	0801c9bc 	.word	0x0801c9bc
 80079a0:	0801c9bc 	.word	0x0801c9bc
 80079a4:	0801c9c0 	.word	0x0801c9c0

080079a8 <__retarget_lock_acquire_recursive>:
 80079a8:	4770      	bx	lr

080079aa <__retarget_lock_release_recursive>:
 80079aa:	4770      	bx	lr

080079ac <memcpy>:
 80079ac:	440a      	add	r2, r1
 80079ae:	4291      	cmp	r1, r2
 80079b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079b4:	d100      	bne.n	80079b8 <memcpy+0xc>
 80079b6:	4770      	bx	lr
 80079b8:	b510      	push	{r4, lr}
 80079ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079c2:	4291      	cmp	r1, r2
 80079c4:	d1f9      	bne.n	80079ba <memcpy+0xe>
 80079c6:	bd10      	pop	{r4, pc}

080079c8 <_free_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4605      	mov	r5, r0
 80079cc:	2900      	cmp	r1, #0
 80079ce:	d041      	beq.n	8007a54 <_free_r+0x8c>
 80079d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d4:	1f0c      	subs	r4, r1, #4
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	bfb8      	it	lt
 80079da:	18e4      	addlt	r4, r4, r3
 80079dc:	f7ff ff16 	bl	800780c <__malloc_lock>
 80079e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a58 <_free_r+0x90>)
 80079e2:	6813      	ldr	r3, [r2, #0]
 80079e4:	b933      	cbnz	r3, 80079f4 <_free_r+0x2c>
 80079e6:	6063      	str	r3, [r4, #4]
 80079e8:	6014      	str	r4, [r2, #0]
 80079ea:	4628      	mov	r0, r5
 80079ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079f0:	f7ff bf12 	b.w	8007818 <__malloc_unlock>
 80079f4:	42a3      	cmp	r3, r4
 80079f6:	d908      	bls.n	8007a0a <_free_r+0x42>
 80079f8:	6820      	ldr	r0, [r4, #0]
 80079fa:	1821      	adds	r1, r4, r0
 80079fc:	428b      	cmp	r3, r1
 80079fe:	bf01      	itttt	eq
 8007a00:	6819      	ldreq	r1, [r3, #0]
 8007a02:	685b      	ldreq	r3, [r3, #4]
 8007a04:	1809      	addeq	r1, r1, r0
 8007a06:	6021      	streq	r1, [r4, #0]
 8007a08:	e7ed      	b.n	80079e6 <_free_r+0x1e>
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	b10b      	cbz	r3, 8007a14 <_free_r+0x4c>
 8007a10:	42a3      	cmp	r3, r4
 8007a12:	d9fa      	bls.n	8007a0a <_free_r+0x42>
 8007a14:	6811      	ldr	r1, [r2, #0]
 8007a16:	1850      	adds	r0, r2, r1
 8007a18:	42a0      	cmp	r0, r4
 8007a1a:	d10b      	bne.n	8007a34 <_free_r+0x6c>
 8007a1c:	6820      	ldr	r0, [r4, #0]
 8007a1e:	4401      	add	r1, r0
 8007a20:	1850      	adds	r0, r2, r1
 8007a22:	4283      	cmp	r3, r0
 8007a24:	6011      	str	r1, [r2, #0]
 8007a26:	d1e0      	bne.n	80079ea <_free_r+0x22>
 8007a28:	6818      	ldr	r0, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	6053      	str	r3, [r2, #4]
 8007a2e:	4408      	add	r0, r1
 8007a30:	6010      	str	r0, [r2, #0]
 8007a32:	e7da      	b.n	80079ea <_free_r+0x22>
 8007a34:	d902      	bls.n	8007a3c <_free_r+0x74>
 8007a36:	230c      	movs	r3, #12
 8007a38:	602b      	str	r3, [r5, #0]
 8007a3a:	e7d6      	b.n	80079ea <_free_r+0x22>
 8007a3c:	6820      	ldr	r0, [r4, #0]
 8007a3e:	1821      	adds	r1, r4, r0
 8007a40:	428b      	cmp	r3, r1
 8007a42:	bf04      	itt	eq
 8007a44:	6819      	ldreq	r1, [r3, #0]
 8007a46:	685b      	ldreq	r3, [r3, #4]
 8007a48:	6063      	str	r3, [r4, #4]
 8007a4a:	bf04      	itt	eq
 8007a4c:	1809      	addeq	r1, r1, r0
 8007a4e:	6021      	streq	r1, [r4, #0]
 8007a50:	6054      	str	r4, [r2, #4]
 8007a52:	e7ca      	b.n	80079ea <_free_r+0x22>
 8007a54:	bd38      	pop	{r3, r4, r5, pc}
 8007a56:	bf00      	nop
 8007a58:	20004cec 	.word	0x20004cec

08007a5c <__ssputs_r>:
 8007a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a60:	688e      	ldr	r6, [r1, #8]
 8007a62:	461f      	mov	r7, r3
 8007a64:	42be      	cmp	r6, r7
 8007a66:	680b      	ldr	r3, [r1, #0]
 8007a68:	4682      	mov	sl, r0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	4690      	mov	r8, r2
 8007a6e:	d82d      	bhi.n	8007acc <__ssputs_r+0x70>
 8007a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007a78:	d026      	beq.n	8007ac8 <__ssputs_r+0x6c>
 8007a7a:	6965      	ldr	r5, [r4, #20]
 8007a7c:	6909      	ldr	r1, [r1, #16]
 8007a7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a82:	eba3 0901 	sub.w	r9, r3, r1
 8007a86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a8a:	1c7b      	adds	r3, r7, #1
 8007a8c:	444b      	add	r3, r9
 8007a8e:	106d      	asrs	r5, r5, #1
 8007a90:	429d      	cmp	r5, r3
 8007a92:	bf38      	it	cc
 8007a94:	461d      	movcc	r5, r3
 8007a96:	0553      	lsls	r3, r2, #21
 8007a98:	d527      	bpl.n	8007aea <__ssputs_r+0x8e>
 8007a9a:	4629      	mov	r1, r5
 8007a9c:	f7ff fe36 	bl	800770c <_malloc_r>
 8007aa0:	4606      	mov	r6, r0
 8007aa2:	b360      	cbz	r0, 8007afe <__ssputs_r+0xa2>
 8007aa4:	6921      	ldr	r1, [r4, #16]
 8007aa6:	464a      	mov	r2, r9
 8007aa8:	f7ff ff80 	bl	80079ac <memcpy>
 8007aac:	89a3      	ldrh	r3, [r4, #12]
 8007aae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ab6:	81a3      	strh	r3, [r4, #12]
 8007ab8:	6126      	str	r6, [r4, #16]
 8007aba:	6165      	str	r5, [r4, #20]
 8007abc:	444e      	add	r6, r9
 8007abe:	eba5 0509 	sub.w	r5, r5, r9
 8007ac2:	6026      	str	r6, [r4, #0]
 8007ac4:	60a5      	str	r5, [r4, #8]
 8007ac6:	463e      	mov	r6, r7
 8007ac8:	42be      	cmp	r6, r7
 8007aca:	d900      	bls.n	8007ace <__ssputs_r+0x72>
 8007acc:	463e      	mov	r6, r7
 8007ace:	6820      	ldr	r0, [r4, #0]
 8007ad0:	4632      	mov	r2, r6
 8007ad2:	4641      	mov	r1, r8
 8007ad4:	f000 faa6 	bl	8008024 <memmove>
 8007ad8:	68a3      	ldr	r3, [r4, #8]
 8007ada:	1b9b      	subs	r3, r3, r6
 8007adc:	60a3      	str	r3, [r4, #8]
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	4433      	add	r3, r6
 8007ae2:	6023      	str	r3, [r4, #0]
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aea:	462a      	mov	r2, r5
 8007aec:	f000 fab4 	bl	8008058 <_realloc_r>
 8007af0:	4606      	mov	r6, r0
 8007af2:	2800      	cmp	r0, #0
 8007af4:	d1e0      	bne.n	8007ab8 <__ssputs_r+0x5c>
 8007af6:	6921      	ldr	r1, [r4, #16]
 8007af8:	4650      	mov	r0, sl
 8007afa:	f7ff ff65 	bl	80079c8 <_free_r>
 8007afe:	230c      	movs	r3, #12
 8007b00:	f8ca 3000 	str.w	r3, [sl]
 8007b04:	89a3      	ldrh	r3, [r4, #12]
 8007b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b0a:	81a3      	strh	r3, [r4, #12]
 8007b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b10:	e7e9      	b.n	8007ae6 <__ssputs_r+0x8a>
	...

08007b14 <_svfiprintf_r>:
 8007b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	4698      	mov	r8, r3
 8007b1a:	898b      	ldrh	r3, [r1, #12]
 8007b1c:	061b      	lsls	r3, r3, #24
 8007b1e:	b09d      	sub	sp, #116	@ 0x74
 8007b20:	4607      	mov	r7, r0
 8007b22:	460d      	mov	r5, r1
 8007b24:	4614      	mov	r4, r2
 8007b26:	d510      	bpl.n	8007b4a <_svfiprintf_r+0x36>
 8007b28:	690b      	ldr	r3, [r1, #16]
 8007b2a:	b973      	cbnz	r3, 8007b4a <_svfiprintf_r+0x36>
 8007b2c:	2140      	movs	r1, #64	@ 0x40
 8007b2e:	f7ff fded 	bl	800770c <_malloc_r>
 8007b32:	6028      	str	r0, [r5, #0]
 8007b34:	6128      	str	r0, [r5, #16]
 8007b36:	b930      	cbnz	r0, 8007b46 <_svfiprintf_r+0x32>
 8007b38:	230c      	movs	r3, #12
 8007b3a:	603b      	str	r3, [r7, #0]
 8007b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b40:	b01d      	add	sp, #116	@ 0x74
 8007b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b46:	2340      	movs	r3, #64	@ 0x40
 8007b48:	616b      	str	r3, [r5, #20]
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b4e:	2320      	movs	r3, #32
 8007b50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b54:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b58:	2330      	movs	r3, #48	@ 0x30
 8007b5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007cf8 <_svfiprintf_r+0x1e4>
 8007b5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b62:	f04f 0901 	mov.w	r9, #1
 8007b66:	4623      	mov	r3, r4
 8007b68:	469a      	mov	sl, r3
 8007b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b6e:	b10a      	cbz	r2, 8007b74 <_svfiprintf_r+0x60>
 8007b70:	2a25      	cmp	r2, #37	@ 0x25
 8007b72:	d1f9      	bne.n	8007b68 <_svfiprintf_r+0x54>
 8007b74:	ebba 0b04 	subs.w	fp, sl, r4
 8007b78:	d00b      	beq.n	8007b92 <_svfiprintf_r+0x7e>
 8007b7a:	465b      	mov	r3, fp
 8007b7c:	4622      	mov	r2, r4
 8007b7e:	4629      	mov	r1, r5
 8007b80:	4638      	mov	r0, r7
 8007b82:	f7ff ff6b 	bl	8007a5c <__ssputs_r>
 8007b86:	3001      	adds	r0, #1
 8007b88:	f000 80a7 	beq.w	8007cda <_svfiprintf_r+0x1c6>
 8007b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b8e:	445a      	add	r2, fp
 8007b90:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b92:	f89a 3000 	ldrb.w	r3, [sl]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f000 809f 	beq.w	8007cda <_svfiprintf_r+0x1c6>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ba6:	f10a 0a01 	add.w	sl, sl, #1
 8007baa:	9304      	str	r3, [sp, #16]
 8007bac:	9307      	str	r3, [sp, #28]
 8007bae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007bb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007bb4:	4654      	mov	r4, sl
 8007bb6:	2205      	movs	r2, #5
 8007bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bbc:	484e      	ldr	r0, [pc, #312]	@ (8007cf8 <_svfiprintf_r+0x1e4>)
 8007bbe:	f7f8 fb0f 	bl	80001e0 <memchr>
 8007bc2:	9a04      	ldr	r2, [sp, #16]
 8007bc4:	b9d8      	cbnz	r0, 8007bfe <_svfiprintf_r+0xea>
 8007bc6:	06d0      	lsls	r0, r2, #27
 8007bc8:	bf44      	itt	mi
 8007bca:	2320      	movmi	r3, #32
 8007bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007bd0:	0711      	lsls	r1, r2, #28
 8007bd2:	bf44      	itt	mi
 8007bd4:	232b      	movmi	r3, #43	@ 0x2b
 8007bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007bda:	f89a 3000 	ldrb.w	r3, [sl]
 8007bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8007be0:	d015      	beq.n	8007c0e <_svfiprintf_r+0xfa>
 8007be2:	9a07      	ldr	r2, [sp, #28]
 8007be4:	4654      	mov	r4, sl
 8007be6:	2000      	movs	r0, #0
 8007be8:	f04f 0c0a 	mov.w	ip, #10
 8007bec:	4621      	mov	r1, r4
 8007bee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bf2:	3b30      	subs	r3, #48	@ 0x30
 8007bf4:	2b09      	cmp	r3, #9
 8007bf6:	d94b      	bls.n	8007c90 <_svfiprintf_r+0x17c>
 8007bf8:	b1b0      	cbz	r0, 8007c28 <_svfiprintf_r+0x114>
 8007bfa:	9207      	str	r2, [sp, #28]
 8007bfc:	e014      	b.n	8007c28 <_svfiprintf_r+0x114>
 8007bfe:	eba0 0308 	sub.w	r3, r0, r8
 8007c02:	fa09 f303 	lsl.w	r3, r9, r3
 8007c06:	4313      	orrs	r3, r2
 8007c08:	9304      	str	r3, [sp, #16]
 8007c0a:	46a2      	mov	sl, r4
 8007c0c:	e7d2      	b.n	8007bb4 <_svfiprintf_r+0xa0>
 8007c0e:	9b03      	ldr	r3, [sp, #12]
 8007c10:	1d19      	adds	r1, r3, #4
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	9103      	str	r1, [sp, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	bfbb      	ittet	lt
 8007c1a:	425b      	neglt	r3, r3
 8007c1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007c20:	9307      	strge	r3, [sp, #28]
 8007c22:	9307      	strlt	r3, [sp, #28]
 8007c24:	bfb8      	it	lt
 8007c26:	9204      	strlt	r2, [sp, #16]
 8007c28:	7823      	ldrb	r3, [r4, #0]
 8007c2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c2c:	d10a      	bne.n	8007c44 <_svfiprintf_r+0x130>
 8007c2e:	7863      	ldrb	r3, [r4, #1]
 8007c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c32:	d132      	bne.n	8007c9a <_svfiprintf_r+0x186>
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	1d1a      	adds	r2, r3, #4
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	9203      	str	r2, [sp, #12]
 8007c3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c40:	3402      	adds	r4, #2
 8007c42:	9305      	str	r3, [sp, #20]
 8007c44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007d08 <_svfiprintf_r+0x1f4>
 8007c48:	7821      	ldrb	r1, [r4, #0]
 8007c4a:	2203      	movs	r2, #3
 8007c4c:	4650      	mov	r0, sl
 8007c4e:	f7f8 fac7 	bl	80001e0 <memchr>
 8007c52:	b138      	cbz	r0, 8007c64 <_svfiprintf_r+0x150>
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	eba0 000a 	sub.w	r0, r0, sl
 8007c5a:	2240      	movs	r2, #64	@ 0x40
 8007c5c:	4082      	lsls	r2, r0
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	3401      	adds	r4, #1
 8007c62:	9304      	str	r3, [sp, #16]
 8007c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c68:	4824      	ldr	r0, [pc, #144]	@ (8007cfc <_svfiprintf_r+0x1e8>)
 8007c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c6e:	2206      	movs	r2, #6
 8007c70:	f7f8 fab6 	bl	80001e0 <memchr>
 8007c74:	2800      	cmp	r0, #0
 8007c76:	d036      	beq.n	8007ce6 <_svfiprintf_r+0x1d2>
 8007c78:	4b21      	ldr	r3, [pc, #132]	@ (8007d00 <_svfiprintf_r+0x1ec>)
 8007c7a:	bb1b      	cbnz	r3, 8007cc4 <_svfiprintf_r+0x1b0>
 8007c7c:	9b03      	ldr	r3, [sp, #12]
 8007c7e:	3307      	adds	r3, #7
 8007c80:	f023 0307 	bic.w	r3, r3, #7
 8007c84:	3308      	adds	r3, #8
 8007c86:	9303      	str	r3, [sp, #12]
 8007c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c8a:	4433      	add	r3, r6
 8007c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c8e:	e76a      	b.n	8007b66 <_svfiprintf_r+0x52>
 8007c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c94:	460c      	mov	r4, r1
 8007c96:	2001      	movs	r0, #1
 8007c98:	e7a8      	b.n	8007bec <_svfiprintf_r+0xd8>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	3401      	adds	r4, #1
 8007c9e:	9305      	str	r3, [sp, #20]
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	f04f 0c0a 	mov.w	ip, #10
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cac:	3a30      	subs	r2, #48	@ 0x30
 8007cae:	2a09      	cmp	r2, #9
 8007cb0:	d903      	bls.n	8007cba <_svfiprintf_r+0x1a6>
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0c6      	beq.n	8007c44 <_svfiprintf_r+0x130>
 8007cb6:	9105      	str	r1, [sp, #20]
 8007cb8:	e7c4      	b.n	8007c44 <_svfiprintf_r+0x130>
 8007cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e7f0      	b.n	8007ca6 <_svfiprintf_r+0x192>
 8007cc4:	ab03      	add	r3, sp, #12
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	462a      	mov	r2, r5
 8007cca:	4b0e      	ldr	r3, [pc, #56]	@ (8007d04 <_svfiprintf_r+0x1f0>)
 8007ccc:	a904      	add	r1, sp, #16
 8007cce:	4638      	mov	r0, r7
 8007cd0:	f3af 8000 	nop.w
 8007cd4:	1c42      	adds	r2, r0, #1
 8007cd6:	4606      	mov	r6, r0
 8007cd8:	d1d6      	bne.n	8007c88 <_svfiprintf_r+0x174>
 8007cda:	89ab      	ldrh	r3, [r5, #12]
 8007cdc:	065b      	lsls	r3, r3, #25
 8007cde:	f53f af2d 	bmi.w	8007b3c <_svfiprintf_r+0x28>
 8007ce2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ce4:	e72c      	b.n	8007b40 <_svfiprintf_r+0x2c>
 8007ce6:	ab03      	add	r3, sp, #12
 8007ce8:	9300      	str	r3, [sp, #0]
 8007cea:	462a      	mov	r2, r5
 8007cec:	4b05      	ldr	r3, [pc, #20]	@ (8007d04 <_svfiprintf_r+0x1f0>)
 8007cee:	a904      	add	r1, sp, #16
 8007cf0:	4638      	mov	r0, r7
 8007cf2:	f000 f879 	bl	8007de8 <_printf_i>
 8007cf6:	e7ed      	b.n	8007cd4 <_svfiprintf_r+0x1c0>
 8007cf8:	0801c980 	.word	0x0801c980
 8007cfc:	0801c98a 	.word	0x0801c98a
 8007d00:	00000000 	.word	0x00000000
 8007d04:	08007a5d 	.word	0x08007a5d
 8007d08:	0801c986 	.word	0x0801c986

08007d0c <_printf_common>:
 8007d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d10:	4616      	mov	r6, r2
 8007d12:	4698      	mov	r8, r3
 8007d14:	688a      	ldr	r2, [r1, #8]
 8007d16:	690b      	ldr	r3, [r1, #16]
 8007d18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	bfb8      	it	lt
 8007d20:	4613      	movlt	r3, r2
 8007d22:	6033      	str	r3, [r6, #0]
 8007d24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d28:	4607      	mov	r7, r0
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	b10a      	cbz	r2, 8007d32 <_printf_common+0x26>
 8007d2e:	3301      	adds	r3, #1
 8007d30:	6033      	str	r3, [r6, #0]
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	0699      	lsls	r1, r3, #26
 8007d36:	bf42      	ittt	mi
 8007d38:	6833      	ldrmi	r3, [r6, #0]
 8007d3a:	3302      	addmi	r3, #2
 8007d3c:	6033      	strmi	r3, [r6, #0]
 8007d3e:	6825      	ldr	r5, [r4, #0]
 8007d40:	f015 0506 	ands.w	r5, r5, #6
 8007d44:	d106      	bne.n	8007d54 <_printf_common+0x48>
 8007d46:	f104 0a19 	add.w	sl, r4, #25
 8007d4a:	68e3      	ldr	r3, [r4, #12]
 8007d4c:	6832      	ldr	r2, [r6, #0]
 8007d4e:	1a9b      	subs	r3, r3, r2
 8007d50:	42ab      	cmp	r3, r5
 8007d52:	dc26      	bgt.n	8007da2 <_printf_common+0x96>
 8007d54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d58:	6822      	ldr	r2, [r4, #0]
 8007d5a:	3b00      	subs	r3, #0
 8007d5c:	bf18      	it	ne
 8007d5e:	2301      	movne	r3, #1
 8007d60:	0692      	lsls	r2, r2, #26
 8007d62:	d42b      	bmi.n	8007dbc <_printf_common+0xb0>
 8007d64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d68:	4641      	mov	r1, r8
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	47c8      	blx	r9
 8007d6e:	3001      	adds	r0, #1
 8007d70:	d01e      	beq.n	8007db0 <_printf_common+0xa4>
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	6922      	ldr	r2, [r4, #16]
 8007d76:	f003 0306 	and.w	r3, r3, #6
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	bf02      	ittt	eq
 8007d7e:	68e5      	ldreq	r5, [r4, #12]
 8007d80:	6833      	ldreq	r3, [r6, #0]
 8007d82:	1aed      	subeq	r5, r5, r3
 8007d84:	68a3      	ldr	r3, [r4, #8]
 8007d86:	bf0c      	ite	eq
 8007d88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d8c:	2500      	movne	r5, #0
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	bfc4      	itt	gt
 8007d92:	1a9b      	subgt	r3, r3, r2
 8007d94:	18ed      	addgt	r5, r5, r3
 8007d96:	2600      	movs	r6, #0
 8007d98:	341a      	adds	r4, #26
 8007d9a:	42b5      	cmp	r5, r6
 8007d9c:	d11a      	bne.n	8007dd4 <_printf_common+0xc8>
 8007d9e:	2000      	movs	r0, #0
 8007da0:	e008      	b.n	8007db4 <_printf_common+0xa8>
 8007da2:	2301      	movs	r3, #1
 8007da4:	4652      	mov	r2, sl
 8007da6:	4641      	mov	r1, r8
 8007da8:	4638      	mov	r0, r7
 8007daa:	47c8      	blx	r9
 8007dac:	3001      	adds	r0, #1
 8007dae:	d103      	bne.n	8007db8 <_printf_common+0xac>
 8007db0:	f04f 30ff 	mov.w	r0, #4294967295
 8007db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db8:	3501      	adds	r5, #1
 8007dba:	e7c6      	b.n	8007d4a <_printf_common+0x3e>
 8007dbc:	18e1      	adds	r1, r4, r3
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	2030      	movs	r0, #48	@ 0x30
 8007dc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007dc6:	4422      	add	r2, r4
 8007dc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007dcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007dd0:	3302      	adds	r3, #2
 8007dd2:	e7c7      	b.n	8007d64 <_printf_common+0x58>
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	4622      	mov	r2, r4
 8007dd8:	4641      	mov	r1, r8
 8007dda:	4638      	mov	r0, r7
 8007ddc:	47c8      	blx	r9
 8007dde:	3001      	adds	r0, #1
 8007de0:	d0e6      	beq.n	8007db0 <_printf_common+0xa4>
 8007de2:	3601      	adds	r6, #1
 8007de4:	e7d9      	b.n	8007d9a <_printf_common+0x8e>
	...

08007de8 <_printf_i>:
 8007de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	7e0f      	ldrb	r7, [r1, #24]
 8007dee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007df0:	2f78      	cmp	r7, #120	@ 0x78
 8007df2:	4691      	mov	r9, r2
 8007df4:	4680      	mov	r8, r0
 8007df6:	460c      	mov	r4, r1
 8007df8:	469a      	mov	sl, r3
 8007dfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007dfe:	d807      	bhi.n	8007e10 <_printf_i+0x28>
 8007e00:	2f62      	cmp	r7, #98	@ 0x62
 8007e02:	d80a      	bhi.n	8007e1a <_printf_i+0x32>
 8007e04:	2f00      	cmp	r7, #0
 8007e06:	f000 80d1 	beq.w	8007fac <_printf_i+0x1c4>
 8007e0a:	2f58      	cmp	r7, #88	@ 0x58
 8007e0c:	f000 80b8 	beq.w	8007f80 <_printf_i+0x198>
 8007e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e18:	e03a      	b.n	8007e90 <_printf_i+0xa8>
 8007e1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e1e:	2b15      	cmp	r3, #21
 8007e20:	d8f6      	bhi.n	8007e10 <_printf_i+0x28>
 8007e22:	a101      	add	r1, pc, #4	@ (adr r1, 8007e28 <_printf_i+0x40>)
 8007e24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e28:	08007e81 	.word	0x08007e81
 8007e2c:	08007e95 	.word	0x08007e95
 8007e30:	08007e11 	.word	0x08007e11
 8007e34:	08007e11 	.word	0x08007e11
 8007e38:	08007e11 	.word	0x08007e11
 8007e3c:	08007e11 	.word	0x08007e11
 8007e40:	08007e95 	.word	0x08007e95
 8007e44:	08007e11 	.word	0x08007e11
 8007e48:	08007e11 	.word	0x08007e11
 8007e4c:	08007e11 	.word	0x08007e11
 8007e50:	08007e11 	.word	0x08007e11
 8007e54:	08007f93 	.word	0x08007f93
 8007e58:	08007ebf 	.word	0x08007ebf
 8007e5c:	08007f4d 	.word	0x08007f4d
 8007e60:	08007e11 	.word	0x08007e11
 8007e64:	08007e11 	.word	0x08007e11
 8007e68:	08007fb5 	.word	0x08007fb5
 8007e6c:	08007e11 	.word	0x08007e11
 8007e70:	08007ebf 	.word	0x08007ebf
 8007e74:	08007e11 	.word	0x08007e11
 8007e78:	08007e11 	.word	0x08007e11
 8007e7c:	08007f55 	.word	0x08007f55
 8007e80:	6833      	ldr	r3, [r6, #0]
 8007e82:	1d1a      	adds	r2, r3, #4
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	6032      	str	r2, [r6, #0]
 8007e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e90:	2301      	movs	r3, #1
 8007e92:	e09c      	b.n	8007fce <_printf_i+0x1e6>
 8007e94:	6833      	ldr	r3, [r6, #0]
 8007e96:	6820      	ldr	r0, [r4, #0]
 8007e98:	1d19      	adds	r1, r3, #4
 8007e9a:	6031      	str	r1, [r6, #0]
 8007e9c:	0606      	lsls	r6, r0, #24
 8007e9e:	d501      	bpl.n	8007ea4 <_printf_i+0xbc>
 8007ea0:	681d      	ldr	r5, [r3, #0]
 8007ea2:	e003      	b.n	8007eac <_printf_i+0xc4>
 8007ea4:	0645      	lsls	r5, r0, #25
 8007ea6:	d5fb      	bpl.n	8007ea0 <_printf_i+0xb8>
 8007ea8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007eac:	2d00      	cmp	r5, #0
 8007eae:	da03      	bge.n	8007eb8 <_printf_i+0xd0>
 8007eb0:	232d      	movs	r3, #45	@ 0x2d
 8007eb2:	426d      	negs	r5, r5
 8007eb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007eb8:	4858      	ldr	r0, [pc, #352]	@ (800801c <_printf_i+0x234>)
 8007eba:	230a      	movs	r3, #10
 8007ebc:	e011      	b.n	8007ee2 <_printf_i+0xfa>
 8007ebe:	6821      	ldr	r1, [r4, #0]
 8007ec0:	6833      	ldr	r3, [r6, #0]
 8007ec2:	0608      	lsls	r0, r1, #24
 8007ec4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ec8:	d402      	bmi.n	8007ed0 <_printf_i+0xe8>
 8007eca:	0649      	lsls	r1, r1, #25
 8007ecc:	bf48      	it	mi
 8007ece:	b2ad      	uxthmi	r5, r5
 8007ed0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ed2:	4852      	ldr	r0, [pc, #328]	@ (800801c <_printf_i+0x234>)
 8007ed4:	6033      	str	r3, [r6, #0]
 8007ed6:	bf14      	ite	ne
 8007ed8:	230a      	movne	r3, #10
 8007eda:	2308      	moveq	r3, #8
 8007edc:	2100      	movs	r1, #0
 8007ede:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ee2:	6866      	ldr	r6, [r4, #4]
 8007ee4:	60a6      	str	r6, [r4, #8]
 8007ee6:	2e00      	cmp	r6, #0
 8007ee8:	db05      	blt.n	8007ef6 <_printf_i+0x10e>
 8007eea:	6821      	ldr	r1, [r4, #0]
 8007eec:	432e      	orrs	r6, r5
 8007eee:	f021 0104 	bic.w	r1, r1, #4
 8007ef2:	6021      	str	r1, [r4, #0]
 8007ef4:	d04b      	beq.n	8007f8e <_printf_i+0x1a6>
 8007ef6:	4616      	mov	r6, r2
 8007ef8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007efc:	fb03 5711 	mls	r7, r3, r1, r5
 8007f00:	5dc7      	ldrb	r7, [r0, r7]
 8007f02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f06:	462f      	mov	r7, r5
 8007f08:	42bb      	cmp	r3, r7
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	d9f4      	bls.n	8007ef8 <_printf_i+0x110>
 8007f0e:	2b08      	cmp	r3, #8
 8007f10:	d10b      	bne.n	8007f2a <_printf_i+0x142>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	07df      	lsls	r7, r3, #31
 8007f16:	d508      	bpl.n	8007f2a <_printf_i+0x142>
 8007f18:	6923      	ldr	r3, [r4, #16]
 8007f1a:	6861      	ldr	r1, [r4, #4]
 8007f1c:	4299      	cmp	r1, r3
 8007f1e:	bfde      	ittt	le
 8007f20:	2330      	movle	r3, #48	@ 0x30
 8007f22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f2a:	1b92      	subs	r2, r2, r6
 8007f2c:	6122      	str	r2, [r4, #16]
 8007f2e:	f8cd a000 	str.w	sl, [sp]
 8007f32:	464b      	mov	r3, r9
 8007f34:	aa03      	add	r2, sp, #12
 8007f36:	4621      	mov	r1, r4
 8007f38:	4640      	mov	r0, r8
 8007f3a:	f7ff fee7 	bl	8007d0c <_printf_common>
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d14a      	bne.n	8007fd8 <_printf_i+0x1f0>
 8007f42:	f04f 30ff 	mov.w	r0, #4294967295
 8007f46:	b004      	add	sp, #16
 8007f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f4c:	6823      	ldr	r3, [r4, #0]
 8007f4e:	f043 0320 	orr.w	r3, r3, #32
 8007f52:	6023      	str	r3, [r4, #0]
 8007f54:	4832      	ldr	r0, [pc, #200]	@ (8008020 <_printf_i+0x238>)
 8007f56:	2778      	movs	r7, #120	@ 0x78
 8007f58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	6831      	ldr	r1, [r6, #0]
 8007f60:	061f      	lsls	r7, r3, #24
 8007f62:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f66:	d402      	bmi.n	8007f6e <_printf_i+0x186>
 8007f68:	065f      	lsls	r7, r3, #25
 8007f6a:	bf48      	it	mi
 8007f6c:	b2ad      	uxthmi	r5, r5
 8007f6e:	6031      	str	r1, [r6, #0]
 8007f70:	07d9      	lsls	r1, r3, #31
 8007f72:	bf44      	itt	mi
 8007f74:	f043 0320 	orrmi.w	r3, r3, #32
 8007f78:	6023      	strmi	r3, [r4, #0]
 8007f7a:	b11d      	cbz	r5, 8007f84 <_printf_i+0x19c>
 8007f7c:	2310      	movs	r3, #16
 8007f7e:	e7ad      	b.n	8007edc <_printf_i+0xf4>
 8007f80:	4826      	ldr	r0, [pc, #152]	@ (800801c <_printf_i+0x234>)
 8007f82:	e7e9      	b.n	8007f58 <_printf_i+0x170>
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	f023 0320 	bic.w	r3, r3, #32
 8007f8a:	6023      	str	r3, [r4, #0]
 8007f8c:	e7f6      	b.n	8007f7c <_printf_i+0x194>
 8007f8e:	4616      	mov	r6, r2
 8007f90:	e7bd      	b.n	8007f0e <_printf_i+0x126>
 8007f92:	6833      	ldr	r3, [r6, #0]
 8007f94:	6825      	ldr	r5, [r4, #0]
 8007f96:	6961      	ldr	r1, [r4, #20]
 8007f98:	1d18      	adds	r0, r3, #4
 8007f9a:	6030      	str	r0, [r6, #0]
 8007f9c:	062e      	lsls	r6, r5, #24
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	d501      	bpl.n	8007fa6 <_printf_i+0x1be>
 8007fa2:	6019      	str	r1, [r3, #0]
 8007fa4:	e002      	b.n	8007fac <_printf_i+0x1c4>
 8007fa6:	0668      	lsls	r0, r5, #25
 8007fa8:	d5fb      	bpl.n	8007fa2 <_printf_i+0x1ba>
 8007faa:	8019      	strh	r1, [r3, #0]
 8007fac:	2300      	movs	r3, #0
 8007fae:	6123      	str	r3, [r4, #16]
 8007fb0:	4616      	mov	r6, r2
 8007fb2:	e7bc      	b.n	8007f2e <_printf_i+0x146>
 8007fb4:	6833      	ldr	r3, [r6, #0]
 8007fb6:	1d1a      	adds	r2, r3, #4
 8007fb8:	6032      	str	r2, [r6, #0]
 8007fba:	681e      	ldr	r6, [r3, #0]
 8007fbc:	6862      	ldr	r2, [r4, #4]
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f7f8 f90d 	bl	80001e0 <memchr>
 8007fc6:	b108      	cbz	r0, 8007fcc <_printf_i+0x1e4>
 8007fc8:	1b80      	subs	r0, r0, r6
 8007fca:	6060      	str	r0, [r4, #4]
 8007fcc:	6863      	ldr	r3, [r4, #4]
 8007fce:	6123      	str	r3, [r4, #16]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fd6:	e7aa      	b.n	8007f2e <_printf_i+0x146>
 8007fd8:	6923      	ldr	r3, [r4, #16]
 8007fda:	4632      	mov	r2, r6
 8007fdc:	4649      	mov	r1, r9
 8007fde:	4640      	mov	r0, r8
 8007fe0:	47d0      	blx	sl
 8007fe2:	3001      	adds	r0, #1
 8007fe4:	d0ad      	beq.n	8007f42 <_printf_i+0x15a>
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	079b      	lsls	r3, r3, #30
 8007fea:	d413      	bmi.n	8008014 <_printf_i+0x22c>
 8007fec:	68e0      	ldr	r0, [r4, #12]
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	4298      	cmp	r0, r3
 8007ff2:	bfb8      	it	lt
 8007ff4:	4618      	movlt	r0, r3
 8007ff6:	e7a6      	b.n	8007f46 <_printf_i+0x15e>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	4632      	mov	r2, r6
 8007ffc:	4649      	mov	r1, r9
 8007ffe:	4640      	mov	r0, r8
 8008000:	47d0      	blx	sl
 8008002:	3001      	adds	r0, #1
 8008004:	d09d      	beq.n	8007f42 <_printf_i+0x15a>
 8008006:	3501      	adds	r5, #1
 8008008:	68e3      	ldr	r3, [r4, #12]
 800800a:	9903      	ldr	r1, [sp, #12]
 800800c:	1a5b      	subs	r3, r3, r1
 800800e:	42ab      	cmp	r3, r5
 8008010:	dcf2      	bgt.n	8007ff8 <_printf_i+0x210>
 8008012:	e7eb      	b.n	8007fec <_printf_i+0x204>
 8008014:	2500      	movs	r5, #0
 8008016:	f104 0619 	add.w	r6, r4, #25
 800801a:	e7f5      	b.n	8008008 <_printf_i+0x220>
 800801c:	0801c991 	.word	0x0801c991
 8008020:	0801c9a2 	.word	0x0801c9a2

08008024 <memmove>:
 8008024:	4288      	cmp	r0, r1
 8008026:	b510      	push	{r4, lr}
 8008028:	eb01 0402 	add.w	r4, r1, r2
 800802c:	d902      	bls.n	8008034 <memmove+0x10>
 800802e:	4284      	cmp	r4, r0
 8008030:	4623      	mov	r3, r4
 8008032:	d807      	bhi.n	8008044 <memmove+0x20>
 8008034:	1e43      	subs	r3, r0, #1
 8008036:	42a1      	cmp	r1, r4
 8008038:	d008      	beq.n	800804c <memmove+0x28>
 800803a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800803e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008042:	e7f8      	b.n	8008036 <memmove+0x12>
 8008044:	4402      	add	r2, r0
 8008046:	4601      	mov	r1, r0
 8008048:	428a      	cmp	r2, r1
 800804a:	d100      	bne.n	800804e <memmove+0x2a>
 800804c:	bd10      	pop	{r4, pc}
 800804e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008052:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008056:	e7f7      	b.n	8008048 <memmove+0x24>

08008058 <_realloc_r>:
 8008058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800805c:	4607      	mov	r7, r0
 800805e:	4614      	mov	r4, r2
 8008060:	460d      	mov	r5, r1
 8008062:	b921      	cbnz	r1, 800806e <_realloc_r+0x16>
 8008064:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008068:	4611      	mov	r1, r2
 800806a:	f7ff bb4f 	b.w	800770c <_malloc_r>
 800806e:	b92a      	cbnz	r2, 800807c <_realloc_r+0x24>
 8008070:	f7ff fcaa 	bl	80079c8 <_free_r>
 8008074:	4625      	mov	r5, r4
 8008076:	4628      	mov	r0, r5
 8008078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800807c:	f000 f81a 	bl	80080b4 <_malloc_usable_size_r>
 8008080:	4284      	cmp	r4, r0
 8008082:	4606      	mov	r6, r0
 8008084:	d802      	bhi.n	800808c <_realloc_r+0x34>
 8008086:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800808a:	d8f4      	bhi.n	8008076 <_realloc_r+0x1e>
 800808c:	4621      	mov	r1, r4
 800808e:	4638      	mov	r0, r7
 8008090:	f7ff fb3c 	bl	800770c <_malloc_r>
 8008094:	4680      	mov	r8, r0
 8008096:	b908      	cbnz	r0, 800809c <_realloc_r+0x44>
 8008098:	4645      	mov	r5, r8
 800809a:	e7ec      	b.n	8008076 <_realloc_r+0x1e>
 800809c:	42b4      	cmp	r4, r6
 800809e:	4622      	mov	r2, r4
 80080a0:	4629      	mov	r1, r5
 80080a2:	bf28      	it	cs
 80080a4:	4632      	movcs	r2, r6
 80080a6:	f7ff fc81 	bl	80079ac <memcpy>
 80080aa:	4629      	mov	r1, r5
 80080ac:	4638      	mov	r0, r7
 80080ae:	f7ff fc8b 	bl	80079c8 <_free_r>
 80080b2:	e7f1      	b.n	8008098 <_realloc_r+0x40>

080080b4 <_malloc_usable_size_r>:
 80080b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080b8:	1f18      	subs	r0, r3, #4
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	bfbc      	itt	lt
 80080be:	580b      	ldrlt	r3, [r1, r0]
 80080c0:	18c0      	addlt	r0, r0, r3
 80080c2:	4770      	bx	lr

080080c4 <_init>:
 80080c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c6:	bf00      	nop
 80080c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ca:	bc08      	pop	{r3}
 80080cc:	469e      	mov	lr, r3
 80080ce:	4770      	bx	lr

080080d0 <_fini>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr
