{"vcs1":{"timestamp_begin":1700244267.254026832, "rt":9.38, "ut":8.65, "st":0.56}}
{"vcselab":{"timestamp_begin":1700244276.723618724, "rt":1.13, "ut":0.35, "st":0.19}}
{"link":{"timestamp_begin":1700244277.946516125, "rt":0.41, "ut":0.15, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700244266.555290589}
{"VCS_COMP_START_TIME": 1700244266.555290589}
{"VCS_COMP_END_TIME": 1700244280.338109191}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370068}}
{"stitch_vcselab": {"peak_mem": 240020}}
