# QLDPC FPGA Emulator
Implementation example of the hardware emulator described in the paper “Diversity Methods for Improving Convergence and Accuracy of Quantum Error Correction Decoders Through Hardware Emulation” (https://arxiv.org/pdf/2504.01164) for the T2 code and code capacity model.

![Emulator Architecture](https://github.com/fragarh2/QLDPC_FPGA_Emulator/blob/main/EmulatorArchitecture_v2.png)

## Attribution

If you use this code in your research please cite as follows:

```
@misc{garciaherrero2025diversitymethodsimprovingconvergence,
      title={Diversity Methods for Improving Convergence and Accuracy of Quantum Error Correction Decoders Through Hardware Emulation}, 
      author={Francisco Garcia-Herrero and Javier Valls and Llanos Vergara-Picazo and Vicente Torres},
      year={2025},
      eprint={2504.01164},
      archivePrefix={arXiv},
      primaryClass={quant-ph},
      url={https://arxiv.org/abs/2504.01164}, 
}
```


# Acknowledgment
This work was supported by the QuantERA grant EQUIP (Spain MCIN/AEI/10.13039/501100011033, grant PCI2022-132922), funded by Agencia Estatal de Investigación, Ministerio de Ciencia e Innovación, Gobierno de España and by the European Union “NextGenerationEU/PRTR”. This research is part of the project PID2023-147059OB-I00 funded by MCIU/ AEI/ 10.13039/501100011033/ FEDER, UE. This project was partially funded by a grant from Google Quantum AI.
