Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2c7ba5ead50240d29dd787e049ec2e09 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v" Line 185. Module top_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/clock_divider.v" Line 12. Module clock_div_22(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_div_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_div_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v" Line 1. Module led_matrix_data_path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v" Line 42. Module two_port_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v" Line 107. Module led_matrix_ctrl_path doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div_1
Compiling module xil_defaultlib.clock_div_22(N=2)
Compiling module xil_defaultlib.two_port_ram
Compiling module xil_defaultlib.led_matrix_data_path
Compiling module xil_defaultlib.led_matrix_ctrl_path
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
