// Seed: 3478077062
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    output wor id_5,
    output wor id_6,
    output supply0 id_7
);
  wire id_9;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd63
) (
    output uwire id_0
    , id_17,
    output wand _id_1,
    input wire _id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5
    , id_18,
    output uwire id_6,
    output wor id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri id_13,
    input tri id_14[(  id_2  ) : id_1  ==  1],
    output supply1 id_15
);
  logic id_19;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_3,
      id_0,
      id_12,
      id_15,
      id_0,
      id_12
  );
endmodule
