<?xml version='1.0'?>
<island simulinkPath='DSPB_MMSE/dut/feature_extraction/SNR_Estimator/STD_to_SNR_dB' topLevelEntity='DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_signal_STD_valid' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_signal_STD_valid' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPIn4.stm' highLevelName='signal_STD_valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_signal_STD' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_signal_STD' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPIn4.stm' highLevelName='signal_STD' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_noise_STD_valid' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_3_noise_STD_valid' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPIn4.stm' highLevelName='noise_STD_valid' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_noise_STD' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_noise_STD' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPIn4.stm' highLevelName='noise_STD' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_1_estimated_SNR_valid' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_estimated_SNR_valid' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPOut1.stm' highLevelName='estimated_SNR_valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_estimated_SNR_dB' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_2_estimated_SNR_dB' stm='DSPB_MMSE/DSPB_MMSE_dut_feature_extraction_SNR_Estimator_STD_to_SNR_dB_GPOut1.stm' highLevelName='estimated_SNR_dB' highLevelIndex='2' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
