{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457424274077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457424274077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 03:04:33 2016 " "Processing started: Tue Mar 08 03:04:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457424274077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457424274077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_srg -c fir_srg " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_srg -c fir_srg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457424274077 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457424274340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fixed_float_types_c.vhdl " "Can't analyze file -- file fixed_float_types_c.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457424274425 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fixed_pkg.vhd " "Can't analyze file -- file fixed_pkg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457424274425 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "float_pkg_c.vhdl " "Can't analyze file -- file float_pkg_c.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1457424274440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_srg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fir_srg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_int " "Found design unit 1: n_bit_int" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457424275027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fir_srg-fpga " "Found design unit 2: fir_srg-fpga" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457424275027 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_srg " "Found entity 1: fir_srg" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457424275027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457424275027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_srg " "Elaborating entity \"fir_srg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457424275049 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "y\[7\]~reg0 Low " "Register y\[7\]~reg0 will power up to Low" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1457424275866 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tap\[1\]\[7\] Low " "Register tap\[1\]\[7\] will power up to Low" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1457424275866 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tap\[2\]\[7\] Low " "Register tap\[2\]\[7\] will power up to Low" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1457424275866 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tap\[3\]\[7\] Low " "Register tap\[3\]\[7\] will power up to Low" {  } { { "fir_srg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/firsrg/fir_srg.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1457424275866 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1457424275866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457424275982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457424276329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457424276329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457424276398 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457424276398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457424276398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457424276398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457424276429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 03:04:36 2016 " "Processing ended: Tue Mar 08 03:04:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457424276429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457424276429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457424276429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457424276429 ""}
