 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : posit_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Wed Aug 20 14:07:28 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: u_decode_d/vld_i_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/vld_iz_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  u_decode_d/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)             0.000     0.100     0.000      0.964     0.000      0.000 r    ( 7.38,57.94)          i              0.900
  u_decode_d/vld_i_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                        0.014                0.964     0.108      0.108 f    ( 9.42,57.89)                         0.900
  u_decode_d/vld_i_tmp (net)                    1        0.001                                    0.964     0.000      0.108 f    [0.00,0.00]                           
  u_decode_d/vld_iz_reg/D (C8T28SOI_LR_DFPRQX4_P0)                 0.000     0.014     0.000      0.964     0.000 *    0.108 f    (13.85,57.86)                         0.900
  data arrival time                                                                                                    0.108                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  u_decode_d/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                                                         0.000      0.200 r                                          
  library hold time                                                                                         0.052      0.252                                            
  data required time                                                                                                   0.252                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.252                                            
  data arrival time                                                                                                   -0.108                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.144                                            


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.050      0.050 f                                          
  win[0] (in)                                                                0.001                0.964     0.001      0.051 f    ( 5.95,63.17)                         
  win[0] (net)                                  4        0.003                                    0.964     0.000      0.051 f    [0.00,0.00]                           
  u_decode_w/in[0] (decoder_1)                                                                    0.964     0.000      0.051 f    (netlink)                             
  u_decode_w/in[0] (net)                                 0.003                                    0.964     0.000      0.051 f    [0.00,0.00]                           
  u_decode_w/in_mag_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)          0.000     0.001     0.000      0.964     0.000 *    0.051 f    ( 7.38,59.40)                         0.900
  data arrival time                                                                                                    0.051                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  u_decode_w/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)                                                  0.000      0.200 r                                          
  library hold time                                                                                         0.056      0.256                                            
  data required time                                                                                                   0.256                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.256                                            
  data arrival time                                                                                                   -0.051                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.205                                            


  Startpoint: acc_o_fin_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.000     0.100     0.000      0.964     0.000      0.000 r    ( 0.75,38.56)                         0.900
  acc_o_fin_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)                                0.039                0.964     0.115      0.115 r    ( 2.80,38.51)                         0.900
  acc_o[1] (net)                                1        0.002                                    0.964     0.000      0.115 r    [0.00,0.00]                           
  acc_o[1] (out)                                                   0.000     0.039     0.000      0.964     0.000 *    0.115 r    ( 0.03,40.35)                         
  data arrival time                                                                                                    0.115                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  output external delay                                                                                    -0.050      0.150                                            
  data required time                                                                                                   0.150                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.150                                            
  data arrival time                                                                                                   -0.115                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.035                                            


  Startpoint: u_decode_d/vld_i_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/vld_iz_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  u_decode_d/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)             0.000     0.100     0.000                0.000      0.000 r    ( 7.38,57.94)          i              1.100
  u_decode_d/vld_i_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                        0.008                          0.065      0.065 f    ( 9.42,57.89)                         1.100
  u_decode_d/vld_i_tmp (net)                    1        0.001                                              0.000      0.065 f    [0.00,0.00]                           
  u_decode_d/vld_iz_reg/D (C8T28SOI_LR_DFPRQX4_P0)                 0.000     0.008     0.000                0.000 *    0.065 f    (13.85,57.86)                         1.100
  data arrival time                                                                                                    0.065                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  u_decode_d/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                                                         0.000      0.200 r                                          
  library hold time                                                                                         0.030      0.230                                            
  data required time                                                                                                   0.230                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.230                                            
  data arrival time                                                                                                   -0.065                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.165                                            


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.050      0.050 f                                          
  win[0] (in)                                                                0.001                          0.001      0.051 f    ( 5.95,63.17)                         
  win[0] (net)                                  4        0.003                                              0.000      0.051 f    [0.00,0.00]                           
  u_decode_w/in[0] (decoder_1)                                                                              0.000      0.051 f    (netlink)                             
  u_decode_w/in[0] (net)                                 0.003                                              0.000      0.051 f    [0.00,0.00]                           
  u_decode_w/in_mag_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)          0.000     0.001     0.000                0.000 *    0.051 f    ( 7.38,59.40)                         1.100
  data arrival time                                                                                                    0.051                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  u_decode_w/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)                                                  0.000      0.200 r                                          
  library hold time                                                                                         0.033      0.233                                            
  data required time                                                                                                   0.233                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.233                                            
  data arrival time                                                                                                   -0.051                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.181                                            


  Startpoint: acc_o_fin_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.000     0.100     0.000                0.000      0.000 r    ( 0.75,38.56)                         1.100
  acc_o_fin_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)                                0.022                          0.068      0.068 r    ( 2.80,38.51)                         1.100
  acc_o[1] (net)                                1        0.002                                              0.000      0.068 r    [0.00,0.00]                           
  acc_o[1] (out)                                                   0.000     0.022     0.000                0.000 *    0.068 r    ( 0.03,40.35)                         
  data arrival time                                                                                                    0.068                                            

  clock CLK (rise edge)                                                                                     0.000      0.000                                            
  clock network delay (ideal)                                                                               0.200      0.200                                            
  output external delay                                                                                    -0.050      0.150                                            
  data required time                                                                                                   0.150                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.150                                            
  data arrival time                                                                                                   -0.068                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.082                                            


1
