

================================================================
== Vivado HLS Report for 'dct_Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Mon Jun 13 12:21:55 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |  128|  128|         3|          2|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2365|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     31|
|Register         |        -|      -|     179|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     179|   2396|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_190_p2                    |     +    |      0|  0|    4|           1|           4|
    |indvar_flatten_next_fu_120_p2  |     +    |      0|  0|    7|           7|           1|
    |j_fu_126_p2                    |     +    |      0|  0|    4|           1|           4|
    |tmp_s_fu_175_p2                |     +    |      0|  0|    8|           8|           8|
    |p_demorgan_fu_303_p2           |    and   |      0|  0|  188|         128|         128|
    |tmp_46_fu_315_p2               |    and   |      0|  0|  188|         128|         128|
    |tmp_47_fu_321_p2               |    and   |      0|  0|  188|         128|         128|
    |exitcond3_i2_fu_132_p2         |   icmp   |      0|  0|    2|           4|           5|
    |exitcond_flatten_fu_114_p2     |   icmp   |      0|  0|    3|           7|           8|
    |tmp_28_fu_209_p2               |   icmp   |      0|  0|    3|           7|           7|
    |tmp_44_fu_297_p2               |   lshr   |      0|  0|  403|           2|         128|
    |ap_sig_99                      |    or    |      0|  0|    1|           1|           1|
    |col_inbuf_d0                   |    or    |      0|  0|  188|         128|         128|
    |tmp_4_fu_203_p2                |    or    |      0|  0|    8|           7|           4|
    |i_1_i_mid2_fu_138_p3           |  select  |      0|  0|    4|           1|           1|
    |tmp_33_fu_250_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_34_fu_256_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_35_fu_229_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_42_fu_285_p3               |  select  |      0|  0|  128|           1|         128|
    |tmp_mid2_v_fu_146_p3           |  select  |      0|  0|    4|           1|           4|
    |tmp_40_fu_241_p2               |    shl   |      0|  0|  403|         128|         128|
    |tmp_43_fu_291_p2               |    shl   |      0|  0|  403|           2|         128|
    |tmp_32_fu_223_p2               |    xor   |      0|  0|    8|           8|           7|
    |tmp_36_fu_262_p2               |    xor   |      0|  0|    8|           8|           7|
    |tmp_45_fu_309_p2               |    xor   |      0|  0|  188|         128|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 2365|         837|        1111|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          5|    1|          5|
    |i_1_i_phi_fu_107_p4          |   4|          2|    4|          8|
    |i_1_i_reg_103                |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_85_p4  |   7|          2|    7|         14|
    |indvar_flatten_reg_81        |   7|          2|    7|         14|
    |j_0_i_phi_fu_96_p4           |   4|          2|    4|          8|
    |j_0_i_reg_92                 |   4|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  31|         17|   31|         65|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    4|   0|    4|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0        |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |    1|   0|    1|          0|
    |col_inbuf_addr_reg_353       |    3|   0|    3|          0|
    |exitcond_flatten_reg_334     |    1|   0|    1|          0|
    |i_1_i_reg_103                |    4|   0|    4|          0|
    |i_reg_363                    |    4|   0|    4|          0|
    |indvar_flatten_next_reg_338  |    7|   0|    7|          0|
    |indvar_flatten_reg_81        |    7|   0|    7|          0|
    |j_0_i_reg_92                 |    4|   0|    4|          0|
    |tmp_27_reg_358               |    3|   0|    3|          0|
    |tmp_28_reg_373               |    1|   0|    1|          0|
    |tmp_29_reg_380               |    3|   0|    8|          5|
    |tmp_40_reg_386               |  128|   0|  128|          0|
    |tmp_4_reg_368                |    3|   0|    7|          4|
    |tmp_mid2_v_reg_343           |    4|   0|    4|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  179|   0|  188|          9|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|row_outbuf_i_address0  | out |    6|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_q0        |  in |   16|  ap_memory |            row_outbuf_i            |     array    |
|col_inbuf_address0     | out |    3|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_ce0          | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_we0          | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_d0           | out |  128|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_q0           |  in |  128|  ap_memory |              col_inbuf             |     array    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
newFuncRoot:0  br label %0


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader7.i ]

ST_2: j_0_i [1/1] 0.00ns
:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %tmp_mid2_v, %.preheader7.i ]

ST_2: i_1_i [1/1] 0.00ns
:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader7.i ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader6.i.exitStub, label %.preheader7.i

ST_2: j [1/1] 0.80ns
.preheader7.i:0  %j = add i4 1, %j_0_i

ST_2: exitcond3_i2 [1/1] 1.88ns
.preheader7.i:3  %exitcond3_i2 = icmp eq i4 %i_1_i, -8

ST_2: i_1_i_mid2 [1/1] 1.37ns
.preheader7.i:4  %i_1_i_mid2 = select i1 %exitcond3_i2, i4 0, i4 %i_1_i

ST_2: tmp_mid2_v [1/1] 1.37ns
.preheader7.i:5  %tmp_mid2_v = select i1 %exitcond3_i2, i4 %j, i4 %j_0_i

ST_2: tmp_mid2 [1/1] 0.00ns
.preheader7.i:6  %tmp_mid2 = zext i4 %tmp_mid2_v to i64

ST_2: tmp_mid2_cast [1/1] 0.00ns
.preheader7.i:7  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i8

ST_2: tmp [1/1] 0.00ns
.preheader7.i:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_2: tmp_9_cast [1/1] 0.00ns
.preheader7.i:12  %tmp_9_cast = zext i7 %tmp to i8

ST_2: tmp_s [1/1] 1.72ns
.preheader7.i:13  %tmp_s = add i8 %tmp_9_cast, %tmp_mid2_cast

ST_2: tmp_10_cast [1/1] 0.00ns
.preheader7.i:14  %tmp_10_cast = zext i8 %tmp_s to i64

ST_2: row_outbuf_i_addr [1/1] 0.00ns
.preheader7.i:15  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_10_cast

ST_2: row_outbuf_i_load [2/2] 2.71ns
.preheader7.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_2: col_inbuf_addr [1/1] 0.00ns
.preheader7.i:17  %col_inbuf_addr = getelementptr [8 x i128]* %col_inbuf, i64 0, i64 %tmp_mid2

ST_2: tmp_27 [1/1] 0.00ns
.preheader7.i:19  %tmp_27 = trunc i4 %i_1_i_mid2 to i3

ST_2: i [1/1] 0.80ns
.preheader7.i:46  %i = add i4 1, %i_1_i_mid2


 <State 3>: 5.47ns
ST_3: row_outbuf_i_load [1/2] 2.71ns
.preheader7.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_3: col_inbuf_load [2/2] 2.71ns
.preheader7.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_3: tmp_3 [1/1] 0.00ns
.preheader7.i:20  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_27, i4 0)

ST_3: tmp_4 [1/1] 0.00ns
.preheader7.i:21  %tmp_4 = or i7 %tmp_3, 15

ST_3: tmp_28 [1/1] 1.97ns
.preheader7.i:22  %tmp_28 = icmp ugt i7 %tmp_3, %tmp_4

ST_3: tmp_29 [1/1] 0.00ns
.preheader7.i:23  %tmp_29 = zext i7 %tmp_3 to i8

ST_3: tmp_31 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
.preheader7.i:25  %tmp_31 = zext i16 %row_outbuf_i_load to i128

ST_3: tmp_32 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
.preheader7.i:26  %tmp_32 = xor i8 %tmp_29, 127

ST_3: tmp_35 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
.preheader7.i:29  %tmp_35 = select i1 %tmp_28, i8 %tmp_32, i8 %tmp_29

ST_3: tmp_37 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
.preheader7.i:31  %tmp_37 = zext i8 %tmp_35 to i128

ST_3: tmp_40 [1/1] 2.76ns (out node of the LUT)
.preheader7.i:34  %tmp_40 = shl i128 %tmp_31, %tmp_37


 <State 4>: 6.79ns
ST_4: stg_39 [1/1] 0.00ns
.preheader7.i:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_4: empty [1/1] 0.00ns
.preheader7.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: stg_41 [1/1] 0.00ns
.preheader7.i:8  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_4: tmp_2 [1/1] 0.00ns
.preheader7.i:9  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6) nounwind

ST_4: stg_43 [1/1] 0.00ns
.preheader7.i:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: col_inbuf_load [1/2] 2.71ns
.preheader7.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_4: tmp_30 [1/1] 0.00ns
.preheader7.i:24  %tmp_30 = zext i7 %tmp_4 to i8

ST_4: tmp_33 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:27  %tmp_33 = select i1 %tmp_28, i8 %tmp_29, i8 %tmp_30

ST_4: tmp_34 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:28  %tmp_34 = select i1 %tmp_28, i8 %tmp_30, i8 %tmp_29

ST_4: tmp_36 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:30  %tmp_36 = xor i8 %tmp_33, 127

ST_4: tmp_38 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:32  %tmp_38 = zext i8 %tmp_34 to i128

ST_4: tmp_39 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:33  %tmp_39 = zext i8 %tmp_36 to i128

ST_4: tmp_41 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader7.i:35  %tmp_41 = call i128 @llvm.part.select.i128(i128 %tmp_40, i32 127, i32 0)

ST_4: tmp_42 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader7.i:36  %tmp_42 = select i1 %tmp_28, i128 %tmp_41, i128 %tmp_40

ST_4: tmp_43 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:37  %tmp_43 = shl i128 -1, %tmp_38

ST_4: tmp_44 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.preheader7.i:38  %tmp_44 = lshr i128 -1, %tmp_39

ST_4: p_demorgan [1/1] 1.37ns (out node of the LUT)
.preheader7.i:39  %p_demorgan = and i128 %tmp_43, %tmp_44

ST_4: tmp_45 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader7.i:40  %tmp_45 = xor i128 %p_demorgan, -1

ST_4: tmp_46 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader7.i:41  %tmp_46 = and i128 %col_inbuf_load, %tmp_45

ST_4: tmp_47 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader7.i:42  %tmp_47 = and i128 %tmp_42, %p_demorgan

ST_4: tmp_48 [1/1] 1.37ns (out node of the LUT)
.preheader7.i:43  %tmp_48 = or i128 %tmp_46, %tmp_47

ST_4: stg_60 [1/1] 2.71ns
.preheader7.i:44  store i128 %tmp_48, i128* %col_inbuf_addr, align 8

ST_4: empty_26 [1/1] 0.00ns
.preheader7.i:45  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_4: stg_62 [1/1] 0.00ns
.preheader7.i:47  br label %0


 <State 5>: 0.00ns
ST_5: stg_63 [1/1] 0.00ns
.preheader6.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
j_0_i               (phi              ) [ 001000]
i_1_i               (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
stg_12              (br               ) [ 000000]
j                   (add              ) [ 000000]
exitcond3_i2        (icmp             ) [ 000000]
i_1_i_mid2          (select           ) [ 000000]
tmp_mid2_v          (select           ) [ 011110]
tmp_mid2            (zext             ) [ 000000]
tmp_mid2_cast       (zext             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
tmp_9_cast          (zext             ) [ 000000]
tmp_s               (add              ) [ 000000]
tmp_10_cast         (zext             ) [ 000000]
row_outbuf_i_addr   (getelementptr    ) [ 000100]
col_inbuf_addr      (getelementptr    ) [ 001110]
tmp_27              (trunc            ) [ 000100]
i                   (add              ) [ 011110]
row_outbuf_i_load   (load             ) [ 000000]
tmp_3               (bitconcatenate   ) [ 000000]
tmp_4               (or               ) [ 001010]
tmp_28              (icmp             ) [ 001010]
tmp_29              (zext             ) [ 001010]
tmp_31              (zext             ) [ 000000]
tmp_32              (xor              ) [ 000000]
tmp_35              (select           ) [ 000000]
tmp_37              (zext             ) [ 000000]
tmp_40              (shl              ) [ 001010]
stg_39              (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
stg_41              (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
stg_43              (specpipeline     ) [ 000000]
col_inbuf_load      (load             ) [ 000000]
tmp_30              (zext             ) [ 000000]
tmp_33              (select           ) [ 000000]
tmp_34              (select           ) [ 000000]
tmp_36              (xor              ) [ 000000]
tmp_38              (zext             ) [ 000000]
tmp_39              (zext             ) [ 000000]
tmp_41              (partselect       ) [ 000000]
tmp_42              (select           ) [ 000000]
tmp_43              (shl              ) [ 000000]
tmp_44              (lshr             ) [ 000000]
p_demorgan          (and              ) [ 000000]
tmp_45              (xor              ) [ 000000]
tmp_46              (and              ) [ 000000]
tmp_47              (and              ) [ 000000]
tmp_48              (or               ) [ 000000]
stg_60              (store            ) [ 000000]
empty_26            (specregionend    ) [ 000000]
stg_62              (br               ) [ 011110]
stg_63              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="row_outbuf_i_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="1"/>
<pin id="79" dir="0" index="1" bw="128" slack="0"/>
<pin id="80" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_inbuf_load/3 stg_60/4 "/>
</bind>
</comp>

<comp id="81" class="1005" name="indvar_flatten_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="1"/>
<pin id="83" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="indvar_flatten_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_0_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_0_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_1_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_next_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond3_i2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_i_mid2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_i_mid2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_mid2_v_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_mid2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_mid2_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_9_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_10_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_27_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_28_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_29_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_31_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_32_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_35_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_37_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_40_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_30_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_33_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="8" slack="1"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_34_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="1"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_36_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_38_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_39_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_41_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="0"/>
<pin id="278" dir="0" index="1" bw="128" slack="1"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_42_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="128" slack="0"/>
<pin id="288" dir="0" index="2" bw="128" slack="1"/>
<pin id="289" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_43_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_44_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_demorgan_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="128" slack="0"/>
<pin id="305" dir="0" index="1" bw="128" slack="0"/>
<pin id="306" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_45_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="128" slack="0"/>
<pin id="311" dir="0" index="1" bw="128" slack="0"/>
<pin id="312" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_46_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="0"/>
<pin id="317" dir="0" index="1" bw="128" slack="0"/>
<pin id="318" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_47_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="128" slack="0"/>
<pin id="323" dir="0" index="1" bw="128" slack="0"/>
<pin id="324" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_48_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="128" slack="0"/>
<pin id="329" dir="0" index="1" bw="128" slack="0"/>
<pin id="330" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="exitcond_flatten_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="338" class="1005" name="indvar_flatten_next_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_mid2_v_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="348" class="1005" name="row_outbuf_i_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="col_inbuf_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_27_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="1"/>
<pin id="360" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_28_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_29_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_40_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="128" slack="1"/>
<pin id="388" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="85" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="85" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="96" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="107" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="107" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="96" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="138" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="159" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="189"><net_src comp="138" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="138" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="196" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="65" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="209" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="219" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="247" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="256" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="276" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="268" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="272" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="77" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="285" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="303" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="337"><net_src comp="114" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="120" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="346"><net_src comp="146" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="351"><net_src comp="58" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="356"><net_src comp="70" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="361"><net_src comp="186" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="366"><net_src comp="190" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="371"><net_src comp="203" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="376"><net_src comp="209" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="383"><net_src comp="215" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="389"><net_src comp="241" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {4 }
 - Input state : 
	Port: dct_Loop_Xpose_Row_Outer_Loop_proc : row_outbuf_i | {2 3 }
	Port: dct_Loop_Xpose_Row_Outer_Loop_proc : col_inbuf | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_12 : 2
		j : 1
		exitcond3_i2 : 1
		i_1_i_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2 : 3
		tmp_mid2_cast : 3
		tmp : 3
		tmp_9_cast : 4
		tmp_s : 5
		tmp_10_cast : 6
		row_outbuf_i_addr : 7
		row_outbuf_i_load : 8
		col_inbuf_addr : 4
		tmp_27 : 3
		i : 3
	State 3
		tmp_4 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_31 : 1
		tmp_32 : 2
		tmp_35 : 2
		tmp_37 : 3
		tmp_40 : 4
	State 4
		tmp_33 : 1
		tmp_34 : 1
		tmp_36 : 2
		tmp_38 : 2
		tmp_39 : 2
		tmp_42 : 1
		tmp_43 : 3
		tmp_44 : 3
		p_demorgan : 4
		tmp_45 : 4
		tmp_46 : 4
		tmp_47 : 4
		tmp_48 : 4
		stg_60 : 4
		empty_26 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      p_demorgan_fu_303     |    0    |   188   |
|    and   |        tmp_46_fu_315       |    0    |   188   |
|          |        tmp_47_fu_321       |    0    |   188   |
|----------|----------------------------|---------|---------|
|          |        tmp_32_fu_223       |    0    |    8    |
|    xor   |        tmp_36_fu_262       |    0    |    8    |
|          |        tmp_45_fu_309       |    0    |   188   |
|----------|----------------------------|---------|---------|
|    or    |        tmp_4_fu_203        |    0    |    0    |
|          |        tmp_48_fu_327       |    0    |   188   |
|----------|----------------------------|---------|---------|
|          |      i_1_i_mid2_fu_138     |    0    |    4    |
|          |      tmp_mid2_v_fu_146     |    0    |    4    |
|  select  |        tmp_35_fu_229       |    0    |    8    |
|          |        tmp_33_fu_250       |    0    |    8    |
|          |        tmp_34_fu_256       |    0    |    8    |
|          |        tmp_42_fu_285       |    0    |   128   |
|----------|----------------------------|---------|---------|
|    shl   |        tmp_40_fu_241       |    0    |    37   |
|          |        tmp_43_fu_291       |    0    |    10   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_120 |    0    |    7    |
|    add   |          j_fu_126          |    0    |    4    |
|          |        tmp_s_fu_175        |    0    |    7    |
|          |          i_fu_190          |    0    |    4    |
|----------|----------------------------|---------|---------|
|   lshr   |        tmp_44_fu_297       |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_114  |    0    |    3    |
|   icmp   |     exitcond3_i2_fu_132    |    0    |    2    |
|          |        tmp_28_fu_209       |    0    |    3    |
|----------|----------------------------|---------|---------|
|          |       tmp_mid2_fu_154      |    0    |    0    |
|          |    tmp_mid2_cast_fu_159    |    0    |    0    |
|          |      tmp_9_cast_fu_171     |    0    |    0    |
|          |     tmp_10_cast_fu_181     |    0    |    0    |
|   zext   |        tmp_29_fu_215       |    0    |    0    |
|          |        tmp_31_fu_219       |    0    |    0    |
|          |        tmp_37_fu_237       |    0    |    0    |
|          |        tmp_30_fu_247       |    0    |    0    |
|          |        tmp_38_fu_268       |    0    |    0    |
|          |        tmp_39_fu_272       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_163         |    0    |    0    |
|          |        tmp_3_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_27_fu_186       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_41_fu_276       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1205  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   col_inbuf_addr_reg_353  |    3   |
|  exitcond_flatten_reg_334 |    1   |
|       i_1_i_reg_103       |    4   |
|         i_reg_363         |    4   |
|indvar_flatten_next_reg_338|    7   |
|   indvar_flatten_reg_81   |    7   |
|        j_0_i_reg_92       |    4   |
| row_outbuf_i_addr_reg_348 |    6   |
|       tmp_27_reg_358      |    3   |
|       tmp_28_reg_373      |    1   |
|       tmp_29_reg_380      |    8   |
|       tmp_40_reg_386      |   128  |
|       tmp_4_reg_368       |    7   |
|     tmp_mid2_v_reg_343    |    4   |
+---------------------------+--------+
|           Total           |   187  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1205  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   187  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   187  |  1211  |
+-----------+--------+--------+--------+
