<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
   <export preferredWidth="282" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Memory Interfaces and Controllers,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/University Program,Library/University Program/Clock,Library/Memory Interfaces and Controllers/SDRAM,Project,Library" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation synthesis="VHDL" />
</preferences>
