Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TxModule_Toplevel__2019Fall.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TxModule_Toplevel__2019Fall.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TxModule_Toplevel__2019Fall"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TxModule_Toplevel__2019Fall
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\TxDataUnit2019Fall.v" into library work
Parsing module <TxDataUnit2019Fall>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\TxModule_Toplevel2019Fall.v" into library work
Parsing module <TxModule_Toplevel__2019Fall>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TxModule_Toplevel__2019Fall>.

Elaborating module <ControlUnit>.
WARNING:HDLCompiler:413 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\ControlUnit.v" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\ControlUnit.v" Line 51: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\ControlUnit.v" Line 56: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <TxDataUnit2019Fall>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TxModule_Toplevel__2019Fall>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\TxModule_Toplevel2019Fall.v".
    Summary:
	no macro.
Unit <TxModule_Toplevel__2019Fall> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\ControlUnit.v".
        Init = 2'b00
        LoadState = 2'b01
        Delay = 2'b10
        Shift = 2'b11
        ShiftTarget = 12
    Found 4-bit register for signal <SentCount>.
    Found 2-bit register for signal <State>.
    Found 4-bit register for signal <DelayCount>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <SentCount[3]_GND_2_o_add_4_OUT> created at line 48.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT<3:0>> created at line 51.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_10_OUT<3:0>> created at line 56.
    Found 4-bit 3-to-1 multiplexer for signal <GND_2_o_Speed[3]_mux_12_OUT> created at line 54.
    Found 4-bit comparator greater for signal <n0017> created at line 86
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <TxDataUnit2019Fall>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\HW3_Problem6\TxDataUnit2019Fall.v".
        DataLength = 9
    Found 12-bit register for signal <ShiftRegister>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TxDataUnit2019Fall> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 3
 12-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 6
 12-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor10                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ControlUnit>.
The following registers are absorbed into counter <SentCount>: 1 register on signal <SentCount>.
Unit <ControlUnit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 16
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor10                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ControlUnit/FSM_0> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <TxModule_Toplevel__2019Fall> ...

Optimizing unit <TxDataUnit2019Fall> ...

Optimizing unit <ControlUnit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TxModule_Toplevel__2019Fall, actual ratio is 0.
FlipFlop ControlUnit/State_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TxModule_Toplevel__2019Fall.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 31
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 9
#      LUT5                        : 11
#      LUT6                        : 6
#      MUXF7                       : 1
# FlipFlops/Latches                : 23
#      FDC                         : 3
#      FDCE                        : 4
#      FDE                         : 4
#      FDS                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 16
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  18224     0%  
 Number of Slice LUTs:                   30  out of   9112     0%  
    Number used as Logic:                30  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     31
   Number with an unused Flip Flop:       8  out of     31    25%  
   Number with an unused LUT:             1  out of     31     3%  
   Number of fully used LUT-FF pairs:    22  out of     31    70%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.418ns (Maximum Frequency: 413.548MHz)
   Minimum input arrival time before clock: 3.695ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 2.418ns (frequency: 413.548MHz)
  Total number of paths / destination ports: 106 / 27
-------------------------------------------------------------------------
Delay:               2.418ns (Levels of Logic = 2)
  Source:            ControlUnit/DelayCount_2 (FF)
  Destination:       ControlUnit/DelayCount_3 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: ControlUnit/DelayCount_2 to ControlUnit/DelayCount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  ControlUnit/DelayCount_2 (ControlUnit/DelayCount_2)
     LUT4:I1->O            1   0.205   0.580  ControlUnit/Mmux_GND_2_o_Speed[3]_mux_12_OUT2_split<3>2 (ControlUnit/Mmux_GND_2_o_Speed[3]_mux_12_OUT2_split<3>2)
     LUT4:I3->O            1   0.205   0.000  ControlUnit/Mmux_GND_2_o_Speed[3]_mux_12_OUT2_split<3>3 (ControlUnit/Mmux_GND_2_o_Speed[3]_mux_12_OUT2_split<3>)
     FDE:D                     0.102          ControlUnit/DelayCount_3
    ----------------------------------------
    Total                      2.418ns (0.959ns logic, 1.459ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 57 / 38
-------------------------------------------------------------------------
Offset:              3.695ns (Levels of Logic = 4)
  Source:            Speed<2> (PAD)
  Destination:       ControlUnit/State_FSM_FFd2 (FF)
  Destination Clock: Clock rising

  Data Path: Speed<2> to ControlUnit/State_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  Speed_2_IBUF (Speed_2_IBUF)
     LUT4:I1->O            1   0.205   0.944  ControlUnit/State_FSM_FFd2-In12 (ControlUnit/State_FSM_FFd2-In11)
     LUT6:I0->O            1   0.203   0.000  ControlUnit/State_FSM_FFd2-In14_G (N5)
     MUXF7:I1->O           1   0.140   0.000  ControlUnit/State_FSM_FFd2-In14 (ControlUnit/State_FSM_FFd2-In)
     FDC:D                     0.102          ControlUnit/State_FSM_FFd2
    ----------------------------------------
    Total                      3.695ns (1.872ns logic, 1.823ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            DataUnit/ShiftRegister_0 (FF)
  Destination:       Tx (PAD)
  Source Clock:      Clock rising

  Data Path: DataUnit/ShiftRegister_0 to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.447   0.650  DataUnit/ShiftRegister_0 (DataUnit/ShiftRegister_0)
     OBUF:I->O                 2.571          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.418|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.90 secs
 
--> 

Total memory usage is 4487300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

