////////////////////////////////////////////////////////////////////////////////
//
// Filename: 	smplfir.v
// {{{
// Project:	DSP Filtering Example Project
//
// Purpose:	This is the simplest (non-trivial) FIR filter you can create.
//		This filter just averages two adjacent samples together.
//	It's response h(z)=1+z^-1, H(e^(j2pif)) = 2*cos^2(2pi f), etc.
//
//	Filter taps:	[1, 1] (fixed)
//	Filter Speed:	Full clock rate
//	
//
// Creator:	Dan Gisselquist, Ph.D.
//		Gisselquist Technology, LLC
//
////////////////////////////////////////////////////////////////////////////////
// }}}
// Copyright (C) 2017-2022, Gisselquist Technology, LLC
// {{{
// This file is part of the DSP filtering set of designs.
//
// The DSP filtering designs are free RTL designs: you can redistribute them
// and/or modify any of them under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation, either version 3 of
// the License, or (at your option) any later version.
//
// The DSP filtering designs are distributed in the hope that they will be
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTIBILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser
// General Public License for more details.
//
// You should have received a copy of the GNU Lesser General Public License
// along with these designs.  (It's in the $(ROOT)/doc directory.  Run make
// with no target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// }}}
// License:	LGPL, v3, as defined and found on www.gnu.org,
// {{{
//		http://www.gnu.org/licenses/lgpl.html
//
////////////////////////////////////////////////////////////////////////////////
//
//
`default_nettype	none
// }}}
module	smplfir #(
		// {{{
		parameter			IW=15,
		localparam			OW=IW+1
		// }}}
	) (
		// {{{
		input	wire			i_clk, i_ce,
		input	wire	[(IW-1):0]	i_val,
		output	reg	[(OW-1):0]	o_val
		// }}}
	);

	reg	[(IW-1):0]	delayed;

	initial	delayed = 0;
	always @(posedge i_clk)
	if (i_ce)
		delayed <= i_val;

	always @(posedge i_clk)
	if (i_ce)
		o_val <= i_val + delayed;

endmodule
