// Seed: 2924173810
`define pp_0 0
module module_0 ();
  reg id_0;
  type_7(
      1
  ); type_8(
      (id_1), 1
  );
  reg   id_2;
  logic id_3;
  type_11(
      1'b0, id_0
  );
  reg id_4;
  assign id_4 = 1;
  always @(1 * id_3 or posedge id_3 ? id_1 : 1'd0 ? id_2 : id_0) begin
    if ("") id_2 <= id_4;
    else id_2 = id_1 - (id_2);
    id_1 <= id_0;
    if (1'b0) id_2 = id_2;
    id_2 <= 1;
  end
  logic id_5;
endmodule
