# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1-Herzog.srcs/sources_1/imports/Lab1_Cadet_Code_2026/numeric_stepper.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../Lab1-Herzog.srcs/sim_1/imports/Lab1_Cadet_Code_2026/numeric_stepper_tb.vhd" \

# Do not sort compile order
nosort
