# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../testbench.srcs/sim_1/new/bus_read_write_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
