Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: RS_unit_logical.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS_unit_logical.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS_unit_logical"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : RS_unit_logical
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/RS_unit_logical is now defined in a different file.  It was defined in "C:/HRY415-project-2/code/RS_unit_logical.vhd", and is now defined in "C:/arxitektonikh1/HRY415-project-2/code/RS_unit_logical.vhd".
WARNING:HDLParsers:3607 - Unit work/RS_unit_logical/Behavioral is now defined in a different file.  It was defined in "C:/HRY415-project-2/code/RS_unit_logical.vhd", and is now defined in "C:/arxitektonikh1/HRY415-project-2/code/RS_unit_logical.vhd".
WARNING:HDLParsers:3607 - Unit work/RS_logical_control is now defined in a different file.  It was defined in "C:/HRY415-project-2/code/RS_logica_control.vhd", and is now defined in "C:/arxitektonikh1/HRY415-project-2/code/RS_logica_control.vhd".
WARNING:HDLParsers:3607 - Unit work/RS_logical_control/Behavioral is now defined in a different file.  It was defined in "C:/HRY415-project-2/code/RS_logica_control.vhd", and is now defined in "C:/arxitektonikh1/HRY415-project-2/code/RS_logica_control.vhd".
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/Reg1BitR.vhd" in Library work.
Architecture behavioral of Entity reg1bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/Reg4BitR.vhd" in Library work.
Architecture behavioral of Entity reg4bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/mux32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/Reg32BitR.vhd" in Library work.
Architecture structural of Entity reg32bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/mux5Bit.vhd" in Library work.
Architecture behavioral of Entity mux5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/Reg5BitR.vhd" in Library work.
Architecture behavioral of Entity reg5bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/RS_reg_line.vhd" in Library work.
Architecture behavioral of Entity rs_reg_line is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/mux4to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_32bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/RS_logica_control.vhd" in Library work.
Entity <rs_logical_control> compiled.
Entity <rs_logical_control> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/HRY415-project-2/code/RS_unit_logical.vhd" in Library work.
Entity <rs_unit_logical> compiled.
Entity <rs_unit_logical> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RS_unit_logical> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_reg_line> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RS_logical_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg32BitR> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RS_unit_logical> in library <work> (Architecture <behavioral>).
Entity <RS_unit_logical> analyzed. Unit <RS_unit_logical> generated.

Analyzing Entity <RS_reg_line> in library <work> (Architecture <behavioral>).
Entity <RS_reg_line> analyzed. Unit <RS_reg_line> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <mux32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32Bit> analyzed. Unit <mux32Bit> generated.

Analyzing Entity <Reg32BitR> in library <work> (Architecture <structural>).
Entity <Reg32BitR> analyzed. Unit <Reg32BitR> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.

Analyzing Entity <mux5Bit> in library <work> (Architecture <behavioral>).
Entity <mux5Bit> analyzed. Unit <mux5Bit> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <mux4to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_32Bit> analyzed. Unit <mux4to1_32Bit> generated.

Analyzing Entity <RS_logical_control> in library <work> (Architecture <behavioral>).
Entity <RS_logical_control> analyzed. Unit <RS_logical_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RS_logical_control>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/RS_logica_control.vhd".
    Using one-hot encoding for signal <currentState>.
    Found 3-bit register for signal <currentState>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <RS_logical_control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <mux32Bit>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/mux32Bit.vhd".
Unit <mux32Bit> synthesized.


Synthesizing Unit <mux5Bit>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/mux5Bit.vhd".
Unit <mux5Bit> synthesized.


Synthesizing Unit <mux4to1_32Bit>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/mux4to1_32Bit.vhd".
Unit <mux4to1_32Bit> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <Reg32BitR>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/Reg32BitR.vhd".
Unit <Reg32BitR> synthesized.


Synthesizing Unit <RS_reg_line>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/RS_reg_line.vhd".
    Found 5-bit comparator equal for signal <comparator_j$cmp_eq0000> created at line 215.
    Found 5-bit comparator equal for signal <comparator_k$cmp_eq0000> created at line 218.
    Summary:
	inferred   2 Comparator(s).
Unit <RS_reg_line> synthesized.


Synthesizing Unit <RS_unit_logical>.
    Related source file is "C:/arxitektonikh1/HRY415-project-2/code/RS_unit_logical.vhd".
Unit <RS_unit_logical> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 157
 1-bit register                                        : 156
 3-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <mux32Bit1> is unconnected in block <Vj_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux32Bit1> is unconnected in block <Vk_mux>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <currentState_0> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <currentState_0> of sequential type is unconnected in block <RS_logical_control>.
WARNING:Xst:2677 - Node <currentState_2> of sequential type is unconnected in block <RS_logical_control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157
# Comparators                                          : 4
 5-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RS_unit_logical> ...

Optimizing unit <RS_logical_control> ...

Optimizing unit <Reg32BitR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS_unit_logical, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RS_unit_logical.ngr
Top Level Output File Name         : RS_unit_logical
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 194

Cell Usage :
# BELS                             : 427
#      GND                         : 1
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT3                        : 296
#      LUT3_D                      : 3
#      LUT4                        : 111
#      LUT4_D                      : 7
#      LUT4_L                      : 4
#      MUXF5                       : 1
# FlipFlops/Latches                : 157
#      FD                          : 1
#      FDC                         : 108
#      FDCE                        : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 193
#      IBUF                        : 116
#      OBUF                        : 77
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      231  out of  14752     1%  
 Number of Slice Flip Flops:            157  out of  29504     0%  
 Number of 4 input LUTs:                425  out of  29504     1%  
 Number of IOs:                         194
 Number of bonded IOBs:                 194  out of    250    77%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 157   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+-------------------------------------------------------+-------+
Control Signal                                           | Buffer(FF name)                                       | Load  |
---------------------------------------------------------+-------------------------------------------------------+-------+
GEN[0].RS_reg_lines/Qj_mux/mux0/output_and0000(XST_GND:G)| NONE(GEN[0].RS_reg_lines/Qj_reg/Reg1BitR0/flipflop0/q)| 156   |
---------------------------------------------------------+-------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.559ns (Maximum Frequency: 132.298MHz)
   Minimum input arrival time before clock: 8.444ns
   Maximum output required time after clock: 13.517ns
   Maximum combinational path delay: 14.348ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.559ns (frequency: 132.298MHz)
  Total number of paths / destination ports: 2163 / 201
-------------------------------------------------------------------------
Delay:               7.559ns (Levels of Logic = 5)
  Source:            GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q (FF)
  Destination:       GEN[1].RS_reg_lines/efuge_reg/flipflop0/q (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q to GEN[1].RS_reg_lines/efuge_reg/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.481  GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q (GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q)
     LUT4_D:I2->O          1   0.612   0.509  GEN[1].RS_reg_lines/comparator_k_and000026 (GEN[1].RS_reg_lines/comparator_k_and000026)
     LUT3:I0->O           40   0.612   1.105  GEN[1].RS_reg_lines/comparator_k_and000084 (GEN[1].RS_reg_lines/comparator_k)
     LUT4:I2->O            4   0.612   0.529  GEN[1].RS_reg_lines/ready_for_exec_and000688 (ready_for_exec<1>)
     LUT4:I2->O            3   0.612   0.520  control/nextState<1>1 (tagFU_1_OBUF)
     LUT2:I1->O            1   0.612   0.357  control/efuge_enable<1>2 (efuge_enable<1>)
     FDCE:CE                   0.483          GEN[1].RS_reg_lines/efuge_reg/flipflop0/q
    ----------------------------------------
    Total                      7.559ns (4.057ns logic, 3.502ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 3617 / 205
-------------------------------------------------------------------------
Offset:              8.444ns (Levels of Logic = 6)
  Source:            CDB<32> (PAD)
  Destination:       GEN[0].RS_reg_lines/Vk_reg/Reg4BitR7/Reg1BitR0/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: CDB<32> to GEN[0].RS_reg_lines/Vk_reg/Reg4BitR7/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  CDB_32_IBUF (CDB_32_IBUF)
     LUT3:I0->O            1   0.612   0.509  control/efuge_enable<1>1_SW0 (N40)
     LUT4:I0->O            8   0.612   0.673  control/efuge_enable<1>1 (control/N0)
     LUT3:I2->O           16   0.612   0.882  control/control_enable_out<0>1 (GEN[0].RS_reg_lines/busy_in)
     LUT4:I3->O           32   0.612   1.225  GEN[0].RS_reg_lines/Vk_WrEn1 (GEN[0].RS_reg_lines/Vk_WrEn)
     LUT3:I0->O            1   0.612   0.000  GEN[0].RS_reg_lines/Vk_reg/Reg4BitR7/Reg1BitR3/mux0/output (GEN[0].RS_reg_lines/Vk_reg/Reg4BitR7/Reg1BitR3/muxOut)
     FDC:D                     0.268          GEN[0].RS_reg_lines/Vk_reg/Reg4BitR7/Reg1BitR3/flipflop0/q
    ----------------------------------------
    Total                      8.444ns (4.434ns logic, 4.010ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 22149 / 71
-------------------------------------------------------------------------
Offset:              13.517ns (Levels of Logic = 8)
  Source:            GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q (FF)
  Destination:       Vk_out<31> (PAD)
  Source Clock:      Clk rising

  Data Path: GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q to Vk_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.481  GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q (GEN[1].RS_reg_lines/Qk_reg/Reg1BitR1/flipflop0/q)
     LUT4_D:I2->O          1   0.612   0.509  GEN[1].RS_reg_lines/comparator_k_and000026 (GEN[1].RS_reg_lines/comparator_k_and000026)
     LUT3:I0->O           40   0.612   1.105  GEN[1].RS_reg_lines/comparator_k_and000084 (GEN[1].RS_reg_lines/comparator_k)
     LUT4:I2->O            4   0.612   0.568  GEN[1].RS_reg_lines/ready_for_exec_and000688 (ready_for_exec<1>)
     LUT3:I1->O            8   0.612   0.795  control/line_select<1>1 (line_select<1>)
     LUT4:I0->O           32   0.612   1.225  Vk_mux/mux32Bit2/mux0/output_and000141 (N9)
     LUT4:I0->O            1   0.612   0.509  Vk_mux/mux32Bit2/mux9/output_and0001_SW0 (N386)
     LUT3:I0->O            1   0.612   0.357  Vk_mux/mux32Bit2/mux9/output_and0001 (Vk_out_9_OBUF)
     OBUF:I->O                 3.169          Vk_out_9_OBUF (Vk_out<9>)
    ----------------------------------------
    Total                     13.517ns (7.967ns logic, 5.550ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11382 / 71
-------------------------------------------------------------------------
Delay:               14.348ns (Levels of Logic = 9)
  Source:            CDB<33> (PAD)
  Destination:       Vk_out<31> (PAD)

  Data Path: CDB<33> to Vk_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  CDB_33_IBUF (CDB_33_IBUF)
     LUT4_D:I0->O          1   0.612   0.509  GEN[1].RS_reg_lines/comparator_k_and000026 (GEN[1].RS_reg_lines/comparator_k_and000026)
     LUT3:I0->O           40   0.612   1.105  GEN[1].RS_reg_lines/comparator_k_and000084 (GEN[1].RS_reg_lines/comparator_k)
     LUT4:I2->O            4   0.612   0.568  GEN[1].RS_reg_lines/ready_for_exec_and000688 (ready_for_exec<1>)
     LUT3:I1->O            8   0.612   0.795  control/line_select<1>1 (line_select<1>)
     LUT4:I0->O           32   0.612   1.225  Vk_mux/mux32Bit2/mux0/output_and000141 (N9)
     LUT4:I0->O            1   0.612   0.509  Vk_mux/mux32Bit2/mux9/output_and0001_SW0 (N386)
     LUT3:I0->O            1   0.612   0.357  Vk_mux/mux32Bit2/mux9/output_and0001 (Vk_out_9_OBUF)
     OBUF:I->O                 3.169          Vk_out_9_OBUF (Vk_out<9>)
    ----------------------------------------
    Total                     14.348ns (8.559ns logic, 5.789ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.63 secs
 
--> 

Total memory usage is 271908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

