VCD info: dumpfile ./waves/tb_half_adder.vcd opened for output.
=== 开始半加器测试 ===
A | B | 预期S | 实际S | 预期Cout | 实际Cout | 结果
------------------------------------------
0 | 0 |   0    |   0    |    0     |    0     | PASS
0 | 1 |   1    |   1    |    0     |    0     | PASS
1 | 0 |   1    |   1    |    0     |    0     | PASS
1 | 1 |   0    |   0    |    1     |    1     | PASS
=== 测试结束 ===
../tb/combinational/tb_half_adder.sv:44: $finish called at 40 (1s)
