TimeQuest Timing Analyzer report for ceg3155lab1
Tue Oct 01 23:37:40 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Hold: 'GClock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'GClock'
 27. Slow 1200mV 0C Model Hold: 'GClock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'GClock'
 40. Fast 1200mV 0C Model Hold: 'GClock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ceg3155lab1                                        ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.62 MHz ; 95.62 MHz       ; GClock     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; GClock ; -5.830 ; -188.110          ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -1.144 ; -20.994          ;
+--------+--------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; GClock ; -3.000 ; -26.792                         ;
+--------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.830 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.142      ; 4.514      ;
; -5.665 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.145      ; 4.352      ;
; -5.568 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.140      ; 3.975      ;
; -5.485 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.151      ; 4.178      ;
; -5.403 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.143      ; 3.813      ;
; -5.281 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.148      ; 3.971      ;
; -5.245 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.149      ; 3.661      ;
; -5.019 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.146      ; 3.432      ;
; -4.840 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.150     ; 4.221      ;
; -4.729 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.136      ; 2.292      ;
; -4.628 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.147     ; 4.012      ;
; -4.564 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.139      ; 2.130      ;
; -4.526 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.141     ; 3.916      ;
; -4.500 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.179      ; 2.721      ;
; -4.493 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.008      ; 4.349      ;
; -4.481 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.033      ; 4.371      ;
; -4.474 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.008      ; 4.332      ;
; -4.310 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.011      ; 4.169      ;
; -4.273 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.075     ; 2.319      ;
; -4.264 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.002     ; 4.121      ;
; -4.252 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.036      ; 4.145      ;
; -4.251 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.011      ; 4.112      ;
; -4.244 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.144     ; 3.631      ;
; -4.191 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.049      ; 4.097      ;
; -4.179 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.017      ; 4.044      ;
; -4.167 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.042      ; 4.066      ;
; -4.160 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.017      ; 4.027      ;
; -4.092 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.001      ; 3.952      ;
; -4.076 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.179      ; 2.022      ;
; -4.062 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.072     ; 2.111      ;
; -4.019 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.052      ; 3.928      ;
; -4.012 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.179      ; 1.958      ;
; -3.961 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.179      ; 2.182      ;
; -3.950 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.007      ; 3.816      ;
; -3.926 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.014      ; 3.788      ;
; -3.878 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.039      ; 3.774      ;
; -3.877 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.058      ; 3.792      ;
; -3.871 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.014      ; 3.735      ;
; -3.708 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.004      ; 3.571      ;
; -3.635 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.207      ; 2.109      ;
; -3.635 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.055      ; 3.547      ;
; -3.572 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; -0.112     ; 2.491      ;
; -3.557 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.071     ; 2.325      ;
; -3.536 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 3.600      ; 5.178      ;
; -3.469 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.203      ; 1.939      ;
; -3.432 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.177      ; 2.151      ;
; -3.345 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.068     ; 2.116      ;
; -3.327 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.273     ; 2.585      ;
; -3.294 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.045      ; 2.689      ;
; -3.285 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.076     ; 2.320      ;
; -3.279 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; -0.113     ; 2.197      ;
; -3.274 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 3.598      ; 4.639      ;
; -3.225 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0   ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                           ; GClock       ; GClock      ; 0.500        ; 0.018      ; 1.267      ;
; -3.182 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0  ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                           ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.212      ;
; -3.105 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.045      ; 2.498      ;
; -3.084 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.070      ; 2.511      ;
; -3.081 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.010      ; 2.285      ;
; -3.074 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.073     ; 2.112      ;
; -3.011 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 3.600      ; 5.153      ;
; -2.981 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.145      ; 1.668      ;
; -2.975 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.102     ; 2.404      ;
; -2.946 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.071     ; 2.346      ;
; -2.881 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.013      ; 2.088      ;
; -2.835 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.072     ; 2.325      ;
; -2.799 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.045      ; 2.192      ;
; -2.776 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.138      ; 2.290      ;
; -2.775 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 3.598      ; 4.640      ;
; -2.774 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.134     ; 2.637      ;
; -2.765 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.087      ; 2.174      ;
; -2.746 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.036     ; 1.331      ;
; -2.746 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.045      ; 2.141      ;
; -2.741 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.070      ; 2.168      ;
; -2.734 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.038      ; 2.131      ;
; -2.722 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.068     ; 2.125      ;
; -2.708 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.088      ; 2.153      ;
; -2.700 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.038      ; 2.097      ;
; -2.647 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.088      ; 2.092      ;
; -2.641 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.175      ; 0.743      ;
; -2.640 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.072     ; 2.571      ;
; -2.637 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.074     ; 2.420      ;
; -2.626 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.050      ; 2.524      ;
; -2.622 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.069     ; 2.115      ;
; -2.611 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.141      ; 2.128      ;
; -2.598 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.036      ; 2.478      ;
; -2.586 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.320      ;
; -2.581 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.128     ; 2.450      ;
; -2.520 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.111     ; 2.257      ;
; -2.516 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.095     ; 1.918      ;
; -2.499 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 3.308      ; 4.838      ;
; -2.478 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.063     ; 1.425      ;
; -2.469 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.082      ; 1.894      ;
; -2.463 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.056      ; 2.367      ;
; -2.452 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.066     ; 2.389      ;
; -2.405 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.042      ; 2.291      ;
; -2.398 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.089      ; 1.818      ;
; -2.385 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.088      ; 1.805      ;
; -2.355 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.087      ; 1.790      ;
; -2.354 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.073      ; 1.771      ;
; -2.337 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                            ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                            ; GClock       ; GClock      ; 0.500        ; -0.167     ; 1.660      ;
; -2.321 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.035     ; 1.789      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.144 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.722      ; 2.578      ;
; -1.125 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.719      ; 2.594      ;
; -1.110 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.565      ; 2.455      ;
; -1.102 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.619      ; 2.517      ;
; -1.089 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.575      ; 2.486      ;
; -1.086 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.575      ; 2.489      ;
; -1.058 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.604      ; 2.546      ;
; -1.023 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.618      ; 2.595      ;
; -1.000 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.411      ; 2.411      ;
; -0.976 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.601      ; 2.625      ;
; -0.929 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.798      ; 2.869      ;
; -0.918 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.790      ; 2.872      ;
; -0.808 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.492      ; 2.684      ;
; -0.794 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.722      ; 2.448      ;
; -0.782 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.719      ; 2.457      ;
; -0.764 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.619      ; 2.375      ;
; -0.763 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.565      ; 2.322      ;
; -0.758 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.618      ; 2.860      ;
; -0.756 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.614      ; 2.858      ;
; -0.754 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.618      ; 2.864      ;
; -0.753 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.584      ; 2.831      ;
; -0.737 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.618      ; 2.881      ;
; -0.727 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.575      ; 2.368      ;
; -0.723 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.575      ; 2.372      ;
; -0.714 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.604      ; 2.410      ;
; -0.681 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.618      ; 2.457      ;
; -0.663 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.492      ; 2.829      ;
; -0.661 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.495      ; 2.834      ;
; -0.661 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.491      ; 2.830      ;
; -0.660 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.494      ; 2.834      ;
; -0.638 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.495      ; 2.857      ;
; -0.627 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.601      ; 2.494      ;
; -0.585 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.428      ; 2.843      ;
; -0.561 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.411      ; 2.370      ;
; -0.461 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.618      ; 2.677      ;
; -0.458 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.614      ; 2.676      ;
; -0.455 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.618      ; 2.683      ;
; -0.453 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.798      ; 2.865      ;
; -0.446 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.618      ; 2.692      ;
; -0.445 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.492      ; 2.567      ;
; -0.442 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.790      ; 2.868      ;
; -0.243 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.428      ; 2.705      ;
; -0.228 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.584      ; 2.876      ;
; -0.135 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.492      ; 2.877      ;
; -0.133 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.491      ; 2.878      ;
; -0.132 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.495      ; 2.883      ;
; -0.132 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.494      ; 2.882      ;
; -0.100 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.495      ; 2.915      ;
; 0.252  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.427      ; 0.679      ;
; 0.952  ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.076      ; 0.548      ;
; 0.955  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.545      ;
; 0.955  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.545      ;
; 0.957  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.545      ;
; 0.957  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.545      ;
; 0.958  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.067      ; 0.545      ;
; 0.961  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.065      ; 0.546      ;
; 0.963  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.063      ; 0.546      ;
; 0.966  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.059      ; 0.545      ;
; 0.968  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.058      ; 0.546      ;
; 0.970  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.133      ; 1.103      ;
; 0.972  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.437      ; 1.409      ;
; 0.973  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.053      ; 0.546      ;
; 0.974  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.053      ; 0.547      ;
; 1.058  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; -0.016     ; 0.562      ;
; 1.060  ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.069      ; 0.649      ;
; 1.062  ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 0.066      ; 0.648      ;
; 1.065  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ; GClock       ; GClock      ; -0.500       ; 0.125      ; 0.922      ;
; 1.067  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.127      ; 0.926      ;
; 1.069  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.093      ; 0.894      ;
; 1.080  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.070      ; 0.670      ;
; 1.107  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.071      ; 0.698      ;
; 1.123  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.075      ; 0.718      ;
; 1.125  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.071      ; 0.716      ;
; 1.126  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.072      ; 0.718      ;
; 1.126  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.075      ; 0.721      ;
; 1.127  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.072      ; 0.719      ;
; 1.131  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.068      ; 0.719      ;
; 1.135  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.129      ; 1.264      ;
; 1.141  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.128      ; 1.269      ;
; 1.176  ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0            ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; -0.500       ; 0.075      ; 0.771      ;
; 1.177  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.117      ; 0.814      ;
; 1.192  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.057      ; 0.769      ;
; 1.221  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.039     ; 0.702      ;
; 1.225  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.299      ; 1.524      ;
; 1.230  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.134      ; 1.364      ;
; 1.264  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ; GClock       ; GClock      ; -0.500       ; 0.092      ; 1.088      ;
; 1.268  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.083      ; 0.871      ;
; 1.270  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.056      ; 0.846      ;
; 1.272  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.221      ; 1.493      ;
; 1.280  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.070      ; 1.350      ;
; 1.287  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.059      ; 0.866      ;
; 1.294  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.095     ; 0.719      ;
; 1.294  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.023      ; 0.837      ;
; 1.304  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.225      ; 1.529      ;
; 1.314  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.170      ; 1.484      ;
; 1.332  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.103     ; 0.749      ;
; 1.332  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.102     ; 0.750      ;
; 1.332  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.035      ; 1.099      ;
; 1.340  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ; GClock       ; GClock      ; -0.500       ; 0.036      ; 1.108      ;
; 1.340  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ; GClock       ; GClock      ; -0.500       ; 0.036      ; 1.108      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                                                       ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                                                           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst2|slaveLatch|int_q~0|dataa                                                  ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst6|slaveLatch|int_q~0|dataa                                                  ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0           ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst4|masterLatch|int_q~0|datac                                                                ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst5|slaveLatch|int_q~0|datac                                                  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_RMASK|dff_inst3|slaveLatch|int_q~0|datac                                                 ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GClock     ; GClock     ; 2.413 ; 2.407 ; Rise       ; GClock          ;
; GReset     ; GClock     ; 2.172 ; 2.407 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; 1.939 ; 2.228 ; Rise       ; GClock          ;
; RightInput ; GClock     ; 1.849 ; 2.065 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 4.016 ; 3.991 ; Fall       ; GClock          ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GClock     ; GClock     ; 0.929  ; 0.933  ; Rise       ; GClock          ;
; GReset     ; GClock     ; -0.810 ; -1.032 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; -0.580 ; -0.835 ; Rise       ; GClock          ;
; RightInput ; GClock     ; -0.683 ; -0.887 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 1.274  ; 1.144  ; Fall       ; GClock          ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 7.801 ; 7.940 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 7.516 ; 7.658 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 7.609 ; 7.771 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 7.801 ; 7.940 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 7.762 ; 7.899 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 7.159 ; 7.224 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 7.736 ; 7.866 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 7.791 ; 7.920 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 7.642 ; 7.768 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 6.926 ; 6.989 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 7.267 ; 7.404 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 7.352 ; 7.509 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 7.533 ; 7.668 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 7.503 ; 7.636 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 6.926 ; 6.989 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 7.480 ; 7.606 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 7.526 ; 7.650 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 7.387 ; 7.510 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 102.19 MHz ; 102.19 MHz      ; GClock     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -5.430 ; -172.096         ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; GClock ; -0.888 ; -16.149         ;
+--------+--------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -26.792                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.430 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.125      ; 4.206      ;
; -5.294 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.128      ; 4.073      ;
; -5.179 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.123      ; 3.675      ;
; -5.110 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.128      ; 3.889      ;
; -5.043 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.126      ; 3.542      ;
; -4.925 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.125      ; 3.701      ;
; -4.893 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.126      ; 3.392      ;
; -4.674 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.123      ; 3.170      ;
; -4.470 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.131     ; 3.916      ;
; -4.393 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.185      ; 2.129      ;
; -4.303 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.120      ; 2.574      ;
; -4.265 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.128     ; 3.714      ;
; -4.257 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.188      ; 1.996      ;
; -4.185 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.128     ; 3.634      ;
; -4.070 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.015      ; 4.026      ;
; -4.051 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.015      ; 4.008      ;
; -4.045 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.042      ; 4.032      ;
; -3.984 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.023     ; 2.164      ;
; -3.934 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.018      ; 3.893      ;
; -3.901 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.131     ; 3.347      ;
; -3.880 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.045      ; 3.870      ;
; -3.866 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.008      ; 3.822      ;
; -3.864 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.018      ; 3.824      ;
; -3.853 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.120      ; 1.846      ;
; -3.800 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.051      ; 3.797      ;
; -3.793 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.120      ; 1.786      ;
; -3.781 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.018      ; 3.740      ;
; -3.772 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.020     ; 1.955      ;
; -3.771 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.120      ; 2.042      ;
; -3.766 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.018      ; 3.726      ;
; -3.760 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.045      ; 3.750      ;
; -3.717 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.011      ; 3.676      ;
; -3.651 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.054      ; 3.651      ;
; -3.581 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.011      ; 3.540      ;
; -3.565 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.015      ; 3.521      ;
; -3.515 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.054      ; 3.515      ;
; -3.511 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.042      ; 3.498      ;
; -3.495 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.015      ; 3.452      ;
; -3.494 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 3.236      ; 4.881      ;
; -3.451 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.176      ; 2.000      ;
; -3.362 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; -0.135     ; 2.304      ;
; -3.348 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.008      ; 3.304      ;
; -3.300 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 2.170      ;
; -3.282 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.051      ; 3.279      ;
; -3.277 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.174      ; 1.824      ;
; -3.243 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 3.234      ; 4.350      ;
; -3.240 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.156      ; 2.047      ;
; -3.110 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.253     ; 2.434      ;
; -3.089 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; -0.136     ; 2.030      ;
; -3.088 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.016     ; 1.961      ;
; -3.081 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.010      ; 2.533      ;
; -3.046 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0   ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                           ; GClock       ; GClock      ; 0.500        ; 0.069      ; 1.226      ;
; -3.040 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.024     ; 2.165      ;
; -2.976 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0  ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                           ; GClock       ; GClock      ; 0.500        ; 0.064      ; 1.151      ;
; -2.901 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.010      ; 2.352      ;
; -2.866 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 3.236      ; 4.753      ;
; -2.847 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.037      ; 2.329      ;
; -2.828 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.021     ; 1.956      ;
; -2.808 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.064      ; 2.135      ;
; -2.799 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.087     ; 2.289      ;
; -2.796 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 0.128      ; 1.575      ;
; -2.695 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.019     ; 2.186      ;
; -2.686 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; 3.234      ; 4.293      ;
; -2.612 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.067      ; 1.942      ;
; -2.598 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.010      ; 2.049      ;
; -2.587 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; -0.027     ; 1.263      ;
; -2.582 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.052      ; 2.051      ;
; -2.557 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.020     ; 2.170      ;
; -2.544 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.037      ; 2.026      ;
; -2.541 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.010      ; 1.993      ;
; -2.498 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.113     ; 2.461      ;
; -2.497 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.951      ;
; -2.476 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.048      ; 1.970      ;
; -2.475 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.187      ; 2.126      ;
; -2.471 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.016     ; 1.965      ;
; -2.465 ; GClock                                                                                                      ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 2.980      ; 4.522      ;
; -2.463 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.006      ; 1.917      ;
; -2.437 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 1.000        ; 0.181      ; 0.669      ;
; -2.427 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.072     ; 2.301      ;
; -2.426 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.105     ; 1.380      ;
; -2.418 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 0.500        ; 0.048      ; 1.912      ;
; -2.401 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.064     ; 2.416      ;
; -2.384 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.218      ;
; -2.368 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.051      ; 2.360      ;
; -2.344 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.017     ; 1.960      ;
; -2.341 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.046      ; 2.324      ;
; -2.339 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; 0.190      ; 1.993      ;
; -2.338 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.116     ; 1.798      ;
; -2.315 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0   ; GClock       ; GClock      ; 1.000        ; -0.103     ; 2.153      ;
; -2.315 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.113     ; 2.278      ;
; -2.295 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.047      ; 1.776      ;
; -2.239 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                            ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                            ; GClock       ; GClock      ; 0.500        ; -0.204     ; 1.605      ;
; -2.235 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.054      ; 1.712      ;
; -2.225 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.054      ; 1.703      ;
; -2.218 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; -0.064     ; 2.233      ;
; -2.204 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; -0.437     ; 1.331      ;
; -2.201 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.046      ; 1.688      ;
; -2.189 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.051      ; 2.181      ;
; -2.165 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 0.500        ; 0.041      ; 1.643      ;
; -2.158 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                             ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; 1.000        ; 0.046      ; 2.141      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.888 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.344      ; 2.456      ;
; -0.887 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.214      ; 2.327      ;
; -0.875 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.342      ; 2.467      ;
; -0.869 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.222      ; 2.353      ;
; -0.866 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.222      ; 2.356      ;
; -0.858 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.260      ; 2.402      ;
; -0.825 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.254      ; 2.429      ;
; -0.793 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.070      ; 2.277      ;
; -0.792 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.259      ; 2.467      ;
; -0.757 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.476      ; 2.719      ;
; -0.753 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 3.250      ; 2.497      ;
; -0.752 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.474      ; 2.722      ;
; -0.608 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.278      ; 2.670      ;
; -0.603 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.344      ; 2.261      ;
; -0.596 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.139      ; 2.543      ;
; -0.595 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.342      ; 2.267      ;
; -0.588 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.260      ; 2.192      ;
; -0.580 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.214      ; 2.154      ;
; -0.550 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.222      ; 2.192      ;
; -0.549 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.254      ; 2.225      ;
; -0.547 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.222      ; 2.195      ;
; -0.529 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.264      ; 2.735      ;
; -0.527 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.260      ; 2.733      ;
; -0.525 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.264      ; 2.739      ;
; -0.521 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.185      ; 2.664      ;
; -0.519 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.188      ; 2.669      ;
; -0.519 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.184      ; 2.665      ;
; -0.518 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.187      ; 2.669      ;
; -0.514 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.265      ; 2.751      ;
; -0.510 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.259      ; 2.269      ;
; -0.499 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 3.188      ; 2.689      ;
; -0.465 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.250      ; 2.305      ;
; -0.394 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; -0.500       ; 3.070      ; 2.196      ;
; -0.359 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 3.089      ; 2.730      ;
; -0.329 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.476      ; 2.667      ;
; -0.325 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.474      ; 2.669      ;
; -0.319 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.264      ; 2.465      ;
; -0.317 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.260      ; 2.463      ;
; -0.314 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.264      ; 2.470      ;
; -0.305 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.265      ; 2.480      ;
; -0.296 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.139      ; 2.363      ;
; -0.121 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.278      ; 2.677      ;
; -0.113 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 3.089      ; 2.496      ;
; -0.028 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.185      ; 2.677      ;
; -0.026 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.184      ; 2.678      ;
; -0.025 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.188      ; 2.683      ;
; -0.025 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.187      ; 2.682      ;
; 0.003  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 3.188      ; 2.711      ;
; 0.202  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.412      ; 0.614      ;
; 0.844  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.415      ; 1.259      ;
; 0.880  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.126      ; 1.006      ;
; 0.963  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ; GClock       ; GClock      ; -0.500       ; 0.143      ; 0.821      ;
; 0.964  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.117      ; 0.796      ;
; 0.965  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.145      ; 0.825      ;
; 0.974  ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.024      ; 0.518      ;
; 0.975  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.019      ; 0.514      ;
; 0.976  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.017      ; 0.513      ;
; 0.977  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.017      ; 0.514      ;
; 0.978  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.015      ; 0.513      ;
; 0.980  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.014      ; 0.514      ;
; 0.982  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.012      ; 0.514      ;
; 0.985  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.010      ; 0.515      ;
; 0.985  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.010      ; 0.515      ;
; 0.985  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.010      ; 0.515      ;
; 0.987  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.009      ; 0.516      ;
; 0.987  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.007      ; 0.514      ;
; 1.019  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.123      ; 1.142      ;
; 1.019  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.110      ; 0.649      ;
; 1.020  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.111      ; 0.651      ;
; 1.021  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.111      ; 0.652      ;
; 1.024  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.110      ; 0.654      ;
; 1.025  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.108      ; 0.653      ;
; 1.025  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.116      ; 0.661      ;
; 1.026  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.122      ; 1.148      ;
; 1.030  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.110      ; 0.660      ;
; 1.052  ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.017      ; 0.589      ;
; 1.059  ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0            ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; -0.500       ; 0.110      ; 0.689      ;
; 1.059  ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 0.018      ; 0.597      ;
; 1.061  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; GClock       ; GClock      ; -0.500       ; 0.022      ; 0.603      ;
; 1.070  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; -0.064     ; 0.526      ;
; 1.097  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.128      ; 1.225      ;
; 1.118  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.266      ; 1.384      ;
; 1.124  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.216      ; 1.340      ;
; 1.130  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ; GClock       ; GClock      ; -0.500       ; 0.117      ; 0.962      ;
; 1.132  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.001     ; 0.651      ;
; 1.143  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.060      ; 0.723      ;
; 1.146  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.114      ; 0.780      ;
; 1.161  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.011      ; 0.692      ;
; 1.179  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.062      ; 1.241      ;
; 1.182  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.049     ; 0.653      ;
; 1.186  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.208      ; 1.394      ;
; 1.189  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.000        ; 0.161      ; 1.350      ;
; 1.203  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.064      ; 0.982      ;
; 1.211  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.057     ; 0.674      ;
; 1.211  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; -0.057     ; 0.674      ;
; 1.211  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ; GClock       ; GClock      ; -0.500       ; 0.065      ; 0.991      ;
; 1.211  ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; GClock       ; GClock      ; -0.500       ; 0.064      ; 0.990      ;
; 1.211  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ; GClock       ; GClock      ; -0.500       ; 0.065      ; 0.991      ;
; 1.218  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.126      ; 1.344      ;
; 1.226  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0  ; GClock       ; GClock      ; -0.500       ; 0.003      ; 0.749      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                         ;
; 0.238  ; 0.454        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                         ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                         ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                         ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0          ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0          ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                                    ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; datapath_inst|lshift_8bit_0|dff_inst|dff_inst5|masterLatch|int_q~0|datad                                            ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GClock     ; GClock     ; 2.436 ; 2.378 ; Rise       ; GClock          ;
; GReset     ; GClock     ; 1.978 ; 2.072 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; 1.739 ; 1.901 ; Rise       ; GClock          ;
; RightInput ; GClock     ; 1.647 ; 1.732 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 3.974 ; 3.846 ; Fall       ; GClock          ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GClock     ; GClock     ; 0.757  ; 0.809  ; Rise       ; GClock          ;
; GReset     ; GClock     ; -0.697 ; -0.786 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; -0.465 ; -0.597 ; Rise       ; GClock          ;
; RightInput ; GClock     ; -0.578 ; -0.657 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 1.083  ; 0.888  ; Fall       ; GClock          ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 6.960 ; 7.202 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 6.715 ; 6.961 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 6.813 ; 7.033 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 6.960 ; 7.202 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 6.943 ; 7.181 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 6.411 ; 6.519 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 6.918 ; 7.142 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 6.956 ; 7.183 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 6.832 ; 7.049 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 6.184 ; 6.290 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 6.475 ; 6.713 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 6.566 ; 6.778 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 6.703 ; 6.937 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 6.694 ; 6.925 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 6.184 ; 6.290 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 6.672 ; 6.889 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 6.700 ; 6.919 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 6.587 ; 6.798 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -2.131 ; -58.092          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; GClock ; -0.754 ; -14.649         ;
+--------+--------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -20.021                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.131 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.367     ; 0.948      ;
; -2.058 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.365     ; 0.877      ;
; -1.950 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.444     ; 0.964      ;
; -1.899 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.058      ; 1.876      ;
; -1.877 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.893      ;
; -1.827 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.060      ; 1.806      ;
; -1.786 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.056      ; 1.646      ;
; -1.769 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.063      ; 1.751      ;
; -1.714 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.058      ; 1.576      ;
; -1.670 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.060      ; 1.649      ;
; -1.656 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.061      ; 1.521      ;
; -1.606 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.441     ; 0.970      ;
; -1.557 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.058      ; 1.419      ;
; -1.533 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.439     ; 0.899      ;
; -1.528 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.407     ; 0.539      ;
; -1.526 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.415     ; 0.529      ;
; -1.499 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.445     ; 0.965      ;
; -1.437 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.411     ; 0.956      ;
; -1.436 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.071     ; 1.746      ;
; -1.426 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.443     ; 0.894      ;
; -1.365 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.409     ; 0.886      ;
; -1.364 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.069     ; 1.676      ;
; -1.356 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.441     ; 0.975      ;
; -1.346 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.001      ; 1.844      ;
; -1.327 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.010     ; 1.815      ;
; -1.323 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.442     ; 0.970      ;
; -1.319 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.010     ; 1.807      ;
; -1.310 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.066     ; 1.625      ;
; -1.298 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.364     ; 0.946      ;
; -1.284 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.439     ; 0.905      ;
; -1.279 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.466      ; 1.164      ;
; -1.274 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.003      ; 1.774      ;
; -1.255 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.008     ; 1.745      ;
; -1.250 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.440     ; 0.899      ;
; -1.247 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.008     ; 1.737      ;
; -1.225 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; -0.362     ; 0.875      ;
; -1.221 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.015     ; 1.705      ;
; -1.216 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.006      ; 1.719      ;
; -1.207 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.069     ; 1.519      ;
; -1.197 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.005     ; 1.690      ;
; -1.189 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.005     ; 1.682      ;
; -1.188 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.009      ; 1.695      ;
; -1.149 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.013     ; 1.635      ;
; -1.117 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.003      ; 1.617      ;
; -1.116 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.011      ; 1.625      ;
; -1.098 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.008     ; 1.588      ;
; -1.091 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.010     ; 1.580      ;
; -1.090 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.008     ; 1.580      ;
; -1.079 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.465      ; 0.848      ;
; -1.058 ; controlLogic:controlLogic_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.014      ; 1.570      ;
; -1.055 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.465      ; 0.824      ;
; -1.027 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.448     ; 0.672      ;
; -1.013 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 1.050      ;
; -1.005 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.466      ; 0.890      ;
; -0.992 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.013     ; 1.478      ;
; -0.965 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 1.000      ;
; -0.965 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.088      ; 0.857      ;
; -0.959 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.011      ; 1.468      ;
; -0.947 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.984      ;
; -0.942 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.446     ; 0.507      ;
; -0.937 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.972      ;
; -0.923 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.084      ; 0.811      ;
; -0.909 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.474     ; 0.432      ;
; -0.907 ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.445     ; 0.555      ;
; -0.897 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.525     ; 0.465      ;
; -0.890 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; 0.076      ; 0.885      ;
; -0.887 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.922      ;
; -0.883 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.920      ;
; -0.877 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.914      ;
; -0.870 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.430     ; 0.927      ;
; -0.869 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.904      ;
; -0.862 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.508     ; 0.447      ;
; -0.851 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.886      ;
; -0.846 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.883      ;
; -0.844 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.879      ;
; -0.838 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 1.000        ; -0.117     ; 1.102      ;
; -0.836 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.337      ; 1.054      ;
; -0.834 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.440     ; 0.487      ;
; -0.830 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.437     ; 0.486      ;
; -0.820 ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.438     ; 0.361      ;
; -0.820 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.857      ;
; -0.806 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.447      ;
; -0.797 ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; GClock       ; GClock      ; 0.500        ; -0.438     ; 0.370      ;
; -0.785 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.820      ;
; -0.785 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.820      ;
; -0.781 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.816      ;
; -0.780 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.817      ;
; -0.770 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.418     ; 0.839      ;
; -0.770 ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.807      ;
; -0.766 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.512     ; 0.344      ;
; -0.761 ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; GClock       ; GClock      ; 0.500        ; -0.512     ; 0.342      ;
; -0.760 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.431     ; 0.816      ;
; -0.757 ; GClock                                                                                                              ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; GClock       ; GClock      ; 0.500        ; 1.700      ; 1.641      ;
; -0.756 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                         ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ; GClock       ; GClock      ; 0.500        ; 0.398      ; 1.152      ;
; -0.750 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ; GClock       ; GClock      ; 0.500        ; -0.419     ; 0.818      ;
; -0.744 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ; GClock       ; GClock      ; 0.500        ; -0.433     ; 0.798      ;
; -0.742 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; GClock       ; GClock      ; 0.500        ; -0.432     ; 0.797      ;
; -0.720 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.757      ;
; -0.719 ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; GClock       ; GClock      ; 0.500        ; -0.450     ; 0.756      ;
; -0.716 ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ; GClock       ; GClock      ; 0.500        ; -0.452     ; 0.751      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.754 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.183      ; 1.429      ;
; -0.746 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.181      ; 1.435      ;
; -0.729 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.132      ; 1.403      ;
; -0.722 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.106      ; 1.384      ;
; -0.710 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.110      ; 1.400      ;
; -0.709 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.126      ; 1.417      ;
; -0.706 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.110      ; 1.404      ;
; -0.696 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.131      ; 1.435      ;
; -0.672 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.122      ; 1.450      ;
; -0.669 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 2.047      ; 1.378      ;
; -0.614 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.084      ; 1.470      ;
; -0.600 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.183      ; 1.103      ;
; -0.599 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.132      ; 1.533      ;
; -0.597 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.128      ; 1.531      ;
; -0.596 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.800      ; 1.204      ;
; -0.595 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.132      ; 1.537      ;
; -0.593 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.181      ; 1.108      ;
; -0.591 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.133      ; 1.542      ;
; -0.586 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.106      ; 1.040      ;
; -0.580 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.786      ; 1.206      ;
; -0.574 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.132      ; 1.078      ;
; -0.566 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.110      ; 1.064      ;
; -0.562 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.110      ; 1.068      ;
; -0.554 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.126      ; 1.092      ;
; -0.544 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.131      ; 1.107      ;
; -0.534 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 2.054      ; 1.520      ;
; -0.519 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.047      ; 1.048      ;
; -0.517 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 2.122      ; 1.125      ;
; -0.507 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.711      ; 1.204      ;
; -0.469 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.674      ; 1.205      ;
; -0.468 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.678      ; 1.210      ;
; -0.467 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.677      ; 1.210      ;
; -0.467 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.673      ; 1.206      ;
; -0.453 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.084      ; 1.151      ;
; -0.452 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 1.678      ; 1.226      ;
; -0.425 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.132      ; 1.227      ;
; -0.423 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.128      ; 1.225      ;
; -0.420 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.132      ; 1.232      ;
; -0.419 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.133      ; 1.234      ;
; -0.341 ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 2.054      ; 1.233      ;
; 0.132  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.151      ; 0.283      ;
; 0.251  ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                     ; GClock       ; GClock      ; -0.500       ; 0.445      ; 0.216      ;
; 0.256  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.439      ; 0.215      ;
; 0.256  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.439      ; 0.215      ;
; 0.257  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.438      ; 0.215      ;
; 0.257  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.439      ; 0.216      ;
; 0.257  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.438      ; 0.215      ;
; 0.261  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.435      ; 0.216      ;
; 0.262  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.434      ; 0.216      ;
; 0.263  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.434      ; 0.217      ;
; 0.263  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.434      ; 0.217      ;
; 0.263  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.433      ; 0.216      ;
; 0.265  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.430      ; 0.215      ;
; 0.283  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.800      ; 1.603      ;
; 0.293  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.409      ; 0.222      ;
; 0.299  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.786      ; 1.605      ;
; 0.299  ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                     ; GClock       ; GClock      ; -0.500       ; 0.440      ; 0.259      ;
; 0.302  ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.437      ; 0.259      ;
; 0.308  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                     ; GClock       ; GClock      ; -0.500       ; 0.441      ; 0.269      ;
; 0.349  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.460      ; 0.329      ;
; 0.352  ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.432      ; 0.304      ;
; 0.384  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.426      ;
; 0.387  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.711      ; 1.618      ;
; 0.389  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.434      ; 0.343      ;
; 0.397  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.165      ; 0.562      ;
; 0.397  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.435      ; 0.352      ;
; 0.400  ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0 ; GClock       ; GClock      ; -0.500       ; 0.418      ; 0.338      ;
; 0.409  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.674      ; 1.603      ;
; 0.411  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.673      ; 1.604      ;
; 0.412  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.678      ; 1.610      ;
; 0.412  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.677      ; 1.609      ;
; 0.430  ; GClock                                                                                                               ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 1.678      ; 1.628      ;
; 0.441  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.426      ; 0.387      ;
; 0.444  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.420      ; 0.384      ;
; 0.450  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.425      ; 0.395      ;
; 0.461  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.039      ; 0.500      ;
; 0.466  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.038      ; 0.504      ;
; 0.467  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.425      ; 0.412      ;
; 0.495  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.044      ; 0.539      ;
; 0.498  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.414      ; 0.432      ;
; 0.498  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.133      ; 0.631      ;
; 0.512  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.032      ; 0.544      ;
; 0.520  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.076      ; 0.596      ;
; 0.535  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.346      ; 0.401      ;
; 0.537  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.069      ; 0.606      ;
; 0.538  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.096      ; 0.634      ;
; 0.543  ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0          ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0          ; GClock       ; GClock      ; -0.500       ; 0.447      ; 0.510      ;
; 0.561  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0          ; GClock       ; GClock      ; 0.000        ; 0.043      ; 0.604      ;
; 0.570  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.155      ; 0.725      ;
; 0.590  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.071      ; 0.661      ;
; 0.594  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.078      ; 0.672      ;
; 0.617  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.077      ; 0.694      ;
; 0.630  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.344      ; 0.494      ;
; 0.633  ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.159      ; 0.792      ;
; 0.642  ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; 0.000        ; 0.148      ; 0.790      ;
; 0.656  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 0.547      ; 0.723      ;
; 0.666  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0            ; GClock       ; GClock      ; -0.500       ; 0.547      ; 0.733      ;
; 0.669  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.498      ; 0.687      ;
; 0.669  ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; -0.500       ; 0.499      ; 0.688      ;
; 0.675  ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0                                      ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0           ; GClock       ; GClock      ; 0.000        ; 0.081      ; 0.756      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[0]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[1]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[2]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[3]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[4]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[5]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[6]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[1]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[2]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[3]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[4]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[5]                                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[6]                                                          ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_LReg|d_out[7]                                                          ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[0]                                                          ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|mux_2to1_8bit:mux_2to1_RReg|d_out[7]                                                          ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_8bit:register_8bit_LMASK|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0           ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst2|slaveLatch|int_q~0|dataa                                                  ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst6|slaveLatch|int_q~0|dataa                                                  ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst0|masterLatch|int_q~0|dataa                                                ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst5|masterLatch|int_q~0|dataa                                                ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic:controlLogic_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0                                     ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0          ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.084  ; 0.084        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst1|masterLatch|int_q~0|datad                                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst1|slaveLatch|int_q~0|datad                                                                 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst2|masterLatch|int_q~0|datad                                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst2|slaveLatch|int_q~0|datad                                                                 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|register_1bit_special:leftRegister|d_FF:dff_inst|enabledSRLatch:masterLatch|int_q~0           ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch|int_q~0 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst1|masterLatch|int_q~0|datad                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst2|masterLatch|int_q~0|datad                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst3|masterLatch|int_q~0|datad                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst6|masterLatch|int_q~0|datad                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst7|masterLatch|int_q~0|datad                                                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_RMASK|dff_inst2|slaveLatch|int_q~0|datad                                                 ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|rightRegister|dff_inst|slaveLatch|int_q~0|datad                                                        ;
; 0.086  ; 0.086        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch|int_q~0 ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.086  ; 0.086        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst4|masterLatch|int_q~0|datac                                                                ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|lshift_8bit:lshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch|int_q~0 ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch|int_q~0 ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_Disp|dff_inst5|slaveLatch|int_q~0|datac                                                  ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_RMASK|dff_inst3|slaveLatch|int_q~0|datac                                                 ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath:datapath_inst|rshift_8bit:rshift_8bit_0|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch|int_q~0 ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst0|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0                                      ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; controlLogic:controlLogic_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0                                      ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; controlLogic_inst|dff_inst3|masterLatch|int_q~0|datad                                                                ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_1bit_special:rightRegister|d_FF:dff_inst|enabledSRLatch:slaveLatch|int_q~0           ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst1|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_Disp|d_FF:dff_inst3|enabledSRLatch:slaveLatch|int_q~0             ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst2|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; GClock ; Fall       ; datapath:datapath_inst|register_8bit:register_8bit_RMASK|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_q~0            ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|lshift_8bit_0|dff_inst|dff_inst0|slaveLatch|int_q~0|datad                                              ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|lshift_8bit_0|dff_inst|dff_inst1|masterLatch|int_q~0|datad                                             ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|lshift_8bit_0|dff_inst|dff_inst1|slaveLatch|int_q~0|datad                                              ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|lshift_8bit_0|dff_inst|dff_inst4|slaveLatch|int_q~0|datad                                              ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|register_8bit_LMASK|dff_inst0|slaveLatch|int_q~0|datad                                                 ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|rightRegister|dff_inst|masterLatch|int_q~0|datad                                                       ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|rshift_8bit_0|dff_inst|dff_inst2|masterLatch|int_q~0|datad                                             ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; datapath_inst|rshift_8bit_0|dff_inst|dff_inst3|masterLatch|int_q~0|datad                                             ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GClock     ; GClock     ; 0.836 ; 1.237 ; Rise       ; GClock          ;
; GReset     ; GClock     ; 0.895 ; 1.462 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; 0.787 ; 1.346 ; Rise       ; GClock          ;
; RightInput ; GClock     ; 0.739 ; 1.282 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 1.062 ; 1.510 ; Fall       ; GClock          ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GClock     ; GClock     ; 0.596  ; 0.197  ; Rise       ; GClock          ;
; GReset     ; GClock     ; -0.297 ; -0.858 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; -0.182 ; -0.731 ; Rise       ; GClock          ;
; RightInput ; GClock     ; -0.228 ; -0.766 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 1.080  ; 0.754  ; Fall       ; GClock          ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 4.267 ; 4.194 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 4.135 ; 4.054 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 4.152 ; 4.093 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 4.261 ; 4.183 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 4.248 ; 4.163 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 3.947 ; 3.904 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 4.245 ; 4.175 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 4.267 ; 4.194 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 4.185 ; 4.111 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 3.844 ; 3.801 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 4.023 ; 3.945 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 4.037 ; 3.980 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 4.142 ; 4.066 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 4.132 ; 4.049 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 3.844 ; 3.801 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 4.129 ; 4.061 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 4.148 ; 4.077 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 4.070 ; 3.998 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -5.830   ; -1.144  ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -5.830   ; -1.144  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -188.11  ; -20.994 ; 0.0      ; 0.0     ; -26.792             ;
;  GClock          ; -188.110 ; -20.994 ; N/A      ; N/A     ; -26.792             ;
+------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GClock     ; GClock     ; 2.436 ; 2.407 ; Rise       ; GClock          ;
; GReset     ; GClock     ; 2.172 ; 2.407 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; 1.939 ; 2.228 ; Rise       ; GClock          ;
; RightInput ; GClock     ; 1.849 ; 2.065 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 4.016 ; 3.991 ; Fall       ; GClock          ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GClock     ; GClock     ; 0.929  ; 0.933  ; Rise       ; GClock          ;
; GReset     ; GClock     ; -0.297 ; -0.786 ; Rise       ; GClock          ;
; LeftInput  ; GClock     ; -0.182 ; -0.597 ; Rise       ; GClock          ;
; RightInput ; GClock     ; -0.228 ; -0.657 ; Rise       ; GClock          ;
; GClock     ; GClock     ; 1.274  ; 1.144  ; Fall       ; GClock          ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 7.801 ; 7.940 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 7.516 ; 7.658 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 7.609 ; 7.771 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 7.801 ; 7.940 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 7.762 ; 7.899 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 7.159 ; 7.224 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 7.736 ; 7.866 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 7.791 ; 7.920 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 7.642 ; 7.768 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DisplayOut[*]  ; GClock     ; 3.844 ; 3.801 ; Fall       ; GClock          ;
;  DisplayOut[0] ; GClock     ; 4.023 ; 3.945 ; Fall       ; GClock          ;
;  DisplayOut[1] ; GClock     ; 4.037 ; 3.980 ; Fall       ; GClock          ;
;  DisplayOut[2] ; GClock     ; 4.142 ; 4.066 ; Fall       ; GClock          ;
;  DisplayOut[3] ; GClock     ; 4.132 ; 4.049 ; Fall       ; GClock          ;
;  DisplayOut[4] ; GClock     ; 3.844 ; 3.801 ; Fall       ; GClock          ;
;  DisplayOut[5] ; GClock     ; 4.129 ; 4.061 ; Fall       ; GClock          ;
;  DisplayOut[6] ; GClock     ; 4.148 ; 4.077 ; Fall       ; GClock          ;
;  DisplayOut[7] ; GClock     ; 4.070 ; 3.998 ; Fall       ; GClock          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DisplayOut[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DisplayOut[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LeftInput               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RightInput              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DisplayOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DisplayOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DisplayOut[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DisplayOut[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DisplayOut[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 16       ; 96       ; 134      ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 16       ; 96       ; 134      ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct 01 23:37:38 2024
Info: Command: quartus_sta ceg3155lab1 -c ceg3155lab1
Info: qsta_default_script.tcl version: #1
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 76 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ceg3155lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst7|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst7|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst6|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst6|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst5|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst5|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst4|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst4|masterLatch|int_q~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst3|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst3|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst2|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst2|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst1|masterLatch|int_q~2|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst1|masterLatch|int_q~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst7|masterLatch|int_q~1|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst7|masterLatch|int_q~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst6|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst6|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst5|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst5|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst4|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst4|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst3|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst3|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst2|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst2|masterLatch|int_q~0|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst1|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst1|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst0|masterLatch|int_q~0|combout"
    Warning (332126): Node "datapath_inst|register_8bit_RMASK|dff_inst0|masterLatch|int_q~0|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst0|masterLatch|int_q~6|combout"
    Warning (332126): Node "datapath_inst|register_8bit_Disp|dff_inst0|masterLatch|int_q~6|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "controlLogic_inst|dff_inst0|slaveLatch|int_q~0|combout"
    Warning (332126): Node "controlLogic_inst|dff_inst0|slaveLatch|int_q~0|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.830
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.830            -188.110 GClock 
Info (332146): Worst-case hold slack is -1.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.144             -20.994 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -26.792 GClock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.430            -172.096 GClock 
Info (332146): Worst-case hold slack is -0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.888             -16.149 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -26.792 GClock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.131             -58.092 GClock 
Info (332146): Worst-case hold slack is -0.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.754             -14.649 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.021 GClock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Tue Oct 01 23:37:40 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


