# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:55 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 00:57:55 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:55 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 00:57:55 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:55 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:57:55 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 00:57:56 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 00:57:56 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:57:56 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 00:57:56 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:56 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:57:56 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:57:56 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/test_mult/Controller
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 00:58:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 00:58:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:58:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 00:58:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 00:58:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:58:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 00:58:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:58:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 00:58:40 on Feb 18,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:58:40 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/test_mult/Controller
add wave -position insertpoint  \
sim:/testbench/test_mult/Controller/curr_state
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/test_mult/Controller
# ** Warning: (vsim-8315) U:/Downloads/playground1/playground1/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 20 ns  Iteration: 1  Instance: /testbench/test_mult/Controller
run 10000ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:02:12 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:12 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:02:13 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:02:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:02:13 on Feb 18,2022, Elapsed time: 0:03:33
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:02:13 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 100ns
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:16 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:06:16 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:16 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:06:17 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:06:17 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:06:18 on Feb 18,2022, Elapsed time: 0:04:05
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:06:18 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
add wave -position end  sim:/testbench/test_mult/Controller/counter/count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:45 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:10:45 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:45 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:46 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:10:46 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:10:47 on Feb 18,2022, Elapsed time: 0:04:29
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:10:47 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/control.sv(17): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/Controller/counter File: U:/Downloads/playground1/playground1/counter.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/control.sv(17): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:12:07 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:12:07 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:12:07 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:12:07 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:12:07 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:07 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:12:08 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:08 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:12:08 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:08 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:12:08 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:12:09 on Feb 18,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:12:09 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:19 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:17:19 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:19 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:17:19 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:19 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:17:19 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:19 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:17:20 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:20 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:17:20 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:20 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:17:20 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:20 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:17:20 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:20 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:17:20 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:17:21 on Feb 18,2022, Elapsed time: 0:05:12
# Errors: 4, Warnings: 7
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:17:21 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:33:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:33:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:33:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:38 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:33:38 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:33:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:33:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:33:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:33:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:33:40 on Feb 18,2022, Elapsed time: 0:16:19
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:33:40 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:23 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:38:23 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:38:24 on Feb 18,2022, Elapsed time: 0:04:44
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:38:24 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:04 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:42:04 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:04 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:42:04 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:04 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:42:04 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:04 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:42:05 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:05 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:42:05 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:05 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:42:05 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:05 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:42:05 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:05 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:42:05 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:42:06 on Feb 18,2022, Elapsed time: 0:03:42
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:42:06 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "U:/Downloads/playground1/playground1/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:31 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:47:31 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:31 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:47:31 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:31 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:47:31 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:31 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:47:31 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:31 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:47:32 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:32 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:47:32 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:32 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:47:32 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:32 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:47:32 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:47:32 on Feb 18,2022, Elapsed time: 0:05:26
# Errors: 4, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:47:32 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:02 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:53:02 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:53:03 on Feb 18,2022, Elapsed time: 0:05:31
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:53:03 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
add wave -position end  sim:/testbench/test_mult/sum9
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:59:43 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:59:43 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 01:59:44 on Feb 18,2022, Elapsed time: 0:06:41
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:59:46 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
# BKMARK_ERROR: Unknown client: .main_pane.source
# BKMARK_ERROR: Unknown client: .main_pane.source
# BKMARK_ERROR: Unknown client: .main_pane.source
# BKMARK_ERROR: Unknown client: .main_pane.source
add wave -position end  sim:/testbench/test_mult/c_in
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:02:44 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:02:44 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:02:44 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:02:44 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:02:44 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:44 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:02:45 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:45 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 02:02:45 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:45 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:02:45 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:02:45 on Feb 18,2022, Elapsed time: 0:02:59
# Errors: 4, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:02:45 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
add wave -position end  sim:/testbench/test_mult/sum9
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
add wave -position end  sim:/testbench/test_mult/adder/A
add wave -position end  sim:/testbench/test_mult/adder/B
add wave -position end  sim:/testbench/test_mult/adder/S
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:06:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 02:06:30 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:06:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:06:30 on Feb 18,2022, Elapsed time: 0:03:45
# Errors: 0, Warnings: 12
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:06:30 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:29 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:09:29 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:30 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:09:30 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:09:31 on Feb 18,2022, Elapsed time: 0:03:01
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:09:31 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(25): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(42): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:52 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:15:52 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:52 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:15:52 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:52 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:15:52 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:52 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:15:53 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:53 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:15:53 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:53 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:15:53 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:53 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 02:15:53 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:15:53 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:15:53 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:15:54 on Feb 18,2022, Elapsed time: 0:06:23
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:15:54 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do U:/Downloads/playground1/playground1/simulation/modelsim/wave.do
restart -f
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Missing connection for port 'cout'.
run 1000ns
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:18:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:18:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:18:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:18:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:18:39 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:39 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# ** Error: (vlog-13069) U:/Downloads/playground1/playground1/control.sv(2): near "output": syntax error, unexpected output, expecting ')'.
# End time: 02:18:40 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab4_2_run_msim_rtl_verilog.do line 13
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}"
do lab4_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/adder1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/adder1.sv 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/reg8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/reg8.sv 
# -- Compiling module reg8
# 
# Top level modules:
# 	reg8
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:23:40 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:40 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 02:23:41 on Feb 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Downloads/playground1/playground1 {U:/Downloads/playground1/playground1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:41 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Downloads/playground1/playground1" U:/Downloads/playground1/playground1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:23:41 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:23:41 on Feb 18,2022, Elapsed time: 0:07:47
# Errors: 4, Warnings: 6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:23:41 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.control
# Loading work.counter
# Loading work.reg8
# Loading work.adder9
# Loading work.FA
# Loading work.HexDriver
# ** Warning: (vsim-3015) U:/Downloads/playground1/playground1/multiplier.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reset'. The port definition is at: U:/Downloads/playground1/playground1/reg8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/RegB File: U:/Downloads/playground1/playground1/reg8.sv
# ** Warning: (vsim-3017) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test_mult/adder File: U:/Downloads/playground1/playground1/adder9.sv
# ** Warning: (vsim-3722) U:/Downloads/playground1/playground1/multiplier.sv(37): [TFMPC] - Missing connection for port 'cout'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 02:55:19 on Feb 18,2022, Elapsed time: 0:31:38
# Errors: 0, Warnings: 3
