[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847247 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847247 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847247 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11335447 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18405438 heartbeat IPC: 1.414 cumulative IPC: 1.285 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26231158 heartbeat IPC: 1.278 cumulative IPC: 1.283 (Simulation time: 00 hr 03 min 47 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30800743 cumulative IPC: 1.299 (Simulation time: 00 hr 04 min 47 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30800743 cumulative IPC: 1.299 (Simulation time: 00 hr 04 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.299 instructions: 40000000 cycles: 30800743
CPU 0 Branch Prediction Accuracy: 95.61% MPKI: 9.914 Average ROB Occupancy at Mispredict: 48.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.041
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197783 HIT:     194174 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197783 HIT:     194174 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568495 HIT:     460695 MISS:     107800 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430581 HIT:     343767 MISS:      86814 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35377 HIT:      21452 MISS:      13925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95458 HIT:      95217 MISS:        241 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        259 MISS:       6820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3368786 HIT:    3097060 MISS:     271726 MSHR_MERGE:      72019
cpu0->cpu0_L1I LOAD         ACCESS:    3368786 HIT:    3097060 MISS:     271726 MSHR_MERGE:      72019
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13232063 HIT:   12812496 MISS:     419567 MSHR_MERGE:     146232
cpu0->cpu0_L1D LOAD         ACCESS:    7339616 HIT:    7041860 MISS:     297756 MSHR_MERGE:      66880
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884705 HIT:    5769989 MISS:     114716 MSHR_MERGE:      79336
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        647 MISS:       7095 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2979042 HIT:    2934019 MISS:      45023 MSHR_MERGE:      29150
cpu0->cpu0_ITLB LOAD         ACCESS:    2979042 HIT:    2934019 MISS:      45023 MSHR_MERGE:      29150
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.361 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12501272 HIT:   12259644 MISS:     241628 MSHR_MERGE:      59718
cpu0->cpu0_DTLB LOAD         ACCESS:   12501272 HIT:   12259644 MISS:     241628 MSHR_MERGE:      59718
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.842 cycles
cpu0->LLC TOTAL        ACCESS:     136302 HIT:     128973 MISS:       7329 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86814 HIT:      83652 MISS:       3162 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13925 HIT:      11208 MISS:       2717 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28743 HIT:      28639 MISS:        104 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6820 HIT:       5474 MISS:       1346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 161.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        517
  ROW_BUFFER_MISS:       6708
  AVG DBUS CONGESTED CYCLE: 5.254
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        125
  FULL:          0
Channel 0 REFRESHES ISSUED:       2566
