#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug  9 10:35:04 2016
# Process ID: 8477
# Current directory: /home/micron/emanuele/emanueleExample
# Command line: vivado
# Log file: /home/micron/emanuele/emanueleExample/vivado.log
# Journal file: /home/micron/emanuele/emanueleExample/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.xpr
INFO: [Project 1-313] Project file moved from '/mnt/monster/jenkins-jobs/build_Ubuntu_package_with_Vivado_2014.2/workspace/pico_build/pico-stage-5.5.0.0/ubuntu_pkg/src/samples/StreamLoopback128/firmware/M510_KU060_StreamLoopback128' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'M510_KU060_StreamLoopback128.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pcie3_ultrascale_0' is locked:
* IP definition 'UltraScale FPGA Gen3 Integrated Block for PCI Express (4.0)' for IP 'pcie3_ultrascale_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'coregen_fifo_32x128' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'coregen_fifo_32x128' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'coregen_fifo_32x128' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {coregen_fifo_32x128 pcie3_ultrascale_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {coregen_fifo_32x128 pcie3_ultrascale_0}] -log ip_upgrade.log
Upgrading 'coregen_fifo_32x128'
INFO: [IP_Flow 19-1972] Upgraded coregen_fifo_32x128 from FIFO Generator 12.0 to FIFO Generator 13.1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'coregen_fifo_32x128'...
Upgrading 'pcie3_ultrascale_0'
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'select_quad' from 'GTH_Quad_225' to 'GTH_Quad_224' has been ignored for IP 'pcie3_ultrascale_0'
WARNING: [IP_Flow 19-3501] Upgraded pcie3_ultrascale_0 from UltraScale FPGA Gen3 Integrated Block for PCI Express 4.0 to UltraScale FPGA Gen3 Integrated Block for PCI Express 4.2, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie3_ultrascale_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP pcie3_ultrascale_0' has identified issues that may require user intervention. Please review the upgrade log '/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6349.297 ; gain = 426.797 ; free physical = 28606 ; free virtual = 38409
generate_target all [get_files  {/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.xci /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'coregen_fifo_32x128'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'coregen_fifo_32x128'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'coregen_fifo_32x128'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie3_ultrascale_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie3_ultrascale_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie3_ultrascale_0'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6364.297 ; gain = 9.000 ; free physical = 28544 ; free virtual = 38389
export_ip_user_files -of_objects [get_files /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.xci] -no_script -force -quiet
export_ip_user_files -of_objects [get_files /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci]
launch_run -jobs 6 {coregen_fifo_32x128_synth_1 pcie3_ultrascale_0_synth_1}
[Tue Aug  9 10:39:22 2016] Launched coregen_fifo_32x128_synth_1, pcie3_ultrascale_0_synth_1...
Run output will be captured here:
coregen_fifo_32x128_synth_1: /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/coregen_fifo_32x128_synth_1/runme.log
pcie3_ultrascale_0_synth_1: /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/pcie3_ultrascale_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.xci] -directory /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/sim_scripts -ip_user_files_dir /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files -ipstatic_source_dir /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/ipstatic -force -quiet
export_simulation -of_objects [get_files /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci] -directory /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/sim_scripts -ip_user_files_dir /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files -ipstatic_source_dir /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/ipstatic -force -quiet
launch_runs synth_1 -jobs 6
[Tue Aug  9 10:41:26 2016] Launched synth_1...
Run output will be captured here: /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Aug  9 10:42:59 2016] Launched impl_1...
Run output will be captured here: /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Aug  9 10:45:48 2016] Launched impl_1...
Run output will be captured here: /home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/micron/emanuele/emanueleExample/.Xil/Vivado-8477-micron-ubuntu/dcp/Pico_Toplevel_early.xdc]
Finished Parsing XDC File [/home/micron/emanuele/emanueleExample/.Xil/Vivado-8477-micron-ubuntu/dcp/Pico_Toplevel_early.xdc]
Parsing XDC File [/home/micron/emanuele/emanueleExample/.Xil/Vivado-8477-micron-ubuntu/dcp/Pico_Toplevel.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/emanuele/emanueleExample/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/micron/emanuele/emanueleExample/.Xil/Vivado-8477-micron-ubuntu/dcp/Pico_Toplevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6610.855 ; gain = 0.000 ; free physical = 28219 ; free virtual = 38147
Restored from archive | CPU: 2.010000 secs | Memory: 17.653091 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6610.855 ; gain = 0.000 ; free physical = 28219 ; free virtual = 38147
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 43 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 6984.617 ; gain = 486.031 ; free physical = 27893 ; free virtual = 37794
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 7605.332 ; gain = 620.715 ; free physical = 27210 ; free virtual = 37111
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 10:50:46 2016...
