

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-gpgpu_cache:tlb                8:8:8:L:m # per-shader tlb config  {<nsets>:<bsize>:<assoc>:<wr>:<alloc> | none}
-tlb_latency                           20 # TLB Miss Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
rohan tlb config lines 64rohan tlb latnecy 20rohan tlb config lines 64rohan tlb latnecy 20GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
3dd2d4fa578ede62d1bb34557bb85b5d  /var/lib/condor/execute/slot1/dir_23968/pagerank
Extracting PTX file and ptxas options    1: pagerank.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /var/lib/condor/execute/slot1/dir_23968/pagerank
self exe links to: /var/lib/condor/execute/slot1/dir_23968/pagerank
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /var/lib/condor/execute/slot1/dir_23968/pagerank
Running md5sum using "md5sum /var/lib/condor/execute/slot1/dir_23968/pagerank "
self exe links to: /var/lib/condor/execute/slot1/dir_23968/pagerank
Extracting specific PTX file named pagerank.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9inibufferPiPfS0_ii : hostFun 0x0x401910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pagerank.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank1PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank2PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9inibufferPiPfS0_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pagerank.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pagerank.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z9inibufferPiPfS0_ii' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z9pagerank2PiS_S_PfS0_ii' : regs=18, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z9pagerank1PiS_S_PfS0_ii' : regs=26, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank2PiS_S_PfS0_ii : hostFun 0x0x401b10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank1PiS_S_PfS0_ii : hostFun 0x0x4019f0, fat_cubin_handle = 1
Opening file: coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
Graph: coAuthorsDBLP.graph, nodes: 299067, edges: 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9inibufferPiPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x408 (pagerank.1.sm_70.ptx:219) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (pagerank.1.sm_70.ptx:233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9inibufferPiPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9inibufferPiPfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9inibufferPiPfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z9inibufferPiPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7140
gpu_sim_insn = 5684243
gpu_ipc =     796.1125
gpu_tot_sim_cycle = 7140
gpu_tot_sim_insn = 5684243
gpu_tot_ipc =     796.1125
gpu_tot_issued_cta = 1169
gpu_occupancy = 80.9482% 
gpu_tot_occupancy = 80.9482% 
max_total_param_size = 0
gpu_stall_dramfull = 653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.5053
partiton_level_parallism_total  =      10.5053
partiton_level_parallism_util =      12.6917
partiton_level_parallism_util_total  =      12.6917
L2_BW  =     406.4161 GB/Sec
L2_BW_total  =     406.4161 GB/Sec
gpu_total_sim_rate=16194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93496
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0821
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51536
L1D_cache:
	L1D_cache_core[0]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1872, Miss = 1872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 74768
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28056
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.1825
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51536
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93496

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 5983360
gpgpu_n_tot_w_icount = 186980
gpgpu_n_stall_shd_mem = 1597148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 897792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1463032	W0_Idle:401131	W0_Scoreboard:69477	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:0	W32:186970
single_issue_nums: WS0:46750	WS1:46750	WS2:46740	WS3:46740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[INST_ACC_R] = 25600 {40:640,}
maxmflatency = 277 
max_icnt2mem_latency = 85 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74905 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	152 	67436 	7365 	33 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10/2 = 5.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      29605    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6887    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6896    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       149       147       145       148       146       148       147       146       146       148       146       145       147       148       146
dram[1]:        147       149       146       146       147       145       148       149       147       147       147       152       146       147       148       146
dram[2]:        146       148       146       146       147       146       147       146       146       147       146       147       147       148       148       146
dram[3]:        146       147       148       147       147       149       147       148       146       148       146       149       147       150       147       147
dram[4]:        147       150       147       149       145       147       147       147       147       146       147       147       147       147       147       147
dram[5]:        148       146       147       148       146       146       146       148       146       147       151       146       147       146       150       145
dram[6]:        148       147       147       148       146       145       147       147       147       147       148       147       147       146       147       146
dram[7]:        147       146       148       147       146       148       148       146       155       147       156       147       147       149       147       147
dram[8]:        147       146       148       147       147       147       146       148       146       145       147       147       151       147       149       147
dram[9]:        148       146       148       150       148       147       150       147       146       146       146       151       152       147       147       146
dram[10]:        146       149       147       146       148       146       146       145       146       147       146       147       147       146       147       150
dram[11]:        147       147       146       147       147       146       150       147       145       147       149       146       148       149       147       148
dram[12]:        147       147       146       146       146       146       147       150       146       147       147       151       146       147       147       151
dram[13]:        148       146       148       146       146       147       148       146       147       149       146       147       146       150       151       149
dram[14]:        148       146       148       146       150       147       151       149       145       148       147       148       149       147       150       148
dram[15]:        148       147       146       146       147       147       147       146       145       146       148       146       146       146       146       147
dram[16]:        148       146       146       147       146       146       148       146       147       150       147       148       146       146       146       147
dram[17]:        150       148       146       146       146       149       147       147       151       150       146       148       146       146       149       147
dram[18]:        147       150       146       146       146       146       147       146       146       146       146       146       146       146       146       147
dram[19]:        147       148       151       149       146       146       146       146       147       146       148       152       147       146       147       146
dram[20]:        147       148       146       146       147       146       146       146       147       146       147       146       146       146       146       146
dram[21]:        147       146       146       147       148       146       146       146       148       149       147       145       146       145       146       146
dram[22]:        147       147       147       147       147       152       146       146       146       147       147       145       147       146       146       147
dram[23]:        147       148       147       147       146       145       148       146       147       146       147       147       146       145       147       145

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5054 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003955
n_activity=40 dram_eff=0.05
bk0: 2a 5044i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 5057 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5042 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5054 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00237295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1720, Miss = 1562, Miss_rate = 0.908, Pending_hits = 6, Reservation_fails = 127
L2_cache_bank[1]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[7]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[9]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 75568
L2_total_cache_misses = 74778
L2_total_cache_miss_rate = 0.9895
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 385
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75568
icnt_total_pkts_simt_to_mem=75008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17923
	minimum = 5
	maximum = 83
Network latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest packet = 79
Flit latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest flit = 79
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected flit rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted flit rate average= 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17923 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 16194 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank1PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (pagerank.1.sm_70.ptx:44) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (pagerank.1.sm_70.ptx:52) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pagerank.1.sm_70.ptx:57) setp.le.s32%p3, %r28, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (pagerank.1.sm_70.ptx:58) @%p3 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (pagerank.1.sm_70.ptx:66) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (pagerank.1.sm_70.ptx:107) setp.lt.u32%p7, %r5, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (pagerank.1.sm_70.ptx:69) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (pagerank.1.sm_70.ptx:96) mul.wide.s32 %rd24, %r2, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x110 (pagerank.1.sm_70.ptx:72) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (pagerank.1.sm_70.ptx:85) mul.wide.s32 %rd20, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (pagerank.1.sm_70.ptx:108) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e8 (pagerank.1.sm_70.ptx:141) @%p8 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank1PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 344346
gpu_sim_insn = 24252248
gpu_ipc =      70.4299
gpu_tot_sim_cycle = 351486
gpu_tot_sim_insn = 29936491
gpu_tot_ipc =      85.1712
gpu_tot_issued_cta = 2338
gpu_occupancy = 76.9690% 
gpu_tot_occupancy = 77.0669% 
max_total_param_size = 0
gpu_stall_dramfull = 4582
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8058
partiton_level_parallism_total  =       5.9013
partiton_level_parallism_util =       7.4138
partiton_level_parallism_util_total  =       7.5270
L2_BW  =     223.1029 GB/Sec
L2_BW_total  =     226.8266 GB/Sec
gpu_total_sim_rate=2246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1275544
	L1I_total_cache_misses = 16827
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98846
L1D_cache:
	L1D_cache_core[0]: Access = 62586, Miss = 10398, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 62003, Miss = 9898, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 63445, Miss = 10709, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 62034, Miss = 9696, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 71335, Miss = 10573, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61654, Miss = 9473, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61861, Miss = 9670, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61537, Miss = 9710, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 61677, Miss = 9646, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 62195, Miss = 9865, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 61327, Miss = 9932, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 62312, Miss = 9911, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63868, Miss = 10327, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 62456, Miss = 10261, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 62845, Miss = 10167, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 62483, Miss = 9922, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 64686, Miss = 10596, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 60864, Miss = 9783, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 61982, Miss = 10027, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 62188, Miss = 10089, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 62559, Miss = 10272, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 62140, Miss = 10202, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 64329, Miss = 10647, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 62966, Miss = 10457, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 60749, Miss = 9815, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 63437, Miss = 10312, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 62268, Miss = 10156, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 62086, Miss = 10184, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 64333, Miss = 9824, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 61291, Miss = 9416, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 62603, Miss = 9710, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 63080, Miss = 9757, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 60626, Miss = 9440, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 63523, Miss = 9966, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 62323, Miss = 9629, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 61057, Miss = 9404, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 64072, Miss = 9696, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 63560, Miss = 10269, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 61571, Miss = 9686, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 72888, Miss = 10712, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2516799
	L1D_total_cache_misses = 400207
	L1D_total_cache_miss_rate = 0.1590
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 84168
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2116592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 156919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168520
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1258717
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16827
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2442031
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1275544

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98846
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
398, 706, 594, 706, 734, 454, 510, 1014, 415, 415, 471, 639, 639, 555, 947, 387, 549, 773, 549, 717, 633, 577, 605, 801, 549, 577, 661, 465, 689, 493, 745, 521, 370, 370, 510, 594, 398, 370, 342, 510, 286, 398, 482, 398, 482, 370, 370, 398, 314, 426, 370, 370, 314, 314, 370, 370, 191, 163, 219, 247, 247, 219, 359, 219, 
gpgpu_n_tot_thrd_icount = 78177088
gpgpu_n_tot_w_icount = 2443034
gpgpu_n_stall_shd_mem = 80493802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1998720
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6464189
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2693376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76392676	W0_Idle:3178219	W0_Scoreboard:4200123	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23756	W28:18095	W29:15805	W30:12304	W31:6504	W32:512555
single_issue_nums: WS0:608153	WS1:611465	WS2:608735	WS3:614681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2571304 {8:321413,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12856520 {40:321413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 102400 {40:2560,}
maxmflatency = 2175 
max_icnt2mem_latency = 425 
maxmrqlatency = 2082 
max_icnt2sh_latency = 63 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:144588 	82977 	5077 	7398 	51126 	32674 	15770 	10741 	5027 	752 	62 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1730779 	333685 	8759 	421 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1172662 	851451 	48188 	1097 	287 	316 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1906215 	163483 	3602 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        25        33        15        13        18        21        31        22        20        30 
dram[1]:        64        64        64        64        64        60        33        37        15        27        10        24        31        17        27        39 
dram[2]:        64        64        64        64        58        57        18        25        15        12        15        26        40        28        20        39 
dram[3]:        64        64        64        64        64        58        24        20        15        19        22        17        15        12        15        18 
dram[4]:        64        64        64        64        64        64        38        32        21        19        16        16        25        14        36        30 
dram[5]:        64        64        64        64        64        60        32        28        17        21        23        19        13        16        25        16 
dram[6]:        64        64        64        64        51        53        19        28        20        19        12        15        28        24        32        25 
dram[7]:        64        64        64        64        64        60        20        25        21        20        17        16        24        38        26        26 
dram[8]:        64        64        64        64        64        64        26        21        13        26        22        13        16        29        25        45 
dram[9]:        64        64        64        64        64        60        32        29        14        15        12        18        11        16        15        24 
dram[10]:        64        64        64        64        61        53        14        19        16        19        17        28        36        32        24        15 
dram[11]:        64        64        64        64        60        60        21        29        15        21        20        21        15        15        23        16 
dram[12]:        64        64        64        64        64        61        40        24        15        25        13        17        17        21        23        16 
dram[13]:        64        64        64        64        64        61        20        36        22        20        16        16        18        22        50        24 
dram[14]:        64        64        64        64        58        64        19        19        17        22        19        20        32        32        18        16 
dram[15]:        64        64        64        64        64        60        16        23        16        10        17        14        21        19        28        33 
dram[16]:        64        64        64        64        61        64        22        38        23        18        22        18        18        19        48        22 
dram[17]:        64        64        64        64        60        64        32        28        16        20        25        15        14        10        41        17 
dram[18]:        64        64        64        64        46        57        28        38        15        20        26        16        36        28        27        23 
dram[19]:        64        64        64        64        60        61        21        27        24        15        19        24        17        17        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        20        17        21        16        34        19        14 
dram[21]:        64        64        64        64        64        64        32        24        23        18        18        24        17        25        20        27 
dram[22]:        64        64        64        64        57        58        23        27        15        18        20        41        36        28        31        27 
dram[23]:        64        64        64        64        60        64        24        14        20        26        28        35        18        15        59        11 
maximum service time to same row:
dram[0]:     15153      5215      9231      6282      6696     18939      8950      9729      8397      4780      5535      6295     31173     11002      9746     68515 
dram[1]:      7860     10426      7884      4532      4771     10374      5643      7062     11892     16219      6090      6029      6441      6589     16684     14662 
dram[2]:     10373      6737     30052     13010      6377     18453      4947      9698      7351      4448     10433     10209     10826     11741     12912      9432 
dram[3]:      8802     12295      4735      6418      5498     15753      8241      6299      7341     10705      5029      8914      7971      8174      6668      6592 
dram[4]:      7487     15278      7886      5058      6839      8035      5219      6432      8898      8110     10265     15745      8678      9939     12225     16666 
dram[5]:      7751      7454      5625      5635      9659      5352      5723      7230      5208     14976      5615      5854      4175      8282      6428      6836 
dram[6]:      4704     15756      4913     12082      6106      4970      7567     11799      8614     10821      5448      6171      8774     25056     11472     10244 
dram[7]:     13185     14812      5667      6682      7084     11367      6282      7738     48740      6958      9264      8342      4692      6020     12330     10465 
dram[8]:      9296     34250      4481      6997      8411     15311     16063      4724      6253     15963      7196      3934     19810      9753     11638     14241 
dram[9]:      9859     13441      5825      9400      6080      5776      7346      6436     15118      6639      6146      7697      7771      4011      8432     14137 
dram[10]:     11171     83342      6445     19364      6352      8630      4951      5434      7447      5897      7325      6638      7097      7673     11198      6574 
dram[11]:      8836     82473      5527     19920      6735      5337      4385     12095      6128      8969      6569      6768     53475      6776     13011      9451 
dram[12]:     13130     11682      6488     14738      8731      8775      6274      3342     17107      7484      5703      4787      6842     20092     14685      9823 
dram[13]:      8796     22661      8501      4313      5682      5377      9636     10725      9857     11090      5546      4673      6045      7763     12763     10354 
dram[14]:      4411     16675      6857      8003     10388      4452      6617      9252      9808     11009      6042      5280      4308      8243     15112      6094 
dram[15]:     12174      7030      5436      4553      5950      7200      5994      6957      5347      4730      8808      5592      9647     23623     14117     10468 
dram[16]:     20938     12702      7318      8490     10077      6020      9613      5923      6073      6466      9612      6831     28923      6096     15888     12899 
dram[17]:     13888     14932      5911      6815     13770      5383      5021      5443      9044      9353     10824      6949      4922      4823     26575      6167 
dram[18]:     39444     31608      7717      5565     11196      7577      4825      5773      5937     14096      8047      7608      6587     27969     11125     22318 
dram[19]:     13947     12634     22157      5267     12548     11671      8026     12910     12950     25146      8948      6435      5813      8228     11311     12216 
dram[20]:     25820     10235      8373      6180      3936      5422      9183      6489     39158      6490      7952      3818     16042      7159      8081      4553 
dram[21]:      5928      7070     14263     22822      5488      8364      6162      6168     10667     12321      4575      6448      3720      6856     16433      9022 
dram[22]:     10460      7092      5732      8327      9906      8205      6324     12516      7407      5105     10650     18667     22371      9034      9328      9701 
dram[23]:      8112     14178      5035      7928      8283      6277      4951      9618     14999      9451      9960     13544      6214      7481     27335      4359 
average row accesses per activate:
dram[0]:  2.337532  2.325814  2.331658  2.380711  2.336471  2.463659  2.364964  2.274882  2.055814  1.907527  1.930131  1.982301  2.236715  1.878350  2.042889  2.279597 
dram[1]:  2.242131  2.239234  2.372093  2.259169  2.397059  2.552430  2.242009  2.260664  2.182716  1.951435  1.932755  1.969231  2.189815  1.978947  2.167866  2.130332 
dram[2]:  2.151724  2.183529  2.189574  2.193622  2.176211  2.261792  2.140969  2.123348  2.004515  1.809426  1.936819  2.038902  2.124717  1.917696  2.017937  2.251889 
dram[3]:  2.267640  2.166667  2.133333  2.351621  2.255708  2.243560  2.073276  2.147903  2.063679  2.022989  1.959911  1.898925  2.048780  1.897331  1.967177  2.078161 
dram[4]:  2.158986  2.188679  2.379487  2.325123  2.346793  2.330189  2.148559  2.212963  2.107143  2.064965  2.004535  2.036613  2.136364  1.904762  2.103529  2.158273 
dram[5]:  2.301746  2.222488  2.236145  2.185012  2.197778  2.381862  2.177928  2.129670  2.046296  2.105263  2.038549  2.073395  1.950311  2.127854  2.110329  2.126794 
dram[6]:  2.220096  2.190931  2.241135  2.298030  2.324706  2.241535  2.029851  2.021186  1.988739  2.032710  1.922414  2.020501  1.997854  2.019523  2.163461  2.029680 
dram[7]:  2.163170  2.264563  2.172811  2.165909  2.267123  2.309302  2.186364  2.104804  2.128954  2.080000  2.039627  1.885835  2.100000  2.198113  2.112149  2.317010 
dram[8]:  2.345960  2.251220  2.229314  2.295844  2.439506  2.258661  2.239631  2.006173  2.022727  2.046189  2.044084  1.986517  2.118451  2.057650  2.138756  2.132076 
dram[9]:  2.236145  2.357500  2.190141  2.339950  2.445544  2.317016  2.248826  2.048626  2.178218  2.051044  1.949891  2.090278  2.008547  2.102908  2.220588  2.036036 
dram[10]:  2.297500  2.448276  2.266827  2.300716  2.207589  2.225166  2.002092  2.205950  1.988636  1.923077  1.947826  2.061364  2.179724  2.076923  2.038549  2.175183 
dram[11]:  2.237164  2.290727  2.161290  2.381313  2.237668  2.248276  2.135667  2.168182  2.151589  2.006881  1.926247  1.897872  1.913580  1.901031  2.055172  2.138756 
dram[12]:  2.400517  2.409922  2.245238  2.295673  2.385922  2.366029  2.127232  2.116883  1.932314  2.020501  2.011312  1.924893  2.088036  2.141876  2.117647  2.164649 
dram[13]:  2.226730  2.225420  2.246973  2.269048  2.195555  2.264977  2.279621  2.172646  2.176471  2.060325  1.991111  2.038549  1.918367  2.049891  2.169903  2.036447 
dram[14]:  2.368020  2.123570  2.086283  2.317961  2.294664  2.370546  2.219114  2.211009  1.909677  1.917211  1.939655  1.973684  2.109620  2.019231  1.984479  1.964680 
dram[15]:  2.228155  2.275610  2.314904  2.346535  2.266055  2.514066  2.250586  2.103070  1.946903  1.842105  2.069606  1.903846  1.902041  2.000000  2.050114  1.990991 
dram[16]:  2.349367  2.164733  2.267813  2.393939  2.322430  2.143167  2.241218  2.240000  1.984375  2.029817  2.084507  1.953947  1.966102  1.978678  2.182716  2.098592 
dram[17]:  2.108352  2.163594  2.294404  2.315136  2.349514  2.230068  2.186364  2.360697  1.955556  1.935841  2.062500  2.057208  1.962422  2.012766  2.135071  2.046296 
dram[18]:  2.216152  2.201439  2.474934  2.249400  2.074844  2.236782  2.228111  2.008403  2.022883  2.076010  1.980088  2.059497  1.962500  2.110860  1.989011  2.044186 
dram[19]:  2.199052  2.213429  2.345000  2.488312  2.240363  2.241535  2.297170  2.278450  2.048837  1.968680  2.149398  2.104762  1.842742  2.094170  2.135392  2.053118 
dram[20]:  2.219807  2.245742  2.392857  2.232057  2.337237  2.376777  2.313539  2.057816  2.082160  2.020408  2.083141  1.939130  2.095238  2.080000  2.194175  2.038991 
dram[21]:  2.129930  2.225420  2.583106  2.187935  2.367397  2.314685  2.384804  2.237647  1.988713  1.997727  2.008811  2.085847  2.115385  2.165899  2.036199  2.044186 
dram[22]:  2.101351  2.097727  2.251781  2.278049  2.457500  2.323877  2.174603  2.308252  2.032184  1.968820  2.061927  2.141510  2.076923  2.099773  2.004484  2.042056 
dram[23]:  2.174825  2.143852  2.208431  2.190141  2.262791  2.250570  2.241860  2.227166  1.973094  2.046512  2.047836  2.037296  2.037694  1.973684  2.230769  1.911828 
average row locality = 356193/166424 = 2.140274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       898       896       896       904       948       940       920       909       837       839       836       848       880       864       865       865 
dram[1]:       896       901       888       893       936       952       928       904       836       836       844       848       898       893       864       860 
dram[2]:       904       896       893       924       944       921       920       912       840       836       841       844       889       885       861       856 
dram[3]:       900       892       896       908       944       920       912       920       828       832       832       836       877       876       860       864 
dram[4]:       904       896       896       909       944       944       917       906       837       842       836       842       892       873       856       861 
dram[5]:       892       897       896       900       945       952       916       916       836       832       852       856       894       886       860       852 
dram[6]:       896       888       912       900       944       948       904       904       836       824       844       840       885       885       861       852 
dram[7]:       896       900       908       916       948       948       912       912       828       836       828       844       876       885       864       860 
dram[8]:       897       892       908       905       944       936       920       921       842       839       835       836       883       881       856       864 
dram[9]:       896       908       900       908       944       949       909       916       832       836       848       856       893       893       865       864 
dram[10]:       889       892       908       925       945       960       908       912       828       828       848       860       898       897       860       856 
dram[11]:       885       885       904       908       952       936       924       904       832       828       840       844       882       876       856       856 
dram[12]:       897       892       908       917       940       945       905       924       837       839       841       849       877       888       861       856 
dram[13]:       900       896       896       916       944       940       912       916       840       840       848       852       893       897       856       856 
dram[14]:       900       896       908       918       945       952       904       912       840       833       852       852       895       897       857       853 
dram[15]:       888       900       924       912       944       940       912       908       832       828       844       844       885       881       861       848 
dram[16]:       896       900       892       912       949       944       908       903       841       838       840       844       880       881       848       856 
dram[17]:       901       905       908       900       928       936       912       899       832       828       844       852       892       898       862       848 
dram[18]:       900       888       904       904       952       932       916       904       836       828       848       852       894       886       865       844 
dram[19]:       896       892       904       920       944       948       920       892       833       832       844       836       868       886       860       852 
dram[20]:       889       892       904       900       952       956       920       908       839       843       854       845       877       888       864       852 
dram[21]:       888       896       912       908       932       948       920       900       833       832       864       852       888       893       861       844 
dram[22]:       900       892       912       901       940       940       908       900       836       836       852       860       897       881       856       840 
dram[23]:       900       893       908       900       932       944       912       900       832       832       852       828       873       856       860       852 
total dram reads = 339787
bank skew: 960/824 = 1.17
chip skew: 14217/14074 = 1.01
number of total write accesses:
dram[0]:        30        32        32        34        45        43        52        51        47        48        48        48        46        47        40        40 
dram[1]:        30        35        30        31        42        46        54        50        48        48        47        48        48        47        40        39 
dram[2]:        32        32        31        39        44        38        52        52        48        47        48        47        48        47        39        38 
dram[3]:        32        31        32        35        44        38        50        53        47        48        48        47        47        48        39        40 
dram[4]:        33        32        32        35        44        44        52        50        48        48        48        48        48        47        38        39 
dram[5]:        31        32        32        33        44        46        51        53        48        48        47        48        48        46        39        37 
dram[6]:        32        30        36        33        44        45        48        50        47        46        48        47        46        46        39        37 
dram[7]:        32        33        35        37        45        45        50        52        47        48        47        48        48        47        40        39 
dram[8]:        32        31        35        34        44        42        52        54        48        47        46        48        47        47        38        40 
dram[9]:        32        35        33        35        44        45        49        53        48        48        47        47        47        47        41        40 
dram[10]:        30        31        35        39        44        48        49        52        47        47        48        47        48        48        39        38 
dram[11]:        30        29        34        35        46        42        52        50        48        47        48        48        48        46        38        38 
dram[12]:        32        31        35        38        43        44        48        54        48        48        48        48        48        48        39        38 
dram[13]:        33        32        32        37        44        43        50        53        48        48        48        47        47        48        38        38 
dram[14]:        33        32        35        37        44        46        48        52        48        47        48        48        48        48        38        37 
dram[15]:        30        33        39        36        44        43        49        51        48        47        48        47        47        47        39        36 
dram[16]:        32        33        31        36        45        44        49        49        48        47        48        47        48        47        36        38 
dram[17]:        33        34        35        33        40        43        50        50        48        47        47        47        48        48        39        36 
dram[18]:        33        30        34        34        46        41        51        52        48        46        47        48        48        47        40        35 
dram[19]:        32        31        34        38        44        45        54        49        48        48        48        48        46        48        39        37 
dram[20]:        30        31        34        33        46        47        54        53        48        48        48        47        47        48        40        37 
dram[21]:        30        32        36        35        41        45        53        51        48        47        48        47        47        47        39        35 
dram[22]:        33        31        36        33        43        43        51        51        48        48        47        48        48        45        38        34 
dram[23]:        33        31        35        33        41        44        52        51        48        48        47        46        46        44        39        37 
total dram writes = 16406
bank skew: 54/29 = 1.86
chip skew: 693/674 = 1.03
average mf latency per bank:
dram[0]:       1357      1376      1124      1175      1013       995       848       882       808       716       706       671       657       643      1168      1067
dram[1]:       1536      1439      1259      1170       999       937       810       865       813       734       700       675       627       631      1088      1143
dram[2]:       1328      1481      1132      1151       900      1105       883       873       818       815       710       729       614       641      1117      1099
dram[3]:       1436      1444      1294      1104       971      1020       785       846       731       731       637       680       605       643      1346      1064
dram[4]:       1343      1336      1267      1226       950       967       902       823       753       743       714       714       634       633      1229      1165
dram[5]:       1652      1339      1165      1186       890       975       891       857       711       717       679       685       607       618      1064      1196
dram[6]:       1355      1521      1288      1147      1043       965       822       802       834       726       640       660       616       611      1319      1120
dram[7]:       1434      1397      1271      1223       978       923       996       795       757       718       661       650       593       627      1705      1033
dram[8]:       1534      1529      1111      1124       980       995       799       885       799       832       708       667       635       639      1303      1233
dram[9]:       1559      1373      1150      1345      1012       956       832       934       808       766       684       699       613       620      1150      1579
dram[10]:       1229      1482      1108      1332      1116       925       859       860       743       763       668       670       616       633      1081      1438
dram[11]:       1421      1440      1198      1169       977       999       863       817       750       737       723       648       617       571      1128      1132
dram[12]:       1282      1501      1181      1143       991       964       847       883       749       778       667       723       663       634      1344      1150
dram[13]:       1400      1485      1216      1078       981      1092       818       823       728       709       674       667       595       605      1195      1369
dram[14]:       1408      1361      1065      1165       949       931       818       839       756       798       663       697       628       614      1305      1373
dram[15]:       1311      1326      1110      1270       903       973       868       847       765       777       663       684       628       625      1172      1117
dram[16]:       1433      1336      1132      1204       915       980       854       803       785       789       675       635       610       626      1193      1406
dram[17]:       1425      1389      1168      1093       991      1043       846       852       757       822       671       698       606       593      1173      1227
dram[18]:       1384      1417      1164      1085       984      1023       846       768       745       785       674       656       594       645      1090      1151
dram[19]:       1329      1543      1133      1136       962      1035       921       826       814       749       682       707       618       591      1135      1186
dram[20]:       1622      1551      1181      1216      1048       943       879       833       777       770       737       695       671       647      1239      1144
dram[21]:       1286      1362      1107      1182      1063       986       852       847       759       761       674       670       598       653      1230      1319
dram[22]:       1360      1519      1171      1398       945       935       867       820       752       684       677       660       610       616      1174      1253
dram[23]:       1280      1393      1207      1213      1114       960       834       853       737       754       654       662       595       583      1092      1115
maximum mf latency per bank:
dram[0]:        595       850       714       824      1182       926       589       773       878      1060       570       879      1582       672       739       728
dram[1]:       1110       768       746       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        719       738       574       930       746       606       562       661       720       500       654       601       726       719       616       630
dram[3]:        620       504       585       829       634       602       619       638       644       607       504       823       724       814       702       726
dram[4]:        847      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       680       820       780       831       734       696      1090       757      1081       728      1283       708       736       663       815
dram[6]:        608       665      1109       540       728       698      1002       613       699       499       624       580       788       607       615       649
dram[7]:        799       775       865       723       804       980       607       606       738       593       627       866       703      1938       847       693
dram[8]:        806       653       737       555       951       946       805       673      1158       846      1050       587       817       867       643       536
dram[9]:        869       986       860       858      1260       740       917      1020       725      1038      1005       950       898      1089       824       726
dram[10]:        696       707       952      1038       936      1038       927       834       687       839       798       679       869      1322       583      1039
dram[11]:        679       641       928       976       809       765       938       788       623       810       837       920       710       892       767       670
dram[12]:        871       938      1050      1144       858      1120       929      1070       810      1173      1004      1092      1229      1125       732      1031
dram[13]:        686       660       529       728       742       815       546       695       767       857       668       786       640       858       464       523
dram[14]:        840       532       756      1523       790      1060       662       624       691       662       596       689       643       710       674       570
dram[15]:        645       849       756       565       690       877       944       804       740       692       490       830      1003       947       503       661
dram[16]:        803       788       682       722       754       772       972       845       879       691       752       870       857      1062       796       672
dram[17]:        940      1285       918      1002       870      1394       718      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        605       791       888       864       746       769       672       687       672       673       818       746       604       693       728       541
dram[19]:        649       641       768      1350       741       918       830       836       736       815       736       725       804       781       797       532
dram[20]:       1276      1083      1251       789      1691      1138      1091       984      1532       840      1258       823      1459      2141      1362       927
dram[21]:        767       683      1266       818       974       961       803       896       750       910      1191       890       878       957       737       902
dram[22]:        711       858       924       541       629       879       686       899       743       638       588       959       664       755       827       806
dram[23]:        546       691       550       604       722       846       617       602       622       641       725       562       632       655       567       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220379 n_act=6790 n_pre=6774 n_ref_event=0 n_req=14828 n_rd=14145 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06779
n_activity=151951 dram_eff=0.1111
bk0: 898a 236488i bk1: 896a 236397i bk2: 896a 236696i bk3: 904a 236011i bk4: 948a 235202i bk5: 940a 235732i bk6: 920a 235617i bk7: 909a 235133i bk8: 837a 234796i bk9: 839a 233754i bk10: 836a 234205i bk11: 848a 234750i bk12: 880a 235497i bk13: 864a 233890i bk14: 865a 235139i bk15: 865a 236093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542150
Row_Buffer_Locality_read = 0.554896
Row_Buffer_Locality_write = 0.278184
Bank_Level_Parallism = 2.137599
Bank_Level_Parallism_Col = 1.771236
Bank_Level_Parallism_Ready = 1.411625
write_to_read_ratio_blp_rw_average = 0.094610
GrpLevelPara = 1.408064 

BW Util details:
bwutil = 0.067788 
total_CMD = 248969 
util_bw = 16877 
Wasted_Col = 57519 
Wasted_Row = 34573 
Idle = 140000 

BW Util Bottlenecks: 
RCDc_limit = 64897 
RCDWRc_limit = 2883 
WTRc_limit = 5381 
RTWc_limit = 10409 
CCDLc_limit = 6437 
rwq = 0 
CCDLc_limit_alone = 5136 
WTRc_limit_alone = 4724 
RTWc_limit_alone = 9765 

Commands details: 
total_CMD = 248969 
n_nop = 220379 
Read = 14145 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6790 
n_pre = 6774 
n_ref = 0 
n_req = 14828 
total_req = 16877 

Dual Bus Interface Util: 
issued_total_row = 13564 
issued_total_col = 16877 
Row_Bus_Util =  0.054481 
CoL_Bus_Util = 0.067788 
Either_Row_CoL_Bus_Util = 0.114834 
Issued_on_Two_Bus_Simul_Util = 0.007435 
issued_two_Eff = 0.064743 
queue_avg = 1.013841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220259 n_act=6806 n_pre=6790 n_ref_event=0 n_req=14860 n_rd=14177 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06792
n_activity=152879 dram_eff=0.1106
bk0: 896a 235598i bk1: 901a 235269i bk2: 888a 236692i bk3: 893a 235865i bk4: 936a 235401i bk5: 952a 235115i bk6: 928a 234771i bk7: 904a 234683i bk8: 836a 235200i bk9: 836a 234382i bk10: 844a 234381i bk11: 848a 234392i bk12: 898a 234576i bk13: 893a 233754i bk14: 864a 235762i bk15: 860a 235006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541992
Row_Buffer_Locality_read = 0.551457
Row_Buffer_Locality_write = 0.345534
Bank_Level_Parallism = 2.156344
Bank_Level_Parallism_Col = 1.825830
Bank_Level_Parallism_Ready = 1.483707
write_to_read_ratio_blp_rw_average = 0.087819
GrpLevelPara = 1.408650 

BW Util details:
bwutil = 0.067916 
total_CMD = 248969 
util_bw = 16909 
Wasted_Col = 57652 
Wasted_Row = 35587 
Idle = 138821 

BW Util Bottlenecks: 
RCDc_limit = 65692 
RCDWRc_limit = 2428 
WTRc_limit = 4964 
RTWc_limit = 10392 
CCDLc_limit = 6502 
rwq = 0 
CCDLc_limit_alone = 5189 
WTRc_limit_alone = 4392 
RTWc_limit_alone = 9651 

Commands details: 
total_CMD = 248969 
n_nop = 220259 
Read = 14177 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6806 
n_pre = 6790 
n_ref = 0 
n_req = 14860 
total_req = 16909 

Dual Bus Interface Util: 
issued_total_row = 13596 
issued_total_col = 16909 
Row_Bus_Util =  0.054609 
CoL_Bus_Util = 0.067916 
Either_Row_CoL_Bus_Util = 0.115316 
Issued_on_Two_Bus_Simul_Util = 0.007210 
issued_two_Eff = 0.062522 
queue_avg = 1.178757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219786 n_act=7104 n_pre=7088 n_ref_event=0 n_req=14848 n_rd=14166 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.06786
n_activity=153589 dram_eff=0.11
bk0: 904a 235430i bk1: 896a 235539i bk2: 893a 235969i bk3: 924a 234556i bk4: 944a 234116i bk5: 921a 235091i bk6: 920a 233923i bk7: 912a 234472i bk8: 840a 234517i bk9: 836a 233620i bk10: 841a 234511i bk11: 844a 235040i bk12: 889a 234934i bk13: 885a 233680i bk14: 861a 235626i bk15: 856a 236586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521552
Row_Buffer_Locality_read = 0.536708
Row_Buffer_Locality_write = 0.206745
Bank_Level_Parallism = 2.159702
Bank_Level_Parallism_Col = 1.769577
Bank_Level_Parallism_Ready = 1.369421
write_to_read_ratio_blp_rw_average = 0.092076
GrpLevelPara = 1.420529 

BW Util details:
bwutil = 0.067856 
total_CMD = 248969 
util_bw = 16894 
Wasted_Col = 59040 
Wasted_Row = 35536 
Idle = 137499 

BW Util Bottlenecks: 
RCDc_limit = 67925 
RCDWRc_limit = 3045 
WTRc_limit = 5072 
RTWc_limit = 11997 
CCDLc_limit = 6625 
rwq = 0 
CCDLc_limit_alone = 5253 
WTRc_limit_alone = 4427 
RTWc_limit_alone = 11270 

Commands details: 
total_CMD = 248969 
n_nop = 219786 
Read = 14166 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 7104 
n_pre = 7088 
n_ref = 0 
n_req = 14848 
total_req = 16894 

Dual Bus Interface Util: 
issued_total_row = 14192 
issued_total_col = 16894 
Row_Bus_Util =  0.057003 
CoL_Bus_Util = 0.067856 
Either_Row_CoL_Bus_Util = 0.117215 
Issued_on_Two_Bus_Simul_Util = 0.007644 
issued_two_Eff = 0.065209 
queue_avg = 0.833497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.833497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219887 n_act=7058 n_pre=7042 n_ref_event=0 n_req=14776 n_rd=14097 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.06753
n_activity=153498 dram_eff=0.1095
bk0: 900a 236357i bk1: 892a 236367i bk2: 896a 235710i bk3: 908a 236232i bk4: 944a 235123i bk5: 920a 235496i bk6: 912a 234559i bk7: 920a 234380i bk8: 828a 235426i bk9: 832a 234932i bk10: 832a 234939i bk11: 836a 233979i bk12: 877a 234356i bk13: 876a 234001i bk14: 860a 234876i bk15: 864a 235450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522334
Row_Buffer_Locality_read = 0.535930
Row_Buffer_Locality_write = 0.240059
Bank_Level_Parallism = 2.111402
Bank_Level_Parallism_Col = 1.717299
Bank_Level_Parallism_Ready = 1.323321
write_to_read_ratio_blp_rw_average = 0.092052
GrpLevelPara = 1.399799 

BW Util details:
bwutil = 0.067530 
total_CMD = 248969 
util_bw = 16813 
Wasted_Col = 59202 
Wasted_Row = 35805 
Idle = 137149 

BW Util Bottlenecks: 
RCDc_limit = 67881 
RCDWRc_limit = 2945 
WTRc_limit = 5073 
RTWc_limit = 10619 
CCDLc_limit = 6926 
rwq = 0 
CCDLc_limit_alone = 5435 
WTRc_limit_alone = 4284 
RTWc_limit_alone = 9917 

Commands details: 
total_CMD = 248969 
n_nop = 219887 
Read = 14097 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 7058 
n_pre = 7042 
n_ref = 0 
n_req = 14776 
total_req = 16813 

Dual Bus Interface Util: 
issued_total_row = 14100 
issued_total_col = 16813 
Row_Bus_Util =  0.056634 
CoL_Bus_Util = 0.067530 
Either_Row_CoL_Bus_Util = 0.116810 
Issued_on_Two_Bus_Simul_Util = 0.007354 
issued_two_Eff = 0.062960 
queue_avg = 0.766722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220317 n_act=6876 n_pre=6860 n_ref_event=0 n_req=14841 n_rd=14155 n_rd_L2_A=0 n_write=0 n_wr_bk=2741 bw_util=0.06786
n_activity=151544 dram_eff=0.1115
bk0: 904a 235277i bk1: 896a 234990i bk2: 896a 236458i bk3: 909a 236106i bk4: 944a 235051i bk5: 944a 234709i bk6: 917a 234208i bk7: 906a 234577i bk8: 837a 235000i bk9: 842a 235138i bk10: 836a 234614i bk11: 842a 234618i bk12: 892a 234211i bk13: 873a 233317i bk14: 856a 235516i bk15: 861a 235260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536689
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = 0.287172
Bank_Level_Parallism = 2.175824
Bank_Level_Parallism_Col = 1.820759
Bank_Level_Parallism_Ready = 1.455196
write_to_read_ratio_blp_rw_average = 0.090516
GrpLevelPara = 1.412361 

BW Util details:
bwutil = 0.067864 
total_CMD = 248969 
util_bw = 16896 
Wasted_Col = 57910 
Wasted_Row = 35173 
Idle = 138990 

BW Util Bottlenecks: 
RCDc_limit = 65925 
RCDWRc_limit = 2766 
WTRc_limit = 5299 
RTWc_limit = 11033 
CCDLc_limit = 6703 
rwq = 0 
CCDLc_limit_alone = 5361 
WTRc_limit_alone = 4729 
RTWc_limit_alone = 10261 

Commands details: 
total_CMD = 248969 
n_nop = 220317 
Read = 14155 
Write = 0 
L2_Alloc = 0 
L2_WB = 2741 
n_act = 6876 
n_pre = 6860 
n_ref = 0 
n_req = 14841 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 13736 
issued_total_col = 16896 
Row_Bus_Util =  0.055172 
CoL_Bus_Util = 0.067864 
Either_Row_CoL_Bus_Util = 0.115083 
Issued_on_Two_Bus_Simul_Util = 0.007953 
issued_two_Eff = 0.069105 
queue_avg = 1.191586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19159
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220101 n_act=6921 n_pre=6905 n_ref_event=0 n_req=14865 n_rd=14182 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06794
n_activity=153229 dram_eff=0.1104
bk0: 892a 236324i bk1: 897a 235521i bk2: 896a 235411i bk3: 900a 235586i bk4: 945a 234722i bk5: 952a 235856i bk6: 916a 234679i bk7: 916a 234298i bk8: 836a 234994i bk9: 832a 235265i bk10: 852a 234697i bk11: 856a 234600i bk12: 894a 233707i bk13: 886a 235026i bk14: 860a 236147i bk15: 852a 235858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534410
Row_Buffer_Locality_read = 0.548230
Row_Buffer_Locality_write = 0.247438
Bank_Level_Parallism = 2.120570
Bank_Level_Parallism_Col = 1.755351
Bank_Level_Parallism_Ready = 1.394289
write_to_read_ratio_blp_rw_average = 0.091733
GrpLevelPara = 1.402281 

BW Util details:
bwutil = 0.067936 
total_CMD = 248969 
util_bw = 16914 
Wasted_Col = 58471 
Wasted_Row = 35754 
Idle = 137830 

BW Util Bottlenecks: 
RCDc_limit = 66340 
RCDWRc_limit = 2911 
WTRc_limit = 4617 
RTWc_limit = 10774 
CCDLc_limit = 6633 
rwq = 0 
CCDLc_limit_alone = 5358 
WTRc_limit_alone = 4026 
RTWc_limit_alone = 10090 

Commands details: 
total_CMD = 248969 
n_nop = 220101 
Read = 14182 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6921 
n_pre = 6905 
n_ref = 0 
n_req = 14865 
total_req = 16914 

Dual Bus Interface Util: 
issued_total_row = 13826 
issued_total_col = 16914 
Row_Bus_Util =  0.055533 
CoL_Bus_Util = 0.067936 
Either_Row_CoL_Bus_Util = 0.115950 
Issued_on_Two_Bus_Simul_Util = 0.007519 
issued_two_Eff = 0.064847 
queue_avg = 0.922974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.922974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219969 n_act=7031 n_pre=7015 n_ref_event=0 n_req=14797 n_rd=14123 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.06755
n_activity=153182 dram_eff=0.1098
bk0: 896a 236057i bk1: 888a 235745i bk2: 912a 235289i bk3: 900a 236485i bk4: 944a 235632i bk5: 948a 235070i bk6: 904a 234086i bk7: 904a 234478i bk8: 836a 235193i bk9: 824a 235751i bk10: 844a 234399i bk11: 840a 235058i bk12: 885a 234475i bk13: 885a 234459i bk14: 861a 235985i bk15: 852a 235507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524836
Row_Buffer_Locality_read = 0.540112
Row_Buffer_Locality_write = 0.204748
Bank_Level_Parallism = 2.094461
Bank_Level_Parallism_Col = 1.706235
Bank_Level_Parallism_Ready = 1.317974
write_to_read_ratio_blp_rw_average = 0.088320
GrpLevelPara = 1.396838 

BW Util details:
bwutil = 0.067555 
total_CMD = 248969 
util_bw = 16819 
Wasted_Col = 59167 
Wasted_Row = 36039 
Idle = 136944 

BW Util Bottlenecks: 
RCDc_limit = 67194 
RCDWRc_limit = 2934 
WTRc_limit = 5110 
RTWc_limit = 9475 
CCDLc_limit = 6597 
rwq = 0 
CCDLc_limit_alone = 5412 
WTRc_limit_alone = 4537 
RTWc_limit_alone = 8863 

Commands details: 
total_CMD = 248969 
n_nop = 219969 
Read = 14123 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 7031 
n_pre = 7015 
n_ref = 0 
n_req = 14797 
total_req = 16819 

Dual Bus Interface Util: 
issued_total_row = 14046 
issued_total_col = 16819 
Row_Bus_Util =  0.056417 
CoL_Bus_Util = 0.067555 
Either_Row_CoL_Bus_Util = 0.116480 
Issued_on_Two_Bus_Simul_Util = 0.007491 
issued_two_Eff = 0.064310 
queue_avg = 0.822279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.822279
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220115 n_act=6899 n_pre=6883 n_ref_event=0 n_req=14854 n_rd=14161 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06801
n_activity=151713 dram_eff=0.1116
bk0: 896a 235388i bk1: 900a 235913i bk2: 908a 235328i bk3: 916a 234921i bk4: 948a 234543i bk5: 948a 235069i bk6: 912a 234660i bk7: 912a 234137i bk8: 828a 235545i bk9: 836a 234966i bk10: 828a 235146i bk11: 844a 233862i bk12: 876a 234953i bk13: 885a 234824i bk14: 864a 235213i bk15: 860a 236331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535546
Row_Buffer_Locality_read = 0.549043
Row_Buffer_Locality_write = 0.259740
Bank_Level_Parallism = 2.161533
Bank_Level_Parallism_Col = 1.796382
Bank_Level_Parallism_Ready = 1.396799
write_to_read_ratio_blp_rw_average = 0.094957
GrpLevelPara = 1.419549 

BW Util details:
bwutil = 0.068012 
total_CMD = 248969 
util_bw = 16933 
Wasted_Col = 57558 
Wasted_Row = 35412 
Idle = 139066 

BW Util Bottlenecks: 
RCDc_limit = 65722 
RCDWRc_limit = 3033 
WTRc_limit = 4970 
RTWc_limit = 11626 
CCDLc_limit = 6732 
rwq = 0 
CCDLc_limit_alone = 5391 
WTRc_limit_alone = 4386 
RTWc_limit_alone = 10869 

Commands details: 
total_CMD = 248969 
n_nop = 220115 
Read = 14161 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6899 
n_pre = 6883 
n_ref = 0 
n_req = 14854 
total_req = 16933 

Dual Bus Interface Util: 
issued_total_row = 13782 
issued_total_col = 16933 
Row_Bus_Util =  0.055356 
CoL_Bus_Util = 0.068012 
Either_Row_CoL_Bus_Util = 0.115894 
Issued_on_Two_Bus_Simul_Util = 0.007475 
issued_two_Eff = 0.064497 
queue_avg = 0.970273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.970273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220215 n_act=6877 n_pre=6861 n_ref_event=0 n_req=14844 n_rd=14159 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.06788
n_activity=151455 dram_eff=0.1116
bk0: 897a 236277i bk1: 892a 236004i bk2: 908a 235348i bk3: 905a 235855i bk4: 944a 235445i bk5: 936a 234495i bk6: 920a 234566i bk7: 921a 233376i bk8: 842a 234573i bk9: 839a 234661i bk10: 835a 234981i bk11: 836a 234670i bk12: 883a 234711i bk13: 881a 234641i bk14: 856a 235586i bk15: 864a 235770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536715
Row_Buffer_Locality_read = 0.550816
Row_Buffer_Locality_write = 0.245255
Bank_Level_Parallism = 2.160242
Bank_Level_Parallism_Col = 1.793086
Bank_Level_Parallism_Ready = 1.414226
write_to_read_ratio_blp_rw_average = 0.095096
GrpLevelPara = 1.411922 

BW Util details:
bwutil = 0.067876 
total_CMD = 248969 
util_bw = 16899 
Wasted_Col = 57792 
Wasted_Row = 35199 
Idle = 139079 

BW Util Bottlenecks: 
RCDc_limit = 65485 
RCDWRc_limit = 2953 
WTRc_limit = 4757 
RTWc_limit = 11673 
CCDLc_limit = 6739 
rwq = 0 
CCDLc_limit_alone = 5451 
WTRc_limit_alone = 4233 
RTWc_limit_alone = 10909 

Commands details: 
total_CMD = 248969 
n_nop = 220215 
Read = 14159 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 6877 
n_pre = 6861 
n_ref = 0 
n_req = 14844 
total_req = 16899 

Dual Bus Interface Util: 
issued_total_row = 13738 
issued_total_col = 16899 
Row_Bus_Util =  0.055180 
CoL_Bus_Util = 0.067876 
Either_Row_CoL_Bus_Util = 0.115492 
Issued_on_Two_Bus_Simul_Util = 0.007563 
issued_two_Eff = 0.065487 
queue_avg = 1.012174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220210 n_act=6869 n_pre=6853 n_ref_event=0 n_req=14908 n_rd=14217 n_rd_L2_A=0 n_write=0 n_wr_bk=2761 bw_util=0.06819
n_activity=152904 dram_eff=0.111
bk0: 896a 235897i bk1: 908a 235893i bk2: 900a 235360i bk3: 908a 235691i bk4: 944a 235501i bk5: 949a 234737i bk6: 909a 235102i bk7: 916a 233397i bk8: 832a 235348i bk9: 836a 234386i bk10: 848a 234056i bk11: 856a 234308i bk12: 893a 233237i bk13: 893a 234274i bk14: 865a 235419i bk15: 864a 235022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539241
Row_Buffer_Locality_read = 0.550468
Row_Buffer_Locality_write = 0.308249
Bank_Level_Parallism = 2.157466
Bank_Level_Parallism_Col = 1.836269
Bank_Level_Parallism_Ready = 1.492579
write_to_read_ratio_blp_rw_average = 0.086883
GrpLevelPara = 1.409140 

BW Util details:
bwutil = 0.068193 
total_CMD = 248969 
util_bw = 16978 
Wasted_Col = 58263 
Wasted_Row = 36364 
Idle = 137364 

BW Util Bottlenecks: 
RCDc_limit = 65859 
RCDWRc_limit = 2632 
WTRc_limit = 4756 
RTWc_limit = 11529 
CCDLc_limit = 6374 
rwq = 0 
CCDLc_limit_alone = 5067 
WTRc_limit_alone = 4168 
RTWc_limit_alone = 10810 

Commands details: 
total_CMD = 248969 
n_nop = 220210 
Read = 14217 
Write = 0 
L2_Alloc = 0 
L2_WB = 2761 
n_act = 6869 
n_pre = 6853 
n_ref = 0 
n_req = 14908 
total_req = 16978 

Dual Bus Interface Util: 
issued_total_row = 13722 
issued_total_col = 16978 
Row_Bus_Util =  0.055115 
CoL_Bus_Util = 0.068193 
Either_Row_CoL_Bus_Util = 0.115512 
Issued_on_Two_Bus_Simul_Util = 0.007796 
issued_two_Eff = 0.067492 
queue_avg = 1.138391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219991 n_act=6964 n_pre=6948 n_ref_event=0 n_req=14904 n_rd=14214 n_rd_L2_A=0 n_write=0 n_wr_bk=2760 bw_util=0.06818
n_activity=153509 dram_eff=0.1106
bk0: 889a 236034i bk1: 892a 236708i bk2: 908a 235707i bk3: 925a 235151i bk4: 945a 234136i bk5: 960a 234021i bk6: 908a 233798i bk7: 912a 234719i bk8: 828a 234891i bk9: 828a 234066i bk10: 848a 233808i bk11: 860a 234622i bk12: 898a 234488i bk13: 897a 234299i bk14: 860a 234967i bk15: 856a 235956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532743
Row_Buffer_Locality_read = 0.545730
Row_Buffer_Locality_write = 0.265217
Bank_Level_Parallism = 2.168047
Bank_Level_Parallism_Col = 1.814792
Bank_Level_Parallism_Ready = 1.463474
write_to_read_ratio_blp_rw_average = 0.088106
GrpLevelPara = 1.414778 

BW Util details:
bwutil = 0.068177 
total_CMD = 248969 
util_bw = 16974 
Wasted_Col = 58472 
Wasted_Row = 35731 
Idle = 137792 

BW Util Bottlenecks: 
RCDc_limit = 66646 
RCDWRc_limit = 2859 
WTRc_limit = 4905 
RTWc_limit = 11644 
CCDLc_limit = 6611 
rwq = 0 
CCDLc_limit_alone = 5218 
WTRc_limit_alone = 4265 
RTWc_limit_alone = 10891 

Commands details: 
total_CMD = 248969 
n_nop = 219991 
Read = 14214 
Write = 0 
L2_Alloc = 0 
L2_WB = 2760 
n_act = 6964 
n_pre = 6948 
n_ref = 0 
n_req = 14904 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13912 
issued_total_col = 16974 
Row_Bus_Util =  0.055878 
CoL_Bus_Util = 0.068177 
Either_Row_CoL_Bus_Util = 0.116392 
Issued_on_Two_Bus_Simul_Util = 0.007664 
issued_two_Eff = 0.065843 
queue_avg = 1.078913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07891
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219885 n_act=7016 n_pre=7000 n_ref_event=0 n_req=14791 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=2713 bw_util=0.06758
n_activity=154652 dram_eff=0.1088
bk0: 885a 236214i bk1: 885a 236014i bk2: 904a 235310i bk3: 908a 235710i bk4: 952a 234513i bk5: 936a 234884i bk6: 924a 233862i bk7: 904a 234661i bk8: 832a 235948i bk9: 828a 235135i bk10: 840a 233893i bk11: 844a 233911i bk12: 882a 233504i bk13: 876a 233758i bk14: 856a 234779i bk15: 856a 235603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525657
Row_Buffer_Locality_read = 0.537557
Row_Buffer_Locality_write = 0.278351
Bank_Level_Parallism = 2.150060
Bank_Level_Parallism_Col = 1.797203
Bank_Level_Parallism_Ready = 1.416523
write_to_read_ratio_blp_rw_average = 0.093254
GrpLevelPara = 1.415787 

BW Util details:
bwutil = 0.067579 
total_CMD = 248969 
util_bw = 16825 
Wasted_Col = 58844 
Wasted_Row = 36233 
Idle = 137067 

BW Util Bottlenecks: 
RCDc_limit = 67663 
RCDWRc_limit = 2807 
WTRc_limit = 4293 
RTWc_limit = 12516 
CCDLc_limit = 6664 
rwq = 0 
CCDLc_limit_alone = 5263 
WTRc_limit_alone = 3764 
RTWc_limit_alone = 11644 

Commands details: 
total_CMD = 248969 
n_nop = 219885 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2713 
n_act = 7016 
n_pre = 7000 
n_ref = 0 
n_req = 14791 
total_req = 16825 

Dual Bus Interface Util: 
issued_total_row = 14016 
issued_total_col = 16825 
Row_Bus_Util =  0.056296 
CoL_Bus_Util = 0.067579 
Either_Row_CoL_Bus_Util = 0.116818 
Issued_on_Two_Bus_Simul_Util = 0.007057 
issued_two_Eff = 0.060411 
queue_avg = 0.943848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.943848
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220244 n_act=6869 n_pre=6853 n_ref_event=0 n_req=14866 n_rd=14176 n_rd_L2_A=0 n_write=0 n_wr_bk=2754 bw_util=0.068
n_activity=151691 dram_eff=0.1116
bk0: 897a 236592i bk1: 892a 236583i bk2: 908a 235380i bk3: 917a 235187i bk4: 940a 235146i bk5: 945a 235008i bk6: 905a 234382i bk7: 924a 233345i bk8: 837a 234288i bk9: 839a 234480i bk10: 841a 234348i bk11: 849a 233279i bk12: 877a 234606i bk13: 888a 234708i bk14: 861a 235311i bk15: 856a 236012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537939
Row_Buffer_Locality_read = 0.548956
Row_Buffer_Locality_write = 0.311594
Bank_Level_Parallism = 2.186283
Bank_Level_Parallism_Col = 1.835707
Bank_Level_Parallism_Ready = 1.490254
write_to_read_ratio_blp_rw_average = 0.085759
GrpLevelPara = 1.416276 

BW Util details:
bwutil = 0.068000 
total_CMD = 248969 
util_bw = 16930 
Wasted_Col = 57427 
Wasted_Row = 35288 
Idle = 139324 

BW Util Bottlenecks: 
RCDc_limit = 65725 
RCDWRc_limit = 2576 
WTRc_limit = 4969 
RTWc_limit = 10406 
CCDLc_limit = 6580 
rwq = 0 
CCDLc_limit_alone = 5277 
WTRc_limit_alone = 4336 
RTWc_limit_alone = 9736 

Commands details: 
total_CMD = 248969 
n_nop = 220244 
Read = 14176 
Write = 0 
L2_Alloc = 0 
L2_WB = 2754 
n_act = 6869 
n_pre = 6853 
n_ref = 0 
n_req = 14866 
total_req = 16930 

Dual Bus Interface Util: 
issued_total_row = 13722 
issued_total_col = 16930 
Row_Bus_Util =  0.055115 
CoL_Bus_Util = 0.068000 
Either_Row_CoL_Bus_Util = 0.115376 
Issued_on_Two_Bus_Simul_Util = 0.007740 
issued_two_Eff = 0.067084 
queue_avg = 1.146809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14681
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220061 n_act=6953 n_pre=6937 n_ref_event=0 n_req=14888 n_rd=14202 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.06806
n_activity=152763 dram_eff=0.1109
bk0: 900a 236051i bk1: 896a 235958i bk2: 896a 236011i bk3: 916a 235554i bk4: 944a 234212i bk5: 940a 234589i bk6: 912a 235197i bk7: 916a 234343i bk8: 840a 235254i bk9: 840a 234596i bk10: 848a 234848i bk11: 852a 234754i bk12: 893a 233858i bk13: 897a 234279i bk14: 856a 236263i bk15: 856a 235572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532980
Row_Buffer_Locality_read = 0.546402
Row_Buffer_Locality_write = 0.255102
Bank_Level_Parallism = 2.141304
Bank_Level_Parallism_Col = 1.763689
Bank_Level_Parallism_Ready = 1.386876
write_to_read_ratio_blp_rw_average = 0.085743
GrpLevelPara = 1.408010 

BW Util details:
bwutil = 0.068065 
total_CMD = 248969 
util_bw = 16946 
Wasted_Col = 58199 
Wasted_Row = 35560 
Idle = 138264 

BW Util Bottlenecks: 
RCDc_limit = 66425 
RCDWRc_limit = 2706 
WTRc_limit = 4996 
RTWc_limit = 10108 
CCDLc_limit = 6308 
rwq = 0 
CCDLc_limit_alone = 5161 
WTRc_limit_alone = 4458 
RTWc_limit_alone = 9499 

Commands details: 
total_CMD = 248969 
n_nop = 220061 
Read = 14202 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 6953 
n_pre = 6937 
n_ref = 0 
n_req = 14888 
total_req = 16946 

Dual Bus Interface Util: 
issued_total_row = 13890 
issued_total_col = 16946 
Row_Bus_Util =  0.055790 
CoL_Bus_Util = 0.068065 
Either_Row_CoL_Bus_Util = 0.116111 
Issued_on_Two_Bus_Simul_Util = 0.007744 
issued_two_Eff = 0.066694 
queue_avg = 0.894722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894722
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219824 n_act=7075 n_pre=7059 n_ref_event=0 n_req=14903 n_rd=14214 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06816
n_activity=152802 dram_eff=0.1111
bk0: 900a 235993i bk1: 896a 235424i bk2: 908a 234938i bk3: 918a 235595i bk4: 945a 234432i bk5: 952a 235341i bk6: 904a 234491i bk7: 912a 234650i bk8: 840a 233883i bk9: 833a 234597i bk10: 852a 234776i bk11: 852a 234054i bk12: 895a 233855i bk13: 897a 233813i bk14: 857a 234767i bk15: 853a 234785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525263
Row_Buffer_Locality_read = 0.539116
Row_Buffer_Locality_write = 0.239478
Bank_Level_Parallism = 2.182484
Bank_Level_Parallism_Col = 1.805547
Bank_Level_Parallism_Ready = 1.380966
write_to_read_ratio_blp_rw_average = 0.091112
GrpLevelPara = 1.429693 

BW Util details:
bwutil = 0.068161 
total_CMD = 248969 
util_bw = 16970 
Wasted_Col = 58665 
Wasted_Row = 35712 
Idle = 137622 

BW Util Bottlenecks: 
RCDc_limit = 67505 
RCDWRc_limit = 2986 
WTRc_limit = 5156 
RTWc_limit = 12342 
CCDLc_limit = 6783 
rwq = 0 
CCDLc_limit_alone = 5402 
WTRc_limit_alone = 4533 
RTWc_limit_alone = 11584 

Commands details: 
total_CMD = 248969 
n_nop = 219824 
Read = 14214 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 7075 
n_pre = 7059 
n_ref = 0 
n_req = 14903 
total_req = 16970 

Dual Bus Interface Util: 
issued_total_row = 14134 
issued_total_col = 16970 
Row_Bus_Util =  0.056770 
CoL_Bus_Util = 0.068161 
Either_Row_CoL_Bus_Util = 0.117063 
Issued_on_Two_Bus_Simul_Util = 0.007868 
issued_two_Eff = 0.067216 
queue_avg = 0.951187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.951187
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219902 n_act=7015 n_pre=6999 n_ref_event=0 n_req=14835 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06783
n_activity=154446 dram_eff=0.1093
bk0: 888a 236032i bk1: 900a 236205i bk2: 924a 235649i bk3: 912a 236132i bk4: 944a 235042i bk5: 940a 235880i bk6: 912a 234891i bk7: 908a 233913i bk8: 832a 234796i bk9: 828a 234235i bk10: 844a 234898i bk11: 844a 233919i bk12: 885a 233364i bk13: 881a 234070i bk14: 861a 235441i bk15: 848a 234974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527132
Row_Buffer_Locality_read = 0.539820
Row_Buffer_Locality_write = 0.264620
Bank_Level_Parallism = 2.122519
Bank_Level_Parallism_Col = 1.764664
Bank_Level_Parallism_Ready = 1.408006
write_to_read_ratio_blp_rw_average = 0.085300
GrpLevelPara = 1.410356 

BW Util details:
bwutil = 0.067828 
total_CMD = 248969 
util_bw = 16887 
Wasted_Col = 58947 
Wasted_Row = 36720 
Idle = 136415 

BW Util Bottlenecks: 
RCDc_limit = 67355 
RCDWRc_limit = 2756 
WTRc_limit = 5327 
RTWc_limit = 10559 
CCDLc_limit = 6491 
rwq = 0 
CCDLc_limit_alone = 5162 
WTRc_limit_alone = 4638 
RTWc_limit_alone = 9919 

Commands details: 
total_CMD = 248969 
n_nop = 219902 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7015 
n_pre = 6999 
n_ref = 0 
n_req = 14835 
total_req = 16887 

Dual Bus Interface Util: 
issued_total_row = 14014 
issued_total_col = 16887 
Row_Bus_Util =  0.056288 
CoL_Bus_Util = 0.067828 
Either_Row_CoL_Bus_Util = 0.116749 
Issued_on_Two_Bus_Simul_Util = 0.007366 
issued_two_Eff = 0.063096 
queue_avg = 0.896007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896007
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220254 n_act=6908 n_pre=6892 n_ref_event=0 n_req=14810 n_rd=14132 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06766
n_activity=150923 dram_eff=0.1116
bk0: 896a 235912i bk1: 900a 234989i bk2: 892a 236240i bk3: 912a 236003i bk4: 949a 234729i bk5: 944a 233784i bk6: 908a 235036i bk7: 903a 235058i bk8: 841a 234087i bk9: 838a 234733i bk10: 840a 234765i bk11: 844a 233970i bk12: 880a 233894i bk13: 881a 233687i bk14: 848a 236417i bk15: 856a 235467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533558
Row_Buffer_Locality_read = 0.546632
Row_Buffer_Locality_write = 0.261062
Bank_Level_Parallism = 2.198227
Bank_Level_Parallism_Col = 1.824936
Bank_Level_Parallism_Ready = 1.469960
write_to_read_ratio_blp_rw_average = 0.093120
GrpLevelPara = 1.429931 

BW Util details:
bwutil = 0.067655 
total_CMD = 248969 
util_bw = 16844 
Wasted_Col = 57522 
Wasted_Row = 34605 
Idle = 139998 

BW Util Bottlenecks: 
RCDc_limit = 65899 
RCDWRc_limit = 2895 
WTRc_limit = 4849 
RTWc_limit = 12323 
CCDLc_limit = 6620 
rwq = 0 
CCDLc_limit_alone = 5278 
WTRc_limit_alone = 4270 
RTWc_limit_alone = 11560 

Commands details: 
total_CMD = 248969 
n_nop = 220254 
Read = 14132 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6908 
n_pre = 6892 
n_ref = 0 
n_req = 14810 
total_req = 16844 

Dual Bus Interface Util: 
issued_total_row = 13800 
issued_total_col = 16844 
Row_Bus_Util =  0.055429 
CoL_Bus_Util = 0.067655 
Either_Row_CoL_Bus_Util = 0.115336 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.067177 
queue_avg = 0.980624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.980624
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220058 n_act=6958 n_pre=6942 n_ref_event=0 n_req=14823 n_rd=14145 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06771
n_activity=153386 dram_eff=0.1099
bk0: 901a 235071i bk1: 905a 235313i bk2: 908a 235644i bk3: 900a 236034i bk4: 928a 235412i bk5: 936a 234528i bk6: 912a 234972i bk7: 899a 235472i bk8: 832a 234671i bk9: 828a 234417i bk10: 844a 234993i bk11: 852a 234487i bk12: 892a 234058i bk13: 898a 234244i bk14: 862a 235538i bk15: 848a 235857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530594
Row_Buffer_Locality_read = 0.543160
Row_Buffer_Locality_write = 0.268437
Bank_Level_Parallism = 2.136719
Bank_Level_Parallism_Col = 1.771822
Bank_Level_Parallism_Ready = 1.381978
write_to_read_ratio_blp_rw_average = 0.090855
GrpLevelPara = 1.403754 

BW Util details:
bwutil = 0.067707 
total_CMD = 248969 
util_bw = 16857 
Wasted_Col = 58767 
Wasted_Row = 35582 
Idle = 137763 

BW Util Bottlenecks: 
RCDc_limit = 66733 
RCDWRc_limit = 2857 
WTRc_limit = 5072 
RTWc_limit = 11443 
CCDLc_limit = 6724 
rwq = 0 
CCDLc_limit_alone = 5505 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 10798 

Commands details: 
total_CMD = 248969 
n_nop = 220058 
Read = 14145 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6958 
n_pre = 6942 
n_ref = 0 
n_req = 14823 
total_req = 16857 

Dual Bus Interface Util: 
issued_total_row = 13900 
issued_total_col = 16857 
Row_Bus_Util =  0.055830 
CoL_Bus_Util = 0.067707 
Either_Row_CoL_Bus_Util = 0.116123 
Issued_on_Two_Bus_Simul_Util = 0.007415 
issued_two_Eff = 0.063851 
queue_avg = 0.941165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.941165
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=219963 n_act=7014 n_pre=6998 n_ref_event=0 n_req=14833 n_rd=14153 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06777
n_activity=152447 dram_eff=0.1107
bk0: 900a 235815i bk1: 888a 235880i bk2: 904a 236675i bk3: 904a 235586i bk4: 952a 233402i bk5: 932a 234737i bk6: 916a 235018i bk7: 904a 233537i bk8: 836a 235086i bk9: 828a 235443i bk10: 848a 234312i bk11: 852a 235028i bk12: 894a 233889i bk13: 886a 234451i bk14: 865a 234434i bk15: 844a 235943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527135
Row_Buffer_Locality_read = 0.541864
Row_Buffer_Locality_write = 0.220588
Bank_Level_Parallism = 2.154878
Bank_Level_Parallism_Col = 1.782221
Bank_Level_Parallism_Ready = 1.389142
write_to_read_ratio_blp_rw_average = 0.092986
GrpLevelPara = 1.417160 

BW Util details:
bwutil = 0.067771 
total_CMD = 248969 
util_bw = 16873 
Wasted_Col = 58229 
Wasted_Row = 35856 
Idle = 138011 

BW Util Bottlenecks: 
RCDc_limit = 66878 
RCDWRc_limit = 3005 
WTRc_limit = 4401 
RTWc_limit = 12225 
CCDLc_limit = 6559 
rwq = 0 
CCDLc_limit_alone = 5176 
WTRc_limit_alone = 3871 
RTWc_limit_alone = 11372 

Commands details: 
total_CMD = 248969 
n_nop = 219963 
Read = 14153 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 7014 
n_pre = 6998 
n_ref = 0 
n_req = 14833 
total_req = 16873 

Dual Bus Interface Util: 
issued_total_row = 14012 
issued_total_col = 16873 
Row_Bus_Util =  0.056280 
CoL_Bus_Util = 0.067771 
Either_Row_CoL_Bus_Util = 0.116504 
Issued_on_Two_Bus_Simul_Util = 0.007547 
issued_two_Eff = 0.064780 
queue_avg = 0.810964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810964
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220301 n_act=6853 n_pre=6837 n_ref_event=0 n_req=14816 n_rd=14127 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06781
n_activity=151849 dram_eff=0.1112
bk0: 896a 235918i bk1: 892a 235589i bk2: 904a 236074i bk3: 920a 235796i bk4: 944a 234695i bk5: 948a 234457i bk6: 920a 234609i bk7: 892a 235129i bk8: 833a 234923i bk9: 832a 234347i bk10: 844a 235399i bk11: 836a 235358i bk12: 868a 233381i bk13: 886a 234487i bk14: 860a 235229i bk15: 852a 235840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537459
Row_Buffer_Locality_read = 0.550152
Row_Buffer_Locality_write = 0.277213
Bank_Level_Parallism = 2.151306
Bank_Level_Parallism_Col = 1.791161
Bank_Level_Parallism_Ready = 1.412545
write_to_read_ratio_blp_rw_average = 0.091800
GrpLevelPara = 1.410113 

BW Util details:
bwutil = 0.067812 
total_CMD = 248969 
util_bw = 16883 
Wasted_Col = 57900 
Wasted_Row = 35424 
Idle = 138762 

BW Util Bottlenecks: 
RCDc_limit = 65550 
RCDWRc_limit = 2847 
WTRc_limit = 4883 
RTWc_limit = 11441 
CCDLc_limit = 6571 
rwq = 0 
CCDLc_limit_alone = 5368 
WTRc_limit_alone = 4359 
RTWc_limit_alone = 10762 

Commands details: 
total_CMD = 248969 
n_nop = 220301 
Read = 14127 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6853 
n_pre = 6837 
n_ref = 0 
n_req = 14816 
total_req = 16883 

Dual Bus Interface Util: 
issued_total_row = 13690 
issued_total_col = 16883 
Row_Bus_Util =  0.054987 
CoL_Bus_Util = 0.067812 
Either_Row_CoL_Bus_Util = 0.115147 
Issued_on_Two_Bus_Simul_Util = 0.007652 
issued_two_Eff = 0.066450 
queue_avg = 0.942796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942796
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220225 n_act=6871 n_pre=6855 n_ref_event=0 n_req=14874 n_rd=14183 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06807
n_activity=151131 dram_eff=0.1121
bk0: 889a 235851i bk1: 892a 235827i bk2: 904a 235545i bk3: 900a 235646i bk4: 952a 234316i bk5: 956a 234817i bk6: 920a 234873i bk7: 908a 233527i bk8: 839a 234774i bk9: 843a 234598i bk10: 854a 234393i bk11: 845a 234319i bk12: 877a 234645i bk13: 888a 233415i bk14: 864a 234987i bk15: 852a 235137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538053
Row_Buffer_Locality_read = 0.549390
Row_Buffer_Locality_write = 0.305355
Bank_Level_Parallism = 2.210811
Bank_Level_Parallism_Col = 1.878925
Bank_Level_Parallism_Ready = 1.546114
write_to_read_ratio_blp_rw_average = 0.088435
GrpLevelPara = 1.427316 

BW Util details:
bwutil = 0.068069 
total_CMD = 248969 
util_bw = 16947 
Wasted_Col = 57188 
Wasted_Row = 35195 
Idle = 139639 

BW Util Bottlenecks: 
RCDc_limit = 65791 
RCDWRc_limit = 2596 
WTRc_limit = 4428 
RTWc_limit = 11917 
CCDLc_limit = 6508 
rwq = 0 
CCDLc_limit_alone = 5213 
WTRc_limit_alone = 3931 
RTWc_limit_alone = 11119 

Commands details: 
total_CMD = 248969 
n_nop = 220225 
Read = 14183 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6871 
n_pre = 6855 
n_ref = 0 
n_req = 14874 
total_req = 16947 

Dual Bus Interface Util: 
issued_total_row = 13726 
issued_total_col = 16947 
Row_Bus_Util =  0.055131 
CoL_Bus_Util = 0.068069 
Either_Row_CoL_Bus_Util = 0.115452 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.067110 
queue_avg = 1.251919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25192
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220302 n_act=6835 n_pre=6819 n_ref_event=0 n_req=14852 n_rd=14171 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.06786
n_activity=153057 dram_eff=0.1104
bk0: 888a 235389i bk1: 896a 235372i bk2: 912a 236091i bk3: 908a 235588i bk4: 932a 234969i bk5: 948a 235009i bk6: 920a 235517i bk7: 900a 235175i bk8: 833a 234697i bk9: 832a 234551i bk10: 864a 234063i bk11: 852a 234414i bk12: 888a 234658i bk13: 893a 234561i bk14: 861a 234365i bk15: 844a 235360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539793
Row_Buffer_Locality_read = 0.551267
Row_Buffer_Locality_write = 0.301028
Bank_Level_Parallism = 2.161102
Bank_Level_Parallism_Col = 1.836248
Bank_Level_Parallism_Ready = 1.477952
write_to_read_ratio_blp_rw_average = 0.087089
GrpLevelPara = 1.412539 

BW Util details:
bwutil = 0.067860 
total_CMD = 248969 
util_bw = 16895 
Wasted_Col = 57603 
Wasted_Row = 35898 
Idle = 138573 

BW Util Bottlenecks: 
RCDc_limit = 65499 
RCDWRc_limit = 2543 
WTRc_limit = 4942 
RTWc_limit = 10804 
CCDLc_limit = 6566 
rwq = 0 
CCDLc_limit_alone = 5212 
WTRc_limit_alone = 4306 
RTWc_limit_alone = 10086 

Commands details: 
total_CMD = 248969 
n_nop = 220302 
Read = 14171 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 6835 
n_pre = 6819 
n_ref = 0 
n_req = 14852 
total_req = 16895 

Dual Bus Interface Util: 
issued_total_row = 13654 
issued_total_col = 16895 
Row_Bus_Util =  0.054842 
CoL_Bus_Util = 0.067860 
Either_Row_CoL_Bus_Util = 0.115143 
Issued_on_Two_Bus_Simul_Util = 0.007559 
issued_two_Eff = 0.065650 
queue_avg = 1.151296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1513
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220160 n_act=6905 n_pre=6889 n_ref_event=0 n_req=14828 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.06772
n_activity=151818 dram_eff=0.111
bk0: 900a 235330i bk1: 892a 235111i bk2: 912a 235693i bk3: 901a 236098i bk4: 940a 235892i bk5: 940a 235226i bk6: 908a 234918i bk7: 900a 235169i bk8: 836a 234993i bk9: 836a 234734i bk10: 852a 234947i bk11: 860a 235294i bk12: 897a 234606i bk13: 881a 234936i bk14: 856a 235134i bk15: 840a 235716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534327
Row_Buffer_Locality_read = 0.548583
Row_Buffer_Locality_write = 0.236337
Bank_Level_Parallism = 2.140074
Bank_Level_Parallism_Col = 1.764107
Bank_Level_Parallism_Ready = 1.388932
write_to_read_ratio_blp_rw_average = 0.088137
GrpLevelPara = 1.405542 

BW Util details:
bwutil = 0.067715 
total_CMD = 248969 
util_bw = 16859 
Wasted_Col = 57303 
Wasted_Row = 35430 
Idle = 139377 

BW Util Bottlenecks: 
RCDc_limit = 65837 
RCDWRc_limit = 2975 
WTRc_limit = 4841 
RTWc_limit = 10204 
CCDLc_limit = 6686 
rwq = 0 
CCDLc_limit_alone = 5437 
WTRc_limit_alone = 4214 
RTWc_limit_alone = 9582 

Commands details: 
total_CMD = 248969 
n_nop = 220160 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 6905 
n_pre = 6889 
n_ref = 0 
n_req = 14828 
total_req = 16859 

Dual Bus Interface Util: 
issued_total_row = 13794 
issued_total_col = 16859 
Row_Bus_Util =  0.055404 
CoL_Bus_Util = 0.067715 
Either_Row_CoL_Bus_Util = 0.115713 
Issued_on_Two_Bus_Simul_Util = 0.007407 
issued_two_Eff = 0.064008 
queue_avg = 0.878720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.87872
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248969 n_nop=220120 n_act=6958 n_pre=6942 n_ref_event=0 n_req=14749 n_rd=14074 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.06737
n_activity=152984 dram_eff=0.1096
bk0: 900a 235783i bk1: 893a 235622i bk2: 908a 235599i bk3: 900a 235511i bk4: 932a 235416i bk5: 944a 235237i bk6: 912a 235038i bk7: 900a 235059i bk8: 832a 234546i bk9: 832a 235028i bk10: 852a 235048i bk11: 828a 235364i bk12: 873a 234593i bk13: 856a 234588i bk14: 860a 236620i bk15: 852a 234915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528239
Row_Buffer_Locality_read = 0.543342
Row_Buffer_Locality_write = 0.213333
Bank_Level_Parallism = 2.110380
Bank_Level_Parallism_Col = 1.725712
Bank_Level_Parallism_Ready = 1.338798
write_to_read_ratio_blp_rw_average = 0.093200
GrpLevelPara = 1.403183 

BW Util details:
bwutil = 0.067374 
total_CMD = 248969 
util_bw = 16774 
Wasted_Col = 58621 
Wasted_Row = 35621 
Idle = 137953 

BW Util Bottlenecks: 
RCDc_limit = 66735 
RCDWRc_limit = 3100 
WTRc_limit = 5241 
RTWc_limit = 10886 
CCDLc_limit = 6557 
rwq = 0 
CCDLc_limit_alone = 5280 
WTRc_limit_alone = 4642 
RTWc_limit_alone = 10208 

Commands details: 
total_CMD = 248969 
n_nop = 220120 
Read = 14074 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 6958 
n_pre = 6942 
n_ref = 0 
n_req = 14749 
total_req = 16774 

Dual Bus Interface Util: 
issued_total_row = 13900 
issued_total_col = 16774 
Row_Bus_Util =  0.055830 
CoL_Bus_Util = 0.067374 
Either_Row_CoL_Bus_Util = 0.115874 
Issued_on_Two_Bus_Simul_Util = 0.007330 
issued_two_Eff = 0.063260 
queue_avg = 0.723524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.723524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43730, Miss = 8640, Miss_rate = 0.198, Pending_hits = 56, Reservation_fails = 383
L2_cache_bank[1]: Access = 42158, Miss = 8625, Miss_rate = 0.205, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[2]: Access = 44294, Miss = 8650, Miss_rate = 0.195, Pending_hits = 48, Reservation_fails = 136
L2_cache_bank[3]: Access = 42140, Miss = 8647, Miss_rate = 0.205, Pending_hits = 41, Reservation_fails = 152
L2_cache_bank[4]: Access = 42821, Miss = 8652, Miss_rate = 0.202, Pending_hits = 44, Reservation_fails = 149
L2_cache_bank[5]: Access = 44805, Miss = 8634, Miss_rate = 0.193, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[6]: Access = 44505, Miss = 8609, Miss_rate = 0.193, Pending_hits = 47, Reservation_fails = 274
L2_cache_bank[7]: Access = 42210, Miss = 8608, Miss_rate = 0.204, Pending_hits = 31, Reservation_fails = 356
L2_cache_bank[8]: Access = 43691, Miss = 8642, Miss_rate = 0.198, Pending_hits = 54, Reservation_fails = 238
L2_cache_bank[9]: Access = 41999, Miss = 8633, Miss_rate = 0.206, Pending_hits = 41, Reservation_fails = 593
L2_cache_bank[10]: Access = 43101, Miss = 8643, Miss_rate = 0.201, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[11]: Access = 42305, Miss = 8651, Miss_rate = 0.204, Pending_hits = 39, Reservation_fails = 918
L2_cache_bank[12]: Access = 44756, Miss = 8634, Miss_rate = 0.193, Pending_hits = 32, Reservation_fails = 222
L2_cache_bank[13]: Access = 42352, Miss = 8601, Miss_rate = 0.203, Pending_hits = 35, Reservation_fails = 202
L2_cache_bank[14]: Access = 47795, Miss = 8612, Miss_rate = 0.180, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 41245, Miss = 8661, Miss_rate = 0.210, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[16]: Access = 43979, Miss = 8637, Miss_rate = 0.196, Pending_hits = 53, Reservation_fails = 786
L2_cache_bank[17]: Access = 44588, Miss = 8634, Miss_rate = 0.194, Pending_hits = 35, Reservation_fails = 306
L2_cache_bank[18]: Access = 43619, Miss = 8639, Miss_rate = 0.198, Pending_hits = 40, Reservation_fails = 833
L2_cache_bank[19]: Access = 46999, Miss = 8690, Miss_rate = 0.185, Pending_hits = 46, Reservation_fails = 190
L2_cache_bank[20]: Access = 41413, Miss = 8636, Miss_rate = 0.209, Pending_hits = 37, Reservation_fails = 208
L2_cache_bank[21]: Access = 45665, Miss = 8690, Miss_rate = 0.190, Pending_hits = 59, Reservation_fails = 1395
L2_cache_bank[22]: Access = 43143, Miss = 8627, Miss_rate = 0.200, Pending_hits = 38, Reservation_fails = 152
L2_cache_bank[23]: Access = 41830, Miss = 8597, Miss_rate = 0.206, Pending_hits = 45, Reservation_fails = 129
L2_cache_bank[24]: Access = 42993, Miss = 8618, Miss_rate = 0.200, Pending_hits = 37, Reservation_fails = 512
L2_cache_bank[25]: Access = 42361, Miss = 8670, Miss_rate = 0.205, Pending_hits = 55, Reservation_fails = 970
L2_cache_bank[26]: Access = 42899, Miss = 8641, Miss_rate = 0.201, Pending_hits = 40, Reservation_fails = 152
L2_cache_bank[27]: Access = 44390, Miss = 8673, Miss_rate = 0.195, Pending_hits = 46, Reservation_fails = 118
L2_cache_bank[28]: Access = 42647, Miss = 8653, Miss_rate = 0.203, Pending_hits = 35, Reservation_fails = 339
L2_cache_bank[29]: Access = 43954, Miss = 8673, Miss_rate = 0.197, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[30]: Access = 41629, Miss = 8642, Miss_rate = 0.208, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[31]: Access = 42806, Miss = 8621, Miss_rate = 0.201, Pending_hits = 44, Reservation_fails = 159
L2_cache_bank[32]: Access = 42403, Miss = 8606, Miss_rate = 0.203, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[33]: Access = 43729, Miss = 8638, Miss_rate = 0.198, Pending_hits = 27, Reservation_fails = 165
L2_cache_bank[34]: Access = 42252, Miss = 8631, Miss_rate = 0.204, Pending_hits = 47, Reservation_fails = 1230
L2_cache_bank[35]: Access = 42841, Miss = 8626, Miss_rate = 0.201, Pending_hits = 40, Reservation_fails = 911
L2_cache_bank[36]: Access = 42327, Miss = 8667, Miss_rate = 0.205, Pending_hits = 52, Reservation_fails = 149
L2_cache_bank[37]: Access = 41986, Miss = 8598, Miss_rate = 0.205, Pending_hits = 40, Reservation_fails = 270
L2_cache_bank[38]: Access = 42708, Miss = 8629, Miss_rate = 0.202, Pending_hits = 30, Reservation_fails = 152
L2_cache_bank[39]: Access = 43728, Miss = 8618, Miss_rate = 0.197, Pending_hits = 41, Reservation_fails = 346
L2_cache_bank[40]: Access = 45197, Miss = 8659, Miss_rate = 0.192, Pending_hits = 35, Reservation_fails = 148
L2_cache_bank[41]: Access = 43294, Miss = 8644, Miss_rate = 0.200, Pending_hits = 31, Reservation_fails = 154
L2_cache_bank[42]: Access = 42234, Miss = 8658, Miss_rate = 0.205, Pending_hits = 26, Reservation_fails = 90
L2_cache_bank[43]: Access = 43292, Miss = 8633, Miss_rate = 0.199, Pending_hits = 42, Reservation_fails = 388
L2_cache_bank[44]: Access = 42499, Miss = 8661, Miss_rate = 0.204, Pending_hits = 43, Reservation_fails = 609
L2_cache_bank[45]: Access = 44277, Miss = 8610, Miss_rate = 0.194, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[46]: Access = 42458, Miss = 8629, Miss_rate = 0.203, Pending_hits = 42, Reservation_fails = 226
L2_cache_bank[47]: Access = 42161, Miss = 8565, Miss_rate = 0.203, Pending_hits = 29, Reservation_fails = 0
L2_total_cache_accesses = 2076208
L2_total_cache_misses = 414555
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 1884
L2_total_cache_reservation_fails = 14710
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1657161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248345
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2456
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 650
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1998720
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13933
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 650
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2076208
icnt_total_pkts_simt_to_mem=2074208
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.41576
	minimum = 5
	maximum = 83
Network latency average = 5.21517
	minimum = 5
	maximum = 83
Slowest packet = 150629
Flit latency average = 5.21517
	minimum = 5
	maximum = 83
Slowest flit = 150629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131997
	minimum = 0.115247 (at node 55)
	maximum = 0.15778 (at node 4)
Accepted packet rate average = 0.131997
	minimum = 0.115247 (at node 55)
	maximum = 0.157885 (at node 4)
Injected flit rate average = 0.131997
	minimum = 0.115247 (at node 55)
	maximum = 0.15778 (at node 4)
Accepted flit rate average= 0.131997
	minimum = 0.115247 (at node 55)
	maximum = 0.157885 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29749 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Network latency average = 5.17983 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Flit latency average = 5.17983 (2 samples)
	minimum = 5 (2 samples)
	maximum = 83 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.185823 (2 samples)
	minimum = 0.166307 (2 samples)
	maximum = 0.218246 (2 samples)
Accepted packet rate average = 0.185823 (2 samples)
	minimum = 0.166307 (2 samples)
	maximum = 0.219279 (2 samples)
Injected flit rate average = 0.185823 (2 samples)
	minimum = 0.166307 (2 samples)
	maximum = 0.218246 (2 samples)
Accepted flit rate average = 0.185823 (2 samples)
	minimum = 0.166307 (2 samples)
	maximum = 0.219279 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 42 min, 8 sec (13328 sec)
gpgpu_simulation_rate = 2246 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank2PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x338 (pagerank.1.sm_70.ptx:173) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (pagerank.1.sm_70.ptx:193) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank2PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9582
gpu_sim_insn = 7478645
gpu_ipc =     780.4890
gpu_tot_sim_cycle = 361068
gpu_tot_sim_insn = 37415136
gpu_tot_ipc =     103.6235
gpu_tot_issued_cta = 3507
gpu_occupancy = 77.7851% 
gpu_tot_occupancy = 77.0899% 
max_total_param_size = 0
gpu_stall_dramfull = 4871
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7128
partiton_level_parallism_total  =       6.0555
partiton_level_parallism_util =      13.4716
partiton_level_parallism_util_total  =       7.7014
L2_BW  =     450.7331 GB/Sec
L2_BW_total  =     232.7687 GB/Sec
gpu_total_sim_rate=2704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1397078
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 65274, Miss = 12190, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64787, Miss = 11754, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 66133, Miss = 12501, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65010, Miss = 11680, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74119, Miss = 12429, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64438, Miss = 11329, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64645, Miss = 11526, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64321, Miss = 11566, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64557, Miss = 11566, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64883, Miss = 11657, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64303, Miss = 11916, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65192, Miss = 11831, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66844, Miss = 12311, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65240, Miss = 12117, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65629, Miss = 12023, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 65459, Miss = 11906, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 67566, Miss = 12516, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 63744, Miss = 11703, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64862, Miss = 11947, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65068, Miss = 12009, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65343, Miss = 12128, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64732, Miss = 11930, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 67305, Miss = 12631, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65750, Miss = 12313, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 63533, Miss = 11671, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 66125, Miss = 12104, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 64956, Miss = 11948, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 64966, Miss = 12104, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 67117, Miss = 11680, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 64075, Miss = 11272, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65195, Miss = 11438, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65768, Miss = 11549, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 63410, Miss = 11296, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 66499, Miss = 11950, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65107, Miss = 11485, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 63865, Miss = 11276, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66856, Miss = 11552, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 66344, Miss = 12125, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 64355, Miss = 11542, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 75576, Miss = 12504, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2628951
	L1D_total_cache_misses = 474975
	L1D_total_cache_miss_rate = 0.1807
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 112224
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2116592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168520
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1376411
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2479415
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1397078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
450, 758, 646, 758, 786, 506, 562, 1066, 467, 467, 523, 691, 691, 607, 999, 439, 601, 825, 601, 769, 685, 629, 657, 853, 601, 629, 713, 517, 741, 545, 797, 573, 422, 422, 562, 646, 450, 422, 394, 562, 338, 450, 534, 450, 534, 422, 422, 450, 340, 452, 396, 396, 340, 340, 396, 396, 217, 189, 245, 273, 273, 245, 385, 245, 
gpgpu_n_tot_thrd_icount = 85954880
gpgpu_n_tot_w_icount = 2686090
gpgpu_n_stall_shd_mem = 82820956
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2036104
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6763256
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3591168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78564039	W0_Idle:3476978	W0_Scoreboard:4345361	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23772	W28:18095	W29:15805	W30:12304	W31:6504	W32:755595
single_issue_nums: WS0:668925	WS1:672237	WS2:669491	WS3:675437	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2870376 {8:358797,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14351880 {40:358797,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 425 
maxmrqlatency = 2082 
max_icnt2sh_latency = 63 
averagemflatency = 164 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:144593 	82978 	5077 	7398 	51132 	32677 	15770 	10741 	5027 	752 	62 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1842920 	333696 	8759 	421 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1172664 	951109 	60699 	1140 	305 	316 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2018344 	163506 	3602 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	702 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        25        33        15        13        18        21        31        22        20        30 
dram[1]:        64        64        64        64        64        60        33        37        15        27        10        24        31        17        27        39 
dram[2]:        64        64        64        64        58        57        18        25        15        12        15        26        40        28        20        39 
dram[3]:        64        64        64        64        64        58        24        20        15        19        22        17        15        12        15        18 
dram[4]:        64        64        64        64        64        64        38        32        21        19        16        16        25        14        36        30 
dram[5]:        64        64        64        64        64        60        32        28        17        21        23        19        13        16        25        16 
dram[6]:        64        64        64        64        51        53        19        28        20        19        12        15        28        24        32        25 
dram[7]:        64        64        64        64        64        60        20        25        21        20        17        16        24        38        26        26 
dram[8]:        64        64        64        64        64        64        26        21        13        26        22        13        16        29        25        45 
dram[9]:        64        64        64        64        64        60        32        29        14        15        12        18        11        16        15        24 
dram[10]:        64        64        64        64        61        53        14        19        16        19        17        28        36        32        24        15 
dram[11]:        64        64        64        64        60        60        21        29        15        21        20        21        15        15        23        16 
dram[12]:        64        64        64        64        64        61        40        24        15        25        13        17        17        21        23        16 
dram[13]:        64        64        64        64        64        61        20        36        22        20        16        16        18        22        50        24 
dram[14]:        64        64        64        64        58        64        19        19        17        22        19        20        32        32        18        16 
dram[15]:        64        64        64        64        64        60        16        23        16        10        17        14        21        19        28        33 
dram[16]:        64        64        64        64        61        64        22        38        23        18        22        18        18        19        48        22 
dram[17]:        64        64        64        64        60        64        32        28        16        20        25        15        14        10        41        17 
dram[18]:        64        64        64        64        46        57        28        38        15        20        26        16        36        28        27        23 
dram[19]:        64        64        64        64        60        61        21        27        24        15        19        24        17        17        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        20        17        21        16        34        19        14 
dram[21]:        64        64        64        64        64        64        32        24        23        18        18        24        17        25        20        27 
dram[22]:        64        64        64        64        57        58        23        27        15        18        20        41        36        28        31        27 
dram[23]:        64        64        64        64        60        64        24        14        20        26        28        35        18        15        59        11 
maximum service time to same row:
dram[0]:     15153      5215      9231      6282      6696     18939      8950      9729      8397      4780      5535      6295     31173     11002      9746     68515 
dram[1]:      7860     10426      7884      4532      4771     10374      5643      7062     11892     16219      6090      6029      6441      6589     16684     14662 
dram[2]:     10373      6737     30052     13010      6377     18453      4947      9698      7351      4448     10433     10209     10826     11741     12912      9432 
dram[3]:      8802     12295      4735      6418      5498     15753      8241      6299      7341     10705      5029      8914      7971      8174      6668      6592 
dram[4]:      7487     15278      7886      5058      6839      8035      5219      6432      8898      8110     10265     15745      8678      9939     12225     16666 
dram[5]:      7751      7454      5625      5635      9659      5352      5723      7230      5208     14976      5615      5854      4175      8282      6428      6836 
dram[6]:      4704     15756      4913     12082      6106      4970      7567     11799      8614     10821      5448      6171      8774     25056     11472     10244 
dram[7]:     13185     14812      5667      6682      7084     11367      6282      7738     48740      6958      9264      8342      4692      6020     12330     10465 
dram[8]:      9296     34250      4481      6997      8411     15311     16063      4724      6253     15963      7196      3934     19810      9753     11638     14241 
dram[9]:      9859     13441      5825      9400      6080      5776      7346      6436     15118      6639      6146      7697      7771      4011      8432     14137 
dram[10]:     11171     83342      6445     19364      6352      8630      4951      5434      7447      5897      7325      6638      7097      7673     11198      6574 
dram[11]:      8836     82473      5527     19920      6735      5337      4385     12095      6128      8969      6569      6768     53475      6776     13011      9451 
dram[12]:     13130     11682      6488     14738      8731      8775      6274      3342     17107      7484      5703      4787      6842     20092     14685      9823 
dram[13]:      8796     22661      8501      4313      5682      5377      9636     10725      9857     11090      5546      4673      6045      7763     12763     10354 
dram[14]:      4411     16675      6857      8003     10388      4452      6617      9252      9808     11009      6042      5280      4308      8243     15112      6094 
dram[15]:     12174      7030      5436      4553      5950      7200      5994      6957      5347      4730      8808      5592      9647     23623     14117     10468 
dram[16]:     20938     12702      7318      8490     10077      6020      9613      5923      6073      6466      9612      6831     28923      6096     15888     12899 
dram[17]:     13888     14932      5911      6815     13770      5383      5021      5443      9044      9353     10824      6949      4922      4823     26575      6167 
dram[18]:     39444     31608      7717      5565     11196      7577      4825      5773      5937     14096      8047      7608      6587     27969     11125     22318 
dram[19]:     13947     12634     22157      5267     12548     11671      8026     12910     12950     25146      8948      6435      5813      8228     11311     12216 
dram[20]:     25820     10235      8373      6180      3936      5422      9183      6489     39158      6490      7952      3818     16042      7159      8081      4553 
dram[21]:      5928      7070     14263     22822      5488      8364      6162      6168     10667     12321      4575      6448      3720      6856     16433      9022 
dram[22]:     10460      7092      5732      8327      9906      8205      6324     12516      7407      5105     10650     18667     22371      9034      9328      9701 
dram[23]:      8112     14178      5035      7928      8283      6277      4951      9618     14999      9451      9960     13544      6214      7481     27335      4359 
average row accesses per activate:
dram[0]:  2.337532  2.325814  2.331658  2.380711  2.336471  2.463659  2.364964  2.274882  2.055814  1.907527  1.930131  1.982301  2.236715  1.878350  2.042889  2.279597 
dram[1]:  2.242131  2.250597  2.372093  2.259169  2.397059  2.552430  2.242009  2.260664  2.182716  1.951435  1.932755  1.969231  2.189815  1.978947  2.167866  2.130332 
dram[2]:  2.151724  2.183529  2.189574  2.193622  2.176211  2.261792  2.140969  2.123348  2.004515  1.809426  1.936819  2.038902  2.124717  1.917696  2.017937  2.251889 
dram[3]:  2.271845  2.166667  2.133333  2.351621  2.255708  2.243560  2.073276  2.147903  2.063679  2.022989  1.959911  1.898925  2.048780  1.897331  1.967177  2.078161 
dram[4]:  2.158986  2.188679  2.379487  2.325123  2.346793  2.330189  2.148559  2.212963  2.107143  2.064965  2.004535  2.036613  2.136364  1.904762  2.103529  2.158273 
dram[5]:  2.301746  2.222488  2.236145  2.185012  2.197778  2.381862  2.177928  2.129670  2.046296  2.105263  2.038549  2.073395  1.950311  2.127854  2.110329  2.126794 
dram[6]:  2.220096  2.190931  2.241135  2.298030  2.324706  2.241535  2.029851  2.021186  1.988739  2.032710  1.922414  2.020501  1.997854  2.019523  2.163461  2.029680 
dram[7]:  2.163170  2.264563  2.172811  2.165909  2.267123  2.309302  2.186364  2.104804  2.128954  2.080000  2.039627  1.885835  2.100000  2.198113  2.112149  2.317010 
dram[8]:  2.345960  2.251220  2.229314  2.295844  2.439506  2.258661  2.239631  2.006173  2.022727  2.046189  2.044084  1.986517  2.118451  2.057650  2.138756  2.132076 
dram[9]:  2.236145  2.357500  2.190141  2.339950  2.445544  2.317016  2.248826  2.048626  2.178218  2.051044  1.949891  2.090278  2.008547  2.102908  2.220588  2.036036 
dram[10]:  2.297500  2.448276  2.266827  2.300716  2.207589  2.225166  2.002092  2.205950  1.988636  1.923077  1.947826  2.061364  2.179724  2.076923  2.038549  2.175183 
dram[11]:  2.237164  2.290727  2.161290  2.381313  2.237668  2.248276  2.135667  2.168182  2.151589  2.006881  1.926247  1.897872  1.913580  1.901031  2.055172  2.138756 
dram[12]:  2.400517  2.409922  2.245238  2.295673  2.385922  2.366029  2.127232  2.116883  1.932314  2.020501  2.011312  1.924893  2.088036  2.141876  2.117647  2.164649 
dram[13]:  2.226730  2.225420  2.246973  2.269048  2.195555  2.264977  2.279621  2.172646  2.176471  2.060325  1.991111  2.038549  1.918367  2.049891  2.169903  2.036447 
dram[14]:  2.368020  2.123570  2.086283  2.317961  2.294664  2.370546  2.219114  2.211009  1.909677  1.917211  1.939655  1.973684  2.109620  2.019231  1.984479  1.964680 
dram[15]:  2.228155  2.275610  2.314904  2.346535  2.266055  2.514066  2.250586  2.103070  1.946903  1.842105  2.069606  1.903846  1.902041  2.000000  2.050114  1.990991 
dram[16]:  2.349367  2.164733  2.267813  2.393939  2.322430  2.143167  2.241218  2.240000  1.984375  2.029817  2.084507  1.953947  1.966102  1.978678  2.182716  2.098592 
dram[17]:  2.108352  2.163594  2.294404  2.315136  2.349514  2.234091  2.186364  2.360697  1.955556  1.935841  2.062500  2.057208  1.962422  2.012766  2.135071  2.046296 
dram[18]:  2.216152  2.201439  2.474934  2.249400  2.074844  2.236782  2.228111  2.008403  2.022883  2.076010  1.980088  2.059497  1.962500  2.110860  1.989011  2.044186 
dram[19]:  2.199052  2.213429  2.345000  2.488312  2.240363  2.241535  2.297170  2.278450  2.048837  1.968680  2.149398  2.104762  1.842742  2.094170  2.135392  2.053118 
dram[20]:  2.219807  2.245742  2.392857  2.232057  2.337237  2.376777  2.313539  2.057816  2.082160  2.020408  2.083141  1.939130  2.095238  2.080000  2.194175  2.038991 
dram[21]:  2.129930  2.225420  2.583106  2.187935  2.367397  2.314685  2.384804  2.237647  1.988713  1.997727  2.008811  2.085847  2.115385  2.165899  2.036199  2.044186 
dram[22]:  2.101351  2.097727  2.251781  2.278049  2.457500  2.323877  2.174603  2.308252  2.032184  1.968820  2.061927  2.141510  2.076923  2.099773  2.004484  2.042056 
dram[23]:  2.174825  2.143852  2.208431  2.190141  2.262791  2.250570  2.241860  2.227166  1.973094  2.046512  2.047836  2.037296  2.037694  1.973684  2.230769  1.911828 
average row locality = 356208/166427 = 2.140326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       898       896       896       904       948       940       920       909       837       839       836       848       880       864       865       865 
dram[1]:       896       908       888       893       936       952       928       904       836       836       844       848       898       893       864       860 
dram[2]:       904       896       893       924       944       921       920       912       840       836       841       844       889       885       861       856 
dram[3]:       904       892       896       908       944       920       912       920       828       832       832       836       877       876       860       864 
dram[4]:       904       896       896       909       944       944       917       906       837       842       836       842       892       873       856       861 
dram[5]:       892       897       896       900       945       952       916       916       836       832       852       856       894       886       860       852 
dram[6]:       896       888       912       900       944       948       904       904       836       824       844       840       885       885       861       852 
dram[7]:       896       900       908       916       948       948       912       912       828       836       828       844       876       885       864       860 
dram[8]:       897       892       908       905       944       936       920       921       842       839       835       836       883       881       856       864 
dram[9]:       896       908       900       908       944       949       909       916       832       836       848       856       893       893       865       864 
dram[10]:       889       892       908       925       945       960       908       912       828       828       848       860       898       897       860       856 
dram[11]:       885       885       904       908       952       936       924       904       832       828       840       844       882       876       856       856 
dram[12]:       897       892       908       917       940       945       905       924       837       839       841       849       877       888       861       856 
dram[13]:       900       896       896       916       944       940       912       916       840       840       848       852       893       897       856       856 
dram[14]:       900       896       908       918       945       952       904       912       840       833       852       852       895       897       857       853 
dram[15]:       888       900       924       912       944       940       912       908       832       828       844       844       885       881       861       848 
dram[16]:       896       900       892       912       949       944       908       903       841       838       840       844       880       881       848       856 
dram[17]:       901       905       908       900       928       940       912       899       832       828       844       852       892       898       862       848 
dram[18]:       900       888       904       904       952       932       916       904       836       828       848       852       894       886       865       844 
dram[19]:       896       892       904       920       944       948       920       892       833       832       844       836       868       886       860       852 
dram[20]:       889       892       904       900       952       956       920       908       839       843       854       845       877       888       864       852 
dram[21]:       888       896       912       908       932       948       920       900       833       832       864       852       888       893       861       844 
dram[22]:       900       892       912       901       940       940       908       900       836       836       852       860       897       881       856       840 
dram[23]:       900       893       908       900       932       944       912       900       832       832       852       828       873       856       860       852 
total dram reads = 339802
bank skew: 960/824 = 1.17
chip skew: 14217/14074 = 1.01
number of total write accesses:
dram[0]:        30        32        32        34        45        43        52        51        47        48        48        48        46        47        40        40 
dram[1]:        30        35        30        31        42        46        54        50        48        48        47        48        48        47        40        39 
dram[2]:        32        32        31        39        44        38        52        52        48        47        48        47        48        47        39        38 
dram[3]:        32        31        32        35        44        38        50        53        47        48        48        47        47        48        39        40 
dram[4]:        33        32        32        35        44        44        52        50        48        48        48        48        48        47        38        39 
dram[5]:        31        32        32        33        44        46        51        53        48        48        47        48        48        46        39        37 
dram[6]:        32        30        36        33        44        45        48        50        47        46        48        47        46        46        39        37 
dram[7]:        32        33        35        37        45        45        50        52        47        48        47        48        48        47        40        39 
dram[8]:        32        31        35        34        44        42        52        54        48        47        46        48        47        47        38        40 
dram[9]:        32        35        33        35        44        45        49        53        48        48        47        47        47        47        41        40 
dram[10]:        30        31        35        39        44        48        49        52        47        47        48        47        48        48        39        38 
dram[11]:        30        29        34        35        46        42        52        50        48        47        48        48        48        46        38        38 
dram[12]:        32        31        35        38        43        44        48        54        48        48        48        48        48        48        39        38 
dram[13]:        33        32        32        37        44        43        50        53        48        48        48        47        47        48        38        38 
dram[14]:        33        32        35        37        44        46        48        52        48        47        48        48        48        48        38        37 
dram[15]:        30        33        39        36        44        43        49        51        48        47        48        47        47        47        39        36 
dram[16]:        32        33        31        36        45        44        49        49        48        47        48        47        48        47        36        38 
dram[17]:        33        34        35        33        40        43        50        50        48        47        47        47        48        48        39        36 
dram[18]:        33        30        34        34        46        41        51        52        48        46        47        48        48        47        40        35 
dram[19]:        32        31        34        38        44        45        54        49        48        48        48        48        46        48        39        37 
dram[20]:        30        31        34        33        46        47        54        53        48        48        48        47        47        48        40        37 
dram[21]:        30        32        36        35        41        45        53        51        48        47        48        47        47        47        39        35 
dram[22]:        33        31        36        33        43        43        51        51        48        48        47        48        48        45        38        34 
dram[23]:        33        31        35        33        41        44        52        51        48        48        47        46        46        44        39        37 
total dram writes = 16406
bank skew: 54/29 = 1.86
chip skew: 693/674 = 1.03
average mf latency per bank:
dram[0]:       1407      1426      1174      1224      1059      1042       897       930       850       757       747       712       697       684      1214      1113
dram[1]:       1586      1478      1309      1220      1046       983       858       913       854       775       742       716       666       671      1133      1189
dram[2]:       1377      1530      1182      1199       947      1153       932       921       860       856       751       771       654       680      1163      1145
dram[3]:       1479      1494      1343      1152      1018      1068       834       894       773       773       679       722       644       682      1392      1109
dram[4]:       1392      1386      1317      1274       997      1014       950       871       794       784       756       755       673       673      1275      1211
dram[5]:       1702      1388      1215      1235       936      1021       937       905       753       758       720       725       646       657      1110      1242
dram[6]:       1404      1571      1336      1196      1089      1012       869       850       875       769       681       702       655       650      1365      1167
dram[7]:       1484      1446      1320      1271      1024       969      1042       842       799       759       703       691       633       667      1751      1079
dram[8]:       1583      1578      1160      1173      1027      1042       845       933       840       874       750       708       674       679      1349      1279
dram[9]:       1608      1421      1199      1394      1059      1002       879       982       849       807       726       740       652       659      1196      1625
dram[10]:       1279      1532      1156      1380      1163       971       905       908       785       805       709       711       655       672      1127      1484
dram[11]:       1472      1490      1247      1218      1023      1046       909       865       792       779       764       689       657       611      1174      1178
dram[12]:       1331      1551      1230      1192      1037      1011       894       930       790       819       709       764       703       673      1390      1197
dram[13]:       1449      1535      1266      1127      1027      1139       865       870       769       750       715       708       634       644      1241      1417
dram[14]:       1457      1410      1114      1214       995       977       865       886       797       840       704       738       667       653      1351      1420
dram[15]:       1361      1375      1158      1318       950      1020       915       895       806       819       704       726       667       665      1218      1165
dram[16]:       1482      1386      1182      1253       961      1027       901       851       826       830       717       676       650       666      1240      1453
dram[17]:       1474      1437      1217      1142      1038      1087       892       900       799       864       713       738       645       632      1219      1275
dram[18]:       1433      1467      1213      1134      1030      1070       893       816       786       827       715       697       633       685      1136      1199
dram[19]:       1378      1593      1182      1184      1008      1082       968       875       856       791       723       749       658       630      1181      1234
dram[20]:       1672      1601      1230      1265      1095       989       926       881       819       812       778       736       711       686      1284      1192
dram[21]:       1336      1411      1156      1231      1111      1032       899       895       801       803       715       711       637       692      1276      1367
dram[22]:       1409      1568      1219      1447       992       982       915       868       794       726       717       701       649       655      1220      1302
dram[23]:       1329      1442      1256      1262      1162      1007       882       901       779       796       695       704       635       624      1138      1163
maximum mf latency per bank:
dram[0]:        595       850       714       824      1182       926       589       773       878      1060       570       879      1582       672       739       728
dram[1]:       1110       768       746       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        719       738       574       930       746       606       562       661       720       500       654       601       726       719       616       630
dram[3]:        620       504       585       829       634       602       619       638       644       607       504       823       724       814       702       726
dram[4]:        847      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       680       820       780       831       734       696      1090       757      1081       728      1283       708       736       663       815
dram[6]:        608       665      1109       540       728       698      1002       613       699       499       624       580       788       607       615       649
dram[7]:        799       775       865       723       804       980       607       606       738       593       627       866       703      1938       847       693
dram[8]:        806       653       737       555       951       946       805       673      1158       846      1050       587       817       867       643       536
dram[9]:        869       986       860       858      1260       740       917      1020       725      1038      1005       950       898      1089       824       726
dram[10]:        696       707       952      1038       936      1038       927       834       687       839       798       679       869      1322       583      1039
dram[11]:        679       641       928       976       809       765       938       788       623       810       837       920       710       892       767       670
dram[12]:        871       938      1050      1144       858      1120       929      1070       810      1173      1004      1092      1229      1125       732      1031
dram[13]:        686       660       529       728       742       815       546       695       767       857       668       786       640       858       464       523
dram[14]:        840       532       756      1523       790      1060       662       624       691       662       596       689       643       710       674       570
dram[15]:        645       849       756       565       690       877       944       804       740       692       490       830      1003       947       503       661
dram[16]:        803       788       682       722       754       772       972       845       879       691       752       870       857      1062       796       672
dram[17]:        940      1285       918      1002       870      1394       718      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        605       791       888       864       746       769       672       687       672       673       818       746       604       693       728       541
dram[19]:        649       641       768      1350       741       918       830       836       736       815       736       725       804       781       797       532
dram[20]:       1276      1083      1251       789      1691      1138      1091       984      1532       840      1258       823      1459      2141      1362       927
dram[21]:        767       683      1266       818       974       961       803       896       750       910      1191       890       878       957       737       902
dram[22]:        711       858       924       541       629       879       686       899       743       638       588       959       664       755       827       806
dram[23]:        546       691       550       604       722       846       617       602       622       641       725       562       632       655       567       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227166 n_act=6790 n_pre=6774 n_ref_event=0 n_req=14828 n_rd=14145 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06599
n_activity=151951 dram_eff=0.1111
bk0: 898a 243275i bk1: 896a 243184i bk2: 896a 243483i bk3: 904a 242798i bk4: 948a 241989i bk5: 940a 242519i bk6: 920a 242404i bk7: 909a 241920i bk8: 837a 241583i bk9: 839a 240541i bk10: 836a 240992i bk11: 848a 241537i bk12: 880a 242284i bk13: 864a 240677i bk14: 865a 241926i bk15: 865a 242880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542150
Row_Buffer_Locality_read = 0.554896
Row_Buffer_Locality_write = 0.278184
Bank_Level_Parallism = 2.137599
Bank_Level_Parallism_Col = 1.771236
Bank_Level_Parallism_Ready = 1.411625
write_to_read_ratio_blp_rw_average = 0.094610
GrpLevelPara = 1.408064 

BW Util details:
bwutil = 0.065989 
total_CMD = 255756 
util_bw = 16877 
Wasted_Col = 57519 
Wasted_Row = 34573 
Idle = 146787 

BW Util Bottlenecks: 
RCDc_limit = 64897 
RCDWRc_limit = 2883 
WTRc_limit = 5381 
RTWc_limit = 10409 
CCDLc_limit = 6437 
rwq = 0 
CCDLc_limit_alone = 5136 
WTRc_limit_alone = 4724 
RTWc_limit_alone = 9765 

Commands details: 
total_CMD = 255756 
n_nop = 227166 
Read = 14145 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6790 
n_pre = 6774 
n_ref = 0 
n_req = 14828 
total_req = 16877 

Dual Bus Interface Util: 
issued_total_row = 13564 
issued_total_col = 16877 
Row_Bus_Util =  0.053035 
CoL_Bus_Util = 0.065989 
Either_Row_CoL_Bus_Util = 0.111786 
Issued_on_Two_Bus_Simul_Util = 0.007237 
issued_two_Eff = 0.064743 
queue_avg = 0.986937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227037 n_act=6807 n_pre=6791 n_ref_event=0 n_req=14867 n_rd=14184 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06614
n_activity=152951 dram_eff=0.1106
bk0: 896a 242385i bk1: 908a 242029i bk2: 888a 243479i bk3: 893a 242652i bk4: 936a 242188i bk5: 952a 241902i bk6: 928a 241558i bk7: 904a 241470i bk8: 836a 241987i bk9: 836a 241169i bk10: 844a 241168i bk11: 848a 241179i bk12: 898a 241363i bk13: 893a 240541i bk14: 864a 242549i bk15: 860a 241793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542140
Row_Buffer_Locality_read = 0.551607
Row_Buffer_Locality_write = 0.345534
Bank_Level_Parallism = 2.155987
Bank_Level_Parallism_Col = 1.825586
Bank_Level_Parallism_Ready = 1.483507
write_to_read_ratio_blp_rw_average = 0.087793
GrpLevelPara = 1.408530 

BW Util details:
bwutil = 0.066141 
total_CMD = 255756 
util_bw = 16916 
Wasted_Col = 57667 
Wasted_Row = 35599 
Idle = 145574 

BW Util Bottlenecks: 
RCDc_limit = 65704 
RCDWRc_limit = 2428 
WTRc_limit = 4964 
RTWc_limit = 10392 
CCDLc_limit = 6505 
rwq = 0 
CCDLc_limit_alone = 5192 
WTRc_limit_alone = 4392 
RTWc_limit_alone = 9651 

Commands details: 
total_CMD = 255756 
n_nop = 227037 
Read = 14184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6807 
n_pre = 6791 
n_ref = 0 
n_req = 14867 
total_req = 16916 

Dual Bus Interface Util: 
issued_total_row = 13598 
issued_total_col = 16916 
Row_Bus_Util =  0.053168 
CoL_Bus_Util = 0.066141 
Either_Row_CoL_Bus_Util = 0.112291 
Issued_on_Two_Bus_Simul_Util = 0.007018 
issued_two_Eff = 0.062502 
queue_avg = 1.147707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226573 n_act=7104 n_pre=7088 n_ref_event=0 n_req=14848 n_rd=14166 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.06606
n_activity=153589 dram_eff=0.11
bk0: 904a 242217i bk1: 896a 242326i bk2: 893a 242756i bk3: 924a 241343i bk4: 944a 240903i bk5: 921a 241878i bk6: 920a 240710i bk7: 912a 241259i bk8: 840a 241304i bk9: 836a 240407i bk10: 841a 241298i bk11: 844a 241827i bk12: 889a 241721i bk13: 885a 240467i bk14: 861a 242413i bk15: 856a 243373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521552
Row_Buffer_Locality_read = 0.536708
Row_Buffer_Locality_write = 0.206745
Bank_Level_Parallism = 2.159702
Bank_Level_Parallism_Col = 1.769577
Bank_Level_Parallism_Ready = 1.369421
write_to_read_ratio_blp_rw_average = 0.092076
GrpLevelPara = 1.420529 

BW Util details:
bwutil = 0.066055 
total_CMD = 255756 
util_bw = 16894 
Wasted_Col = 59040 
Wasted_Row = 35536 
Idle = 144286 

BW Util Bottlenecks: 
RCDc_limit = 67925 
RCDWRc_limit = 3045 
WTRc_limit = 5072 
RTWc_limit = 11997 
CCDLc_limit = 6625 
rwq = 0 
CCDLc_limit_alone = 5253 
WTRc_limit_alone = 4427 
RTWc_limit_alone = 11270 

Commands details: 
total_CMD = 255756 
n_nop = 226573 
Read = 14166 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 7104 
n_pre = 7088 
n_ref = 0 
n_req = 14848 
total_req = 16894 

Dual Bus Interface Util: 
issued_total_row = 14192 
issued_total_col = 16894 
Row_Bus_Util =  0.055490 
CoL_Bus_Util = 0.066055 
Either_Row_CoL_Bus_Util = 0.114105 
Issued_on_Two_Bus_Simul_Util = 0.007441 
issued_two_Eff = 0.065209 
queue_avg = 0.811379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226668 n_act=7059 n_pre=7043 n_ref_event=0 n_req=14780 n_rd=14101 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.06575
n_activity=153550 dram_eff=0.1095
bk0: 904a 243117i bk1: 892a 243154i bk2: 896a 242497i bk3: 908a 243019i bk4: 944a 241910i bk5: 920a 242283i bk6: 912a 241346i bk7: 920a 241167i bk8: 828a 242213i bk9: 832a 241719i bk10: 832a 241726i bk11: 836a 240766i bk12: 877a 241143i bk13: 876a 240788i bk14: 860a 241663i bk15: 864a 242237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522395
Row_Buffer_Locality_read = 0.535990
Row_Buffer_Locality_write = 0.240059
Bank_Level_Parallism = 2.111094
Bank_Level_Parallism_Col = 1.717121
Bank_Level_Parallism_Ready = 1.323244
write_to_read_ratio_blp_rw_average = 0.092029
GrpLevelPara = 1.399700 

BW Util details:
bwutil = 0.065754 
total_CMD = 255756 
util_bw = 16817 
Wasted_Col = 59217 
Wasted_Row = 35817 
Idle = 143905 

BW Util Bottlenecks: 
RCDc_limit = 67893 
RCDWRc_limit = 2945 
WTRc_limit = 5073 
RTWc_limit = 10619 
CCDLc_limit = 6929 
rwq = 0 
CCDLc_limit_alone = 5438 
WTRc_limit_alone = 4284 
RTWc_limit_alone = 9917 

Commands details: 
total_CMD = 255756 
n_nop = 226668 
Read = 14101 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 7059 
n_pre = 7043 
n_ref = 0 
n_req = 14780 
total_req = 16817 

Dual Bus Interface Util: 
issued_total_row = 14102 
issued_total_col = 16817 
Row_Bus_Util =  0.055138 
CoL_Bus_Util = 0.065754 
Either_Row_CoL_Bus_Util = 0.113733 
Issued_on_Two_Bus_Simul_Util = 0.007159 
issued_two_Eff = 0.062947 
queue_avg = 0.746669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227104 n_act=6876 n_pre=6860 n_ref_event=0 n_req=14841 n_rd=14155 n_rd_L2_A=0 n_write=0 n_wr_bk=2741 bw_util=0.06606
n_activity=151544 dram_eff=0.1115
bk0: 904a 242064i bk1: 896a 241777i bk2: 896a 243245i bk3: 909a 242893i bk4: 944a 241838i bk5: 944a 241496i bk6: 917a 240995i bk7: 906a 241364i bk8: 837a 241787i bk9: 842a 241925i bk10: 836a 241401i bk11: 842a 241405i bk12: 892a 240998i bk13: 873a 240104i bk14: 856a 242303i bk15: 861a 242047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536689
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = 0.287172
Bank_Level_Parallism = 2.175824
Bank_Level_Parallism_Col = 1.820759
Bank_Level_Parallism_Ready = 1.455196
write_to_read_ratio_blp_rw_average = 0.090516
GrpLevelPara = 1.412361 

BW Util details:
bwutil = 0.066063 
total_CMD = 255756 
util_bw = 16896 
Wasted_Col = 57910 
Wasted_Row = 35173 
Idle = 145777 

BW Util Bottlenecks: 
RCDc_limit = 65925 
RCDWRc_limit = 2766 
WTRc_limit = 5299 
RTWc_limit = 11033 
CCDLc_limit = 6703 
rwq = 0 
CCDLc_limit_alone = 5361 
WTRc_limit_alone = 4729 
RTWc_limit_alone = 10261 

Commands details: 
total_CMD = 255756 
n_nop = 227104 
Read = 14155 
Write = 0 
L2_Alloc = 0 
L2_WB = 2741 
n_act = 6876 
n_pre = 6860 
n_ref = 0 
n_req = 14841 
total_req = 16896 

Dual Bus Interface Util: 
issued_total_row = 13736 
issued_total_col = 16896 
Row_Bus_Util =  0.053707 
CoL_Bus_Util = 0.066063 
Either_Row_CoL_Bus_Util = 0.112029 
Issued_on_Two_Bus_Simul_Util = 0.007742 
issued_two_Eff = 0.069105 
queue_avg = 1.159965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226888 n_act=6921 n_pre=6905 n_ref_event=0 n_req=14865 n_rd=14182 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.06613
n_activity=153229 dram_eff=0.1104
bk0: 892a 243111i bk1: 897a 242308i bk2: 896a 242198i bk3: 900a 242373i bk4: 945a 241509i bk5: 952a 242643i bk6: 916a 241466i bk7: 916a 241085i bk8: 836a 241781i bk9: 832a 242052i bk10: 852a 241484i bk11: 856a 241387i bk12: 894a 240494i bk13: 886a 241813i bk14: 860a 242934i bk15: 852a 242645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534410
Row_Buffer_Locality_read = 0.548230
Row_Buffer_Locality_write = 0.247438
Bank_Level_Parallism = 2.120570
Bank_Level_Parallism_Col = 1.755351
Bank_Level_Parallism_Ready = 1.394289
write_to_read_ratio_blp_rw_average = 0.091733
GrpLevelPara = 1.402281 

BW Util details:
bwutil = 0.066133 
total_CMD = 255756 
util_bw = 16914 
Wasted_Col = 58471 
Wasted_Row = 35754 
Idle = 144617 

BW Util Bottlenecks: 
RCDc_limit = 66340 
RCDWRc_limit = 2911 
WTRc_limit = 4617 
RTWc_limit = 10774 
CCDLc_limit = 6633 
rwq = 0 
CCDLc_limit_alone = 5358 
WTRc_limit_alone = 4026 
RTWc_limit_alone = 10090 

Commands details: 
total_CMD = 255756 
n_nop = 226888 
Read = 14182 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 6921 
n_pre = 6905 
n_ref = 0 
n_req = 14865 
total_req = 16914 

Dual Bus Interface Util: 
issued_total_row = 13826 
issued_total_col = 16914 
Row_Bus_Util =  0.054059 
CoL_Bus_Util = 0.066133 
Either_Row_CoL_Bus_Util = 0.112873 
Issued_on_Two_Bus_Simul_Util = 0.007319 
issued_two_Eff = 0.064847 
queue_avg = 0.898481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898481
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226756 n_act=7031 n_pre=7015 n_ref_event=0 n_req=14797 n_rd=14123 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.06576
n_activity=153182 dram_eff=0.1098
bk0: 896a 242844i bk1: 888a 242532i bk2: 912a 242076i bk3: 900a 243272i bk4: 944a 242419i bk5: 948a 241857i bk6: 904a 240873i bk7: 904a 241265i bk8: 836a 241980i bk9: 824a 242538i bk10: 844a 241186i bk11: 840a 241845i bk12: 885a 241262i bk13: 885a 241246i bk14: 861a 242772i bk15: 852a 242294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524836
Row_Buffer_Locality_read = 0.540112
Row_Buffer_Locality_write = 0.204748
Bank_Level_Parallism = 2.094461
Bank_Level_Parallism_Col = 1.706235
Bank_Level_Parallism_Ready = 1.317974
write_to_read_ratio_blp_rw_average = 0.088320
GrpLevelPara = 1.396838 

BW Util details:
bwutil = 0.065762 
total_CMD = 255756 
util_bw = 16819 
Wasted_Col = 59167 
Wasted_Row = 36039 
Idle = 143731 

BW Util Bottlenecks: 
RCDc_limit = 67194 
RCDWRc_limit = 2934 
WTRc_limit = 5110 
RTWc_limit = 9475 
CCDLc_limit = 6597 
rwq = 0 
CCDLc_limit_alone = 5412 
WTRc_limit_alone = 4537 
RTWc_limit_alone = 8863 

Commands details: 
total_CMD = 255756 
n_nop = 226756 
Read = 14123 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 7031 
n_pre = 7015 
n_ref = 0 
n_req = 14797 
total_req = 16819 

Dual Bus Interface Util: 
issued_total_row = 14046 
issued_total_col = 16819 
Row_Bus_Util =  0.054920 
CoL_Bus_Util = 0.065762 
Either_Row_CoL_Bus_Util = 0.113389 
Issued_on_Two_Bus_Simul_Util = 0.007292 
issued_two_Eff = 0.064310 
queue_avg = 0.800458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.800458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226902 n_act=6899 n_pre=6883 n_ref_event=0 n_req=14854 n_rd=14161 n_rd_L2_A=0 n_write=0 n_wr_bk=2772 bw_util=0.06621
n_activity=151713 dram_eff=0.1116
bk0: 896a 242175i bk1: 900a 242700i bk2: 908a 242115i bk3: 916a 241708i bk4: 948a 241330i bk5: 948a 241856i bk6: 912a 241447i bk7: 912a 240924i bk8: 828a 242332i bk9: 836a 241753i bk10: 828a 241933i bk11: 844a 240649i bk12: 876a 241740i bk13: 885a 241611i bk14: 864a 242000i bk15: 860a 243118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535546
Row_Buffer_Locality_read = 0.549043
Row_Buffer_Locality_write = 0.259740
Bank_Level_Parallism = 2.161533
Bank_Level_Parallism_Col = 1.796382
Bank_Level_Parallism_Ready = 1.396799
write_to_read_ratio_blp_rw_average = 0.094957
GrpLevelPara = 1.419549 

BW Util details:
bwutil = 0.066208 
total_CMD = 255756 
util_bw = 16933 
Wasted_Col = 57558 
Wasted_Row = 35412 
Idle = 145853 

BW Util Bottlenecks: 
RCDc_limit = 65722 
RCDWRc_limit = 3033 
WTRc_limit = 4970 
RTWc_limit = 11626 
CCDLc_limit = 6732 
rwq = 0 
CCDLc_limit_alone = 5391 
WTRc_limit_alone = 4386 
RTWc_limit_alone = 10869 

Commands details: 
total_CMD = 255756 
n_nop = 226902 
Read = 14161 
Write = 0 
L2_Alloc = 0 
L2_WB = 2772 
n_act = 6899 
n_pre = 6883 
n_ref = 0 
n_req = 14854 
total_req = 16933 

Dual Bus Interface Util: 
issued_total_row = 13782 
issued_total_col = 16933 
Row_Bus_Util =  0.053887 
CoL_Bus_Util = 0.066208 
Either_Row_CoL_Bus_Util = 0.112818 
Issued_on_Two_Bus_Simul_Util = 0.007276 
issued_two_Eff = 0.064497 
queue_avg = 0.944525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.944525
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227002 n_act=6877 n_pre=6861 n_ref_event=0 n_req=14844 n_rd=14159 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.06607
n_activity=151455 dram_eff=0.1116
bk0: 897a 243064i bk1: 892a 242791i bk2: 908a 242135i bk3: 905a 242642i bk4: 944a 242232i bk5: 936a 241282i bk6: 920a 241353i bk7: 921a 240163i bk8: 842a 241360i bk9: 839a 241448i bk10: 835a 241768i bk11: 836a 241457i bk12: 883a 241498i bk13: 881a 241428i bk14: 856a 242373i bk15: 864a 242557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536715
Row_Buffer_Locality_read = 0.550816
Row_Buffer_Locality_write = 0.245255
Bank_Level_Parallism = 2.160242
Bank_Level_Parallism_Col = 1.793086
Bank_Level_Parallism_Ready = 1.414226
write_to_read_ratio_blp_rw_average = 0.095096
GrpLevelPara = 1.411922 

BW Util details:
bwutil = 0.066075 
total_CMD = 255756 
util_bw = 16899 
Wasted_Col = 57792 
Wasted_Row = 35199 
Idle = 145866 

BW Util Bottlenecks: 
RCDc_limit = 65485 
RCDWRc_limit = 2953 
WTRc_limit = 4757 
RTWc_limit = 11673 
CCDLc_limit = 6739 
rwq = 0 
CCDLc_limit_alone = 5451 
WTRc_limit_alone = 4233 
RTWc_limit_alone = 10909 

Commands details: 
total_CMD = 255756 
n_nop = 227002 
Read = 14159 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 6877 
n_pre = 6861 
n_ref = 0 
n_req = 14844 
total_req = 16899 

Dual Bus Interface Util: 
issued_total_row = 13738 
issued_total_col = 16899 
Row_Bus_Util =  0.053715 
CoL_Bus_Util = 0.066075 
Either_Row_CoL_Bus_Util = 0.112427 
Issued_on_Two_Bus_Simul_Util = 0.007362 
issued_two_Eff = 0.065487 
queue_avg = 0.985314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.985314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226997 n_act=6869 n_pre=6853 n_ref_event=0 n_req=14908 n_rd=14217 n_rd_L2_A=0 n_write=0 n_wr_bk=2761 bw_util=0.06638
n_activity=152904 dram_eff=0.111
bk0: 896a 242684i bk1: 908a 242680i bk2: 900a 242147i bk3: 908a 242478i bk4: 944a 242288i bk5: 949a 241524i bk6: 909a 241889i bk7: 916a 240184i bk8: 832a 242135i bk9: 836a 241173i bk10: 848a 240843i bk11: 856a 241095i bk12: 893a 240024i bk13: 893a 241061i bk14: 865a 242206i bk15: 864a 241809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539241
Row_Buffer_Locality_read = 0.550468
Row_Buffer_Locality_write = 0.308249
Bank_Level_Parallism = 2.157466
Bank_Level_Parallism_Col = 1.836269
Bank_Level_Parallism_Ready = 1.492579
write_to_read_ratio_blp_rw_average = 0.086883
GrpLevelPara = 1.409140 

BW Util details:
bwutil = 0.066384 
total_CMD = 255756 
util_bw = 16978 
Wasted_Col = 58263 
Wasted_Row = 36364 
Idle = 144151 

BW Util Bottlenecks: 
RCDc_limit = 65859 
RCDWRc_limit = 2632 
WTRc_limit = 4756 
RTWc_limit = 11529 
CCDLc_limit = 6374 
rwq = 0 
CCDLc_limit_alone = 5067 
WTRc_limit_alone = 4168 
RTWc_limit_alone = 10810 

Commands details: 
total_CMD = 255756 
n_nop = 226997 
Read = 14217 
Write = 0 
L2_Alloc = 0 
L2_WB = 2761 
n_act = 6869 
n_pre = 6853 
n_ref = 0 
n_req = 14908 
total_req = 16978 

Dual Bus Interface Util: 
issued_total_row = 13722 
issued_total_col = 16978 
Row_Bus_Util =  0.053653 
CoL_Bus_Util = 0.066384 
Either_Row_CoL_Bus_Util = 0.112447 
Issued_on_Two_Bus_Simul_Util = 0.007589 
issued_two_Eff = 0.067492 
queue_avg = 1.108181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10818
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226778 n_act=6964 n_pre=6948 n_ref_event=0 n_req=14904 n_rd=14214 n_rd_L2_A=0 n_write=0 n_wr_bk=2760 bw_util=0.06637
n_activity=153509 dram_eff=0.1106
bk0: 889a 242821i bk1: 892a 243495i bk2: 908a 242494i bk3: 925a 241938i bk4: 945a 240923i bk5: 960a 240808i bk6: 908a 240585i bk7: 912a 241506i bk8: 828a 241678i bk9: 828a 240853i bk10: 848a 240595i bk11: 860a 241409i bk12: 898a 241275i bk13: 897a 241086i bk14: 860a 241754i bk15: 856a 242743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532743
Row_Buffer_Locality_read = 0.545730
Row_Buffer_Locality_write = 0.265217
Bank_Level_Parallism = 2.168047
Bank_Level_Parallism_Col = 1.814792
Bank_Level_Parallism_Ready = 1.463474
write_to_read_ratio_blp_rw_average = 0.088106
GrpLevelPara = 1.414778 

BW Util details:
bwutil = 0.066368 
total_CMD = 255756 
util_bw = 16974 
Wasted_Col = 58472 
Wasted_Row = 35731 
Idle = 144579 

BW Util Bottlenecks: 
RCDc_limit = 66646 
RCDWRc_limit = 2859 
WTRc_limit = 4905 
RTWc_limit = 11644 
CCDLc_limit = 6611 
rwq = 0 
CCDLc_limit_alone = 5218 
WTRc_limit_alone = 4265 
RTWc_limit_alone = 10891 

Commands details: 
total_CMD = 255756 
n_nop = 226778 
Read = 14214 
Write = 0 
L2_Alloc = 0 
L2_WB = 2760 
n_act = 6964 
n_pre = 6948 
n_ref = 0 
n_req = 14904 
total_req = 16974 

Dual Bus Interface Util: 
issued_total_row = 13912 
issued_total_col = 16974 
Row_Bus_Util =  0.054396 
CoL_Bus_Util = 0.066368 
Either_Row_CoL_Bus_Util = 0.113303 
Issued_on_Two_Bus_Simul_Util = 0.007460 
issued_two_Eff = 0.065843 
queue_avg = 1.050282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05028
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226672 n_act=7016 n_pre=7000 n_ref_event=0 n_req=14791 n_rd=14112 n_rd_L2_A=0 n_write=0 n_wr_bk=2713 bw_util=0.06579
n_activity=154652 dram_eff=0.1088
bk0: 885a 243001i bk1: 885a 242801i bk2: 904a 242097i bk3: 908a 242497i bk4: 952a 241300i bk5: 936a 241671i bk6: 924a 240649i bk7: 904a 241448i bk8: 832a 242735i bk9: 828a 241922i bk10: 840a 240680i bk11: 844a 240698i bk12: 882a 240291i bk13: 876a 240545i bk14: 856a 241566i bk15: 856a 242390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525657
Row_Buffer_Locality_read = 0.537557
Row_Buffer_Locality_write = 0.278351
Bank_Level_Parallism = 2.150060
Bank_Level_Parallism_Col = 1.797203
Bank_Level_Parallism_Ready = 1.416523
write_to_read_ratio_blp_rw_average = 0.093254
GrpLevelPara = 1.415787 

BW Util details:
bwutil = 0.065785 
total_CMD = 255756 
util_bw = 16825 
Wasted_Col = 58844 
Wasted_Row = 36233 
Idle = 143854 

BW Util Bottlenecks: 
RCDc_limit = 67663 
RCDWRc_limit = 2807 
WTRc_limit = 4293 
RTWc_limit = 12516 
CCDLc_limit = 6664 
rwq = 0 
CCDLc_limit_alone = 5263 
WTRc_limit_alone = 3764 
RTWc_limit_alone = 11644 

Commands details: 
total_CMD = 255756 
n_nop = 226672 
Read = 14112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2713 
n_act = 7016 
n_pre = 7000 
n_ref = 0 
n_req = 14791 
total_req = 16825 

Dual Bus Interface Util: 
issued_total_row = 14016 
issued_total_col = 16825 
Row_Bus_Util =  0.054802 
CoL_Bus_Util = 0.065785 
Either_Row_CoL_Bus_Util = 0.113718 
Issued_on_Two_Bus_Simul_Util = 0.006870 
issued_two_Eff = 0.060411 
queue_avg = 0.918801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.918801
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227031 n_act=6869 n_pre=6853 n_ref_event=0 n_req=14866 n_rd=14176 n_rd_L2_A=0 n_write=0 n_wr_bk=2754 bw_util=0.0662
n_activity=151691 dram_eff=0.1116
bk0: 897a 243379i bk1: 892a 243370i bk2: 908a 242167i bk3: 917a 241974i bk4: 940a 241933i bk5: 945a 241795i bk6: 905a 241169i bk7: 924a 240132i bk8: 837a 241075i bk9: 839a 241267i bk10: 841a 241135i bk11: 849a 240066i bk12: 877a 241393i bk13: 888a 241495i bk14: 861a 242098i bk15: 856a 242799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537939
Row_Buffer_Locality_read = 0.548956
Row_Buffer_Locality_write = 0.311594
Bank_Level_Parallism = 2.186283
Bank_Level_Parallism_Col = 1.835707
Bank_Level_Parallism_Ready = 1.490254
write_to_read_ratio_blp_rw_average = 0.085759
GrpLevelPara = 1.416276 

BW Util details:
bwutil = 0.066196 
total_CMD = 255756 
util_bw = 16930 
Wasted_Col = 57427 
Wasted_Row = 35288 
Idle = 146111 

BW Util Bottlenecks: 
RCDc_limit = 65725 
RCDWRc_limit = 2576 
WTRc_limit = 4969 
RTWc_limit = 10406 
CCDLc_limit = 6580 
rwq = 0 
CCDLc_limit_alone = 5277 
WTRc_limit_alone = 4336 
RTWc_limit_alone = 9736 

Commands details: 
total_CMD = 255756 
n_nop = 227031 
Read = 14176 
Write = 0 
L2_Alloc = 0 
L2_WB = 2754 
n_act = 6869 
n_pre = 6853 
n_ref = 0 
n_req = 14866 
total_req = 16930 

Dual Bus Interface Util: 
issued_total_row = 13722 
issued_total_col = 16930 
Row_Bus_Util =  0.053653 
CoL_Bus_Util = 0.066196 
Either_Row_CoL_Bus_Util = 0.112314 
Issued_on_Two_Bus_Simul_Util = 0.007535 
issued_two_Eff = 0.067084 
queue_avg = 1.116377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11638
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226848 n_act=6953 n_pre=6937 n_ref_event=0 n_req=14888 n_rd=14202 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.06626
n_activity=152763 dram_eff=0.1109
bk0: 900a 242838i bk1: 896a 242745i bk2: 896a 242798i bk3: 916a 242341i bk4: 944a 240999i bk5: 940a 241376i bk6: 912a 241984i bk7: 916a 241130i bk8: 840a 242041i bk9: 840a 241383i bk10: 848a 241635i bk11: 852a 241541i bk12: 893a 240645i bk13: 897a 241066i bk14: 856a 243050i bk15: 856a 242359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532980
Row_Buffer_Locality_read = 0.546402
Row_Buffer_Locality_write = 0.255102
Bank_Level_Parallism = 2.141304
Bank_Level_Parallism_Col = 1.763689
Bank_Level_Parallism_Ready = 1.386876
write_to_read_ratio_blp_rw_average = 0.085743
GrpLevelPara = 1.408010 

BW Util details:
bwutil = 0.066258 
total_CMD = 255756 
util_bw = 16946 
Wasted_Col = 58199 
Wasted_Row = 35560 
Idle = 145051 

BW Util Bottlenecks: 
RCDc_limit = 66425 
RCDWRc_limit = 2706 
WTRc_limit = 4996 
RTWc_limit = 10108 
CCDLc_limit = 6308 
rwq = 0 
CCDLc_limit_alone = 5161 
WTRc_limit_alone = 4458 
RTWc_limit_alone = 9499 

Commands details: 
total_CMD = 255756 
n_nop = 226848 
Read = 14202 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 6953 
n_pre = 6937 
n_ref = 0 
n_req = 14888 
total_req = 16946 

Dual Bus Interface Util: 
issued_total_row = 13890 
issued_total_col = 16946 
Row_Bus_Util =  0.054310 
CoL_Bus_Util = 0.066258 
Either_Row_CoL_Bus_Util = 0.113030 
Issued_on_Two_Bus_Simul_Util = 0.007538 
issued_two_Eff = 0.066694 
queue_avg = 0.870979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870979
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226611 n_act=7075 n_pre=7059 n_ref_event=0 n_req=14903 n_rd=14214 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06635
n_activity=152802 dram_eff=0.1111
bk0: 900a 242780i bk1: 896a 242211i bk2: 908a 241725i bk3: 918a 242382i bk4: 945a 241219i bk5: 952a 242128i bk6: 904a 241278i bk7: 912a 241437i bk8: 840a 240670i bk9: 833a 241384i bk10: 852a 241563i bk11: 852a 240841i bk12: 895a 240642i bk13: 897a 240600i bk14: 857a 241554i bk15: 853a 241572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525263
Row_Buffer_Locality_read = 0.539116
Row_Buffer_Locality_write = 0.239478
Bank_Level_Parallism = 2.182484
Bank_Level_Parallism_Col = 1.805547
Bank_Level_Parallism_Ready = 1.380966
write_to_read_ratio_blp_rw_average = 0.091112
GrpLevelPara = 1.429693 

BW Util details:
bwutil = 0.066352 
total_CMD = 255756 
util_bw = 16970 
Wasted_Col = 58665 
Wasted_Row = 35712 
Idle = 144409 

BW Util Bottlenecks: 
RCDc_limit = 67505 
RCDWRc_limit = 2986 
WTRc_limit = 5156 
RTWc_limit = 12342 
CCDLc_limit = 6783 
rwq = 0 
CCDLc_limit_alone = 5402 
WTRc_limit_alone = 4533 
RTWc_limit_alone = 11584 

Commands details: 
total_CMD = 255756 
n_nop = 226611 
Read = 14214 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 7075 
n_pre = 7059 
n_ref = 0 
n_req = 14903 
total_req = 16970 

Dual Bus Interface Util: 
issued_total_row = 14134 
issued_total_col = 16970 
Row_Bus_Util =  0.055264 
CoL_Bus_Util = 0.066352 
Either_Row_CoL_Bus_Util = 0.113956 
Issued_on_Two_Bus_Simul_Util = 0.007660 
issued_two_Eff = 0.067216 
queue_avg = 0.925945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.925945
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226689 n_act=7015 n_pre=6999 n_ref_event=0 n_req=14835 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.06603
n_activity=154446 dram_eff=0.1093
bk0: 888a 242819i bk1: 900a 242992i bk2: 924a 242436i bk3: 912a 242919i bk4: 944a 241829i bk5: 940a 242667i bk6: 912a 241678i bk7: 908a 240700i bk8: 832a 241583i bk9: 828a 241022i bk10: 844a 241685i bk11: 844a 240706i bk12: 885a 240151i bk13: 881a 240857i bk14: 861a 242228i bk15: 848a 241761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527132
Row_Buffer_Locality_read = 0.539820
Row_Buffer_Locality_write = 0.264620
Bank_Level_Parallism = 2.122519
Bank_Level_Parallism_Col = 1.764664
Bank_Level_Parallism_Ready = 1.408006
write_to_read_ratio_blp_rw_average = 0.085300
GrpLevelPara = 1.410356 

BW Util details:
bwutil = 0.066028 
total_CMD = 255756 
util_bw = 16887 
Wasted_Col = 58947 
Wasted_Row = 36720 
Idle = 143202 

BW Util Bottlenecks: 
RCDc_limit = 67355 
RCDWRc_limit = 2756 
WTRc_limit = 5327 
RTWc_limit = 10559 
CCDLc_limit = 6491 
rwq = 0 
CCDLc_limit_alone = 5162 
WTRc_limit_alone = 4638 
RTWc_limit_alone = 9919 

Commands details: 
total_CMD = 255756 
n_nop = 226689 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 7015 
n_pre = 6999 
n_ref = 0 
n_req = 14835 
total_req = 16887 

Dual Bus Interface Util: 
issued_total_row = 14014 
issued_total_col = 16887 
Row_Bus_Util =  0.054794 
CoL_Bus_Util = 0.066028 
Either_Row_CoL_Bus_Util = 0.113651 
Issued_on_Two_Bus_Simul_Util = 0.007171 
issued_two_Eff = 0.063096 
queue_avg = 0.872230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.87223
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227041 n_act=6908 n_pre=6892 n_ref_event=0 n_req=14810 n_rd=14132 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06586
n_activity=150923 dram_eff=0.1116
bk0: 896a 242699i bk1: 900a 241776i bk2: 892a 243027i bk3: 912a 242790i bk4: 949a 241516i bk5: 944a 240571i bk6: 908a 241823i bk7: 903a 241845i bk8: 841a 240874i bk9: 838a 241520i bk10: 840a 241552i bk11: 844a 240757i bk12: 880a 240681i bk13: 881a 240474i bk14: 848a 243204i bk15: 856a 242254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533558
Row_Buffer_Locality_read = 0.546632
Row_Buffer_Locality_write = 0.261062
Bank_Level_Parallism = 2.198227
Bank_Level_Parallism_Col = 1.824936
Bank_Level_Parallism_Ready = 1.469960
write_to_read_ratio_blp_rw_average = 0.093120
GrpLevelPara = 1.429931 

BW Util details:
bwutil = 0.065860 
total_CMD = 255756 
util_bw = 16844 
Wasted_Col = 57522 
Wasted_Row = 34605 
Idle = 146785 

BW Util Bottlenecks: 
RCDc_limit = 65899 
RCDWRc_limit = 2895 
WTRc_limit = 4849 
RTWc_limit = 12323 
CCDLc_limit = 6620 
rwq = 0 
CCDLc_limit_alone = 5278 
WTRc_limit_alone = 4270 
RTWc_limit_alone = 11560 

Commands details: 
total_CMD = 255756 
n_nop = 227041 
Read = 14132 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6908 
n_pre = 6892 
n_ref = 0 
n_req = 14810 
total_req = 16844 

Dual Bus Interface Util: 
issued_total_row = 13800 
issued_total_col = 16844 
Row_Bus_Util =  0.053958 
CoL_Bus_Util = 0.065860 
Either_Row_CoL_Bus_Util = 0.112275 
Issued_on_Two_Bus_Simul_Util = 0.007542 
issued_two_Eff = 0.067177 
queue_avg = 0.954601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954601
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226839 n_act=6959 n_pre=6943 n_ref_event=0 n_req=14827 n_rd=14149 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.06593
n_activity=153438 dram_eff=0.1099
bk0: 901a 241858i bk1: 905a 242100i bk2: 908a 242431i bk3: 900a 242821i bk4: 928a 242199i bk5: 940a 241288i bk6: 912a 241759i bk7: 899a 242259i bk8: 832a 241458i bk9: 828a 241204i bk10: 844a 241780i bk11: 852a 241274i bk12: 892a 240845i bk13: 898a 241031i bk14: 862a 242325i bk15: 848a 242644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530654
Row_Buffer_Locality_read = 0.543219
Row_Buffer_Locality_write = 0.268437
Bank_Level_Parallism = 2.136402
Bank_Level_Parallism_Col = 1.771630
Bank_Level_Parallism_Ready = 1.381887
write_to_read_ratio_blp_rw_average = 0.090832
GrpLevelPara = 1.403654 

BW Util details:
bwutil = 0.065926 
total_CMD = 255756 
util_bw = 16861 
Wasted_Col = 58782 
Wasted_Row = 35594 
Idle = 144519 

BW Util Bottlenecks: 
RCDc_limit = 66745 
RCDWRc_limit = 2857 
WTRc_limit = 5072 
RTWc_limit = 11443 
CCDLc_limit = 6727 
rwq = 0 
CCDLc_limit_alone = 5508 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 10798 

Commands details: 
total_CMD = 255756 
n_nop = 226839 
Read = 14149 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 6959 
n_pre = 6943 
n_ref = 0 
n_req = 14827 
total_req = 16861 

Dual Bus Interface Util: 
issued_total_row = 13902 
issued_total_col = 16861 
Row_Bus_Util =  0.054356 
CoL_Bus_Util = 0.065926 
Either_Row_CoL_Bus_Util = 0.113065 
Issued_on_Two_Bus_Simul_Util = 0.007218 
issued_two_Eff = 0.063838 
queue_avg = 0.916416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.916416
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226750 n_act=7014 n_pre=6998 n_ref_event=0 n_req=14833 n_rd=14153 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.06597
n_activity=152447 dram_eff=0.1107
bk0: 900a 242602i bk1: 888a 242667i bk2: 904a 243462i bk3: 904a 242373i bk4: 952a 240189i bk5: 932a 241524i bk6: 916a 241805i bk7: 904a 240324i bk8: 836a 241873i bk9: 828a 242230i bk10: 848a 241099i bk11: 852a 241815i bk12: 894a 240676i bk13: 886a 241238i bk14: 865a 241221i bk15: 844a 242730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527135
Row_Buffer_Locality_read = 0.541864
Row_Buffer_Locality_write = 0.220588
Bank_Level_Parallism = 2.154878
Bank_Level_Parallism_Col = 1.782221
Bank_Level_Parallism_Ready = 1.389142
write_to_read_ratio_blp_rw_average = 0.092986
GrpLevelPara = 1.417160 

BW Util details:
bwutil = 0.065973 
total_CMD = 255756 
util_bw = 16873 
Wasted_Col = 58229 
Wasted_Row = 35856 
Idle = 144798 

BW Util Bottlenecks: 
RCDc_limit = 66878 
RCDWRc_limit = 3005 
WTRc_limit = 4401 
RTWc_limit = 12225 
CCDLc_limit = 6559 
rwq = 0 
CCDLc_limit_alone = 5176 
WTRc_limit_alone = 3871 
RTWc_limit_alone = 11372 

Commands details: 
total_CMD = 255756 
n_nop = 226750 
Read = 14153 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 7014 
n_pre = 6998 
n_ref = 0 
n_req = 14833 
total_req = 16873 

Dual Bus Interface Util: 
issued_total_row = 14012 
issued_total_col = 16873 
Row_Bus_Util =  0.054787 
CoL_Bus_Util = 0.065973 
Either_Row_CoL_Bus_Util = 0.113413 
Issued_on_Two_Bus_Simul_Util = 0.007347 
issued_two_Eff = 0.064780 
queue_avg = 0.789444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789444
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227088 n_act=6853 n_pre=6837 n_ref_event=0 n_req=14816 n_rd=14127 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.06601
n_activity=151849 dram_eff=0.1112
bk0: 896a 242705i bk1: 892a 242376i bk2: 904a 242861i bk3: 920a 242583i bk4: 944a 241482i bk5: 948a 241244i bk6: 920a 241396i bk7: 892a 241916i bk8: 833a 241710i bk9: 832a 241134i bk10: 844a 242186i bk11: 836a 242145i bk12: 868a 240168i bk13: 886a 241274i bk14: 860a 242016i bk15: 852a 242627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537459
Row_Buffer_Locality_read = 0.550152
Row_Buffer_Locality_write = 0.277213
Bank_Level_Parallism = 2.151306
Bank_Level_Parallism_Col = 1.791161
Bank_Level_Parallism_Ready = 1.412545
write_to_read_ratio_blp_rw_average = 0.091800
GrpLevelPara = 1.410113 

BW Util details:
bwutil = 0.066012 
total_CMD = 255756 
util_bw = 16883 
Wasted_Col = 57900 
Wasted_Row = 35424 
Idle = 145549 

BW Util Bottlenecks: 
RCDc_limit = 65550 
RCDWRc_limit = 2847 
WTRc_limit = 4883 
RTWc_limit = 11441 
CCDLc_limit = 6571 
rwq = 0 
CCDLc_limit_alone = 5368 
WTRc_limit_alone = 4359 
RTWc_limit_alone = 10762 

Commands details: 
total_CMD = 255756 
n_nop = 227088 
Read = 14127 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 6853 
n_pre = 6837 
n_ref = 0 
n_req = 14816 
total_req = 16883 

Dual Bus Interface Util: 
issued_total_row = 13690 
issued_total_col = 16883 
Row_Bus_Util =  0.053528 
CoL_Bus_Util = 0.066012 
Either_Row_CoL_Bus_Util = 0.112091 
Issued_on_Two_Bus_Simul_Util = 0.007449 
issued_two_Eff = 0.066450 
queue_avg = 0.917777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.917777
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227012 n_act=6871 n_pre=6855 n_ref_event=0 n_req=14874 n_rd=14183 n_rd_L2_A=0 n_write=0 n_wr_bk=2764 bw_util=0.06626
n_activity=151131 dram_eff=0.1121
bk0: 889a 242638i bk1: 892a 242614i bk2: 904a 242332i bk3: 900a 242433i bk4: 952a 241103i bk5: 956a 241604i bk6: 920a 241660i bk7: 908a 240314i bk8: 839a 241561i bk9: 843a 241385i bk10: 854a 241180i bk11: 845a 241106i bk12: 877a 241432i bk13: 888a 240202i bk14: 864a 241774i bk15: 852a 241924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538053
Row_Buffer_Locality_read = 0.549390
Row_Buffer_Locality_write = 0.305355
Bank_Level_Parallism = 2.210811
Bank_Level_Parallism_Col = 1.878925
Bank_Level_Parallism_Ready = 1.546114
write_to_read_ratio_blp_rw_average = 0.088435
GrpLevelPara = 1.427316 

BW Util details:
bwutil = 0.066262 
total_CMD = 255756 
util_bw = 16947 
Wasted_Col = 57188 
Wasted_Row = 35195 
Idle = 146426 

BW Util Bottlenecks: 
RCDc_limit = 65791 
RCDWRc_limit = 2596 
WTRc_limit = 4428 
RTWc_limit = 11917 
CCDLc_limit = 6508 
rwq = 0 
CCDLc_limit_alone = 5213 
WTRc_limit_alone = 3931 
RTWc_limit_alone = 11119 

Commands details: 
total_CMD = 255756 
n_nop = 227012 
Read = 14183 
Write = 0 
L2_Alloc = 0 
L2_WB = 2764 
n_act = 6871 
n_pre = 6855 
n_ref = 0 
n_req = 14874 
total_req = 16947 

Dual Bus Interface Util: 
issued_total_row = 13726 
issued_total_col = 16947 
Row_Bus_Util =  0.053668 
CoL_Bus_Util = 0.066262 
Either_Row_CoL_Bus_Util = 0.112388 
Issued_on_Two_Bus_Simul_Util = 0.007542 
issued_two_Eff = 0.067110 
queue_avg = 1.218697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2187
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=227089 n_act=6835 n_pre=6819 n_ref_event=0 n_req=14852 n_rd=14171 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.06606
n_activity=153057 dram_eff=0.1104
bk0: 888a 242176i bk1: 896a 242159i bk2: 912a 242878i bk3: 908a 242375i bk4: 932a 241756i bk5: 948a 241796i bk6: 920a 242304i bk7: 900a 241962i bk8: 833a 241484i bk9: 832a 241338i bk10: 864a 240850i bk11: 852a 241201i bk12: 888a 241445i bk13: 893a 241348i bk14: 861a 241152i bk15: 844a 242147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539793
Row_Buffer_Locality_read = 0.551267
Row_Buffer_Locality_write = 0.301028
Bank_Level_Parallism = 2.161102
Bank_Level_Parallism_Col = 1.836248
Bank_Level_Parallism_Ready = 1.477952
write_to_read_ratio_blp_rw_average = 0.087089
GrpLevelPara = 1.412539 

BW Util details:
bwutil = 0.066059 
total_CMD = 255756 
util_bw = 16895 
Wasted_Col = 57603 
Wasted_Row = 35898 
Idle = 145360 

BW Util Bottlenecks: 
RCDc_limit = 65499 
RCDWRc_limit = 2543 
WTRc_limit = 4942 
RTWc_limit = 10804 
CCDLc_limit = 6566 
rwq = 0 
CCDLc_limit_alone = 5212 
WTRc_limit_alone = 4306 
RTWc_limit_alone = 10086 

Commands details: 
total_CMD = 255756 
n_nop = 227089 
Read = 14171 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 6835 
n_pre = 6819 
n_ref = 0 
n_req = 14852 
total_req = 16895 

Dual Bus Interface Util: 
issued_total_row = 13654 
issued_total_col = 16895 
Row_Bus_Util =  0.053387 
CoL_Bus_Util = 0.066059 
Either_Row_CoL_Bus_Util = 0.112087 
Issued_on_Two_Bus_Simul_Util = 0.007359 
issued_two_Eff = 0.065650 
queue_avg = 1.120744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12074
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226947 n_act=6905 n_pre=6889 n_ref_event=0 n_req=14828 n_rd=14151 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.06592
n_activity=151818 dram_eff=0.111
bk0: 900a 242117i bk1: 892a 241898i bk2: 912a 242480i bk3: 901a 242885i bk4: 940a 242679i bk5: 940a 242013i bk6: 908a 241705i bk7: 900a 241956i bk8: 836a 241780i bk9: 836a 241521i bk10: 852a 241734i bk11: 860a 242081i bk12: 897a 241393i bk13: 881a 241723i bk14: 856a 241921i bk15: 840a 242503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534327
Row_Buffer_Locality_read = 0.548583
Row_Buffer_Locality_write = 0.236337
Bank_Level_Parallism = 2.140074
Bank_Level_Parallism_Col = 1.764107
Bank_Level_Parallism_Ready = 1.388932
write_to_read_ratio_blp_rw_average = 0.088137
GrpLevelPara = 1.405542 

BW Util details:
bwutil = 0.065918 
total_CMD = 255756 
util_bw = 16859 
Wasted_Col = 57303 
Wasted_Row = 35430 
Idle = 146164 

BW Util Bottlenecks: 
RCDc_limit = 65837 
RCDWRc_limit = 2975 
WTRc_limit = 4841 
RTWc_limit = 10204 
CCDLc_limit = 6686 
rwq = 0 
CCDLc_limit_alone = 5437 
WTRc_limit_alone = 4214 
RTWc_limit_alone = 9582 

Commands details: 
total_CMD = 255756 
n_nop = 226947 
Read = 14151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 6905 
n_pre = 6889 
n_ref = 0 
n_req = 14828 
total_req = 16859 

Dual Bus Interface Util: 
issued_total_row = 13794 
issued_total_col = 16859 
Row_Bus_Util =  0.053934 
CoL_Bus_Util = 0.065918 
Either_Row_CoL_Bus_Util = 0.112643 
Issued_on_Two_Bus_Simul_Util = 0.007210 
issued_two_Eff = 0.064008 
queue_avg = 0.855401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.855401
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=255756 n_nop=226907 n_act=6958 n_pre=6942 n_ref_event=0 n_req=14749 n_rd=14074 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.06559
n_activity=152984 dram_eff=0.1096
bk0: 900a 242570i bk1: 893a 242409i bk2: 908a 242386i bk3: 900a 242298i bk4: 932a 242203i bk5: 944a 242024i bk6: 912a 241825i bk7: 900a 241846i bk8: 832a 241333i bk9: 832a 241815i bk10: 852a 241835i bk11: 828a 242151i bk12: 873a 241380i bk13: 856a 241375i bk14: 860a 243407i bk15: 852a 241702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528239
Row_Buffer_Locality_read = 0.543342
Row_Buffer_Locality_write = 0.213333
Bank_Level_Parallism = 2.110380
Bank_Level_Parallism_Col = 1.725712
Bank_Level_Parallism_Ready = 1.338798
write_to_read_ratio_blp_rw_average = 0.093200
GrpLevelPara = 1.403183 

BW Util details:
bwutil = 0.065586 
total_CMD = 255756 
util_bw = 16774 
Wasted_Col = 58621 
Wasted_Row = 35621 
Idle = 144740 

BW Util Bottlenecks: 
RCDc_limit = 66735 
RCDWRc_limit = 3100 
WTRc_limit = 5241 
RTWc_limit = 10886 
CCDLc_limit = 6557 
rwq = 0 
CCDLc_limit_alone = 5280 
WTRc_limit_alone = 4642 
RTWc_limit_alone = 10208 

Commands details: 
total_CMD = 255756 
n_nop = 226907 
Read = 14074 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 6958 
n_pre = 6942 
n_ref = 0 
n_req = 14749 
total_req = 16774 

Dual Bus Interface Util: 
issued_total_row = 13900 
issued_total_col = 16774 
Row_Bus_Util =  0.054349 
CoL_Bus_Util = 0.065586 
Either_Row_CoL_Bus_Util = 0.112799 
Issued_on_Two_Bus_Simul_Util = 0.007136 
issued_two_Eff = 0.063260 
queue_avg = 0.704324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.704324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46074, Miss = 9092, Miss_rate = 0.197, Pending_hits = 56, Reservation_fails = 383
L2_cache_bank[1]: Access = 44494, Miss = 9073, Miss_rate = 0.204, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[2]: Access = 46638, Miss = 9086, Miss_rate = 0.195, Pending_hits = 48, Reservation_fails = 136
L2_cache_bank[3]: Access = 44476, Miss = 9102, Miss_rate = 0.205, Pending_hits = 41, Reservation_fails = 152
L2_cache_bank[4]: Access = 45165, Miss = 9092, Miss_rate = 0.201, Pending_hits = 44, Reservation_fails = 149
L2_cache_bank[5]: Access = 47141, Miss = 9074, Miss_rate = 0.192, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[6]: Access = 47169, Miss = 9073, Miss_rate = 0.192, Pending_hits = 59, Reservation_fails = 379
L2_cache_bank[7]: Access = 44546, Miss = 9084, Miss_rate = 0.204, Pending_hits = 31, Reservation_fails = 356
L2_cache_bank[8]: Access = 46035, Miss = 9078, Miss_rate = 0.197, Pending_hits = 54, Reservation_fails = 238
L2_cache_bank[9]: Access = 44335, Miss = 9101, Miss_rate = 0.205, Pending_hits = 41, Reservation_fails = 593
L2_cache_bank[10]: Access = 45429, Miss = 9087, Miss_rate = 0.200, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[11]: Access = 44641, Miss = 9087, Miss_rate = 0.204, Pending_hits = 39, Reservation_fails = 918
L2_cache_bank[12]: Access = 47084, Miss = 9062, Miss_rate = 0.192, Pending_hits = 32, Reservation_fails = 222
L2_cache_bank[13]: Access = 44688, Miss = 9041, Miss_rate = 0.202, Pending_hits = 35, Reservation_fails = 202
L2_cache_bank[14]: Access = 50123, Miss = 9084, Miss_rate = 0.181, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 43581, Miss = 9157, Miss_rate = 0.210, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[16]: Access = 46307, Miss = 9097, Miss_rate = 0.196, Pending_hits = 53, Reservation_fails = 786
L2_cache_bank[17]: Access = 46924, Miss = 9126, Miss_rate = 0.194, Pending_hits = 35, Reservation_fails = 306
L2_cache_bank[18]: Access = 45947, Miss = 9103, Miss_rate = 0.198, Pending_hits = 40, Reservation_fails = 833
L2_cache_bank[19]: Access = 49335, Miss = 9162, Miss_rate = 0.186, Pending_hits = 46, Reservation_fails = 190
L2_cache_bank[20]: Access = 43741, Miss = 9084, Miss_rate = 0.208, Pending_hits = 37, Reservation_fails = 208
L2_cache_bank[21]: Access = 48001, Miss = 9154, Miss_rate = 0.191, Pending_hits = 59, Reservation_fails = 1395
L2_cache_bank[22]: Access = 45471, Miss = 9095, Miss_rate = 0.200, Pending_hits = 38, Reservation_fails = 152
L2_cache_bank[23]: Access = 44166, Miss = 9081, Miss_rate = 0.206, Pending_hits = 45, Reservation_fails = 129
L2_cache_bank[24]: Access = 45321, Miss = 9062, Miss_rate = 0.200, Pending_hits = 37, Reservation_fails = 512
L2_cache_bank[25]: Access = 44705, Miss = 9126, Miss_rate = 0.204, Pending_hits = 55, Reservation_fails = 970
L2_cache_bank[26]: Access = 45227, Miss = 9097, Miss_rate = 0.201, Pending_hits = 40, Reservation_fails = 152
L2_cache_bank[27]: Access = 46734, Miss = 9101, Miss_rate = 0.195, Pending_hits = 46, Reservation_fails = 118
L2_cache_bank[28]: Access = 44975, Miss = 9101, Miss_rate = 0.202, Pending_hits = 35, Reservation_fails = 339
L2_cache_bank[29]: Access = 46298, Miss = 9117, Miss_rate = 0.197, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[30]: Access = 43957, Miss = 9098, Miss_rate = 0.207, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[31]: Access = 45150, Miss = 9089, Miss_rate = 0.201, Pending_hits = 44, Reservation_fails = 159
L2_cache_bank[32]: Access = 44731, Miss = 9038, Miss_rate = 0.202, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[33]: Access = 46073, Miss = 9094, Miss_rate = 0.197, Pending_hits = 27, Reservation_fails = 165
L2_cache_bank[34]: Access = 44580, Miss = 9071, Miss_rate = 0.203, Pending_hits = 47, Reservation_fails = 1230
L2_cache_bank[35]: Access = 45185, Miss = 9082, Miss_rate = 0.201, Pending_hits = 40, Reservation_fails = 911
L2_cache_bank[36]: Access = 44655, Miss = 9099, Miss_rate = 0.204, Pending_hits = 52, Reservation_fails = 149
L2_cache_bank[37]: Access = 44330, Miss = 9010, Miss_rate = 0.203, Pending_hits = 40, Reservation_fails = 270
L2_cache_bank[38]: Access = 45044, Miss = 9093, Miss_rate = 0.202, Pending_hits = 30, Reservation_fails = 152
L2_cache_bank[39]: Access = 46072, Miss = 9110, Miss_rate = 0.198, Pending_hits = 41, Reservation_fails = 346
L2_cache_bank[40]: Access = 47533, Miss = 9127, Miss_rate = 0.192, Pending_hits = 35, Reservation_fails = 148
L2_cache_bank[41]: Access = 45638, Miss = 9120, Miss_rate = 0.200, Pending_hits = 31, Reservation_fails = 154
L2_cache_bank[42]: Access = 44570, Miss = 9106, Miss_rate = 0.204, Pending_hits = 26, Reservation_fails = 90
L2_cache_bank[43]: Access = 45636, Miss = 9121, Miss_rate = 0.200, Pending_hits = 42, Reservation_fails = 388
L2_cache_bank[44]: Access = 44835, Miss = 9105, Miss_rate = 0.203, Pending_hits = 43, Reservation_fails = 609
L2_cache_bank[45]: Access = 46621, Miss = 9062, Miss_rate = 0.194, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[46]: Access = 44794, Miss = 9081, Miss_rate = 0.203, Pending_hits = 42, Reservation_fails = 226
L2_cache_bank[47]: Access = 44505, Miss = 9037, Miss_rate = 0.203, Pending_hits = 29, Reservation_fails = 0
L2_total_cache_accesses = 2188680
L2_total_cache_misses = 436422
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 1896
L2_total_cache_reservation_fails = 14815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1694534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248354
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72465
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2036104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13933
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2188680
icnt_total_pkts_simt_to_mem=2186440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.19475
	minimum = 5
	maximum = 79
Network latency average = 5.15732
	minimum = 5
	maximum = 79
Slowest packet = 4150459
Flit latency average = 5.15732
	minimum = 5
	maximum = 79
Slowest flit = 4150459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.266485
	minimum = 0.242956 (at node 50)
	maximum = 0.310791 (at node 3)
Accepted packet rate average = 0.266485
	minimum = 0.242956 (at node 50)
	maximum = 0.311417 (at node 3)
Injected flit rate average = 0.266485
	minimum = 0.242956 (at node 50)
	maximum = 0.310791 (at node 3)
Accepted flit rate average= 0.266485
	minimum = 0.242956 (at node 50)
	maximum = 0.311417 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.26325 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.6667 (3 samples)
Network latency average = 5.17233 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.6667 (3 samples)
Flit latency average = 5.17233 (3 samples)
	minimum = 5 (3 samples)
	maximum = 81.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.21271 (3 samples)
	minimum = 0.191857 (3 samples)
	maximum = 0.249094 (3 samples)
Accepted packet rate average = 0.21271 (3 samples)
	minimum = 0.191857 (3 samples)
	maximum = 0.249991 (3 samples)
Injected flit rate average = 0.21271 (3 samples)
	minimum = 0.191857 (3 samples)
	maximum = 0.249094 (3 samples)
Accepted flit rate average = 0.21271 (3 samples)
	minimum = 0.191857 (3 samples)
	maximum = 0.249991 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 50 min, 32 sec (13832 sec)
gpgpu_simulation_rate = 2704 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 344526
gpu_sim_insn = 24252248
gpu_ipc =      70.3931
gpu_tot_sim_cycle = 705594
gpu_tot_sim_insn = 61667384
gpu_tot_ipc =      87.3978
gpu_tot_issued_cta = 4676
gpu_occupancy = 76.8496% 
gpu_tot_occupancy = 76.9734% 
max_total_param_size = 0
gpu_stall_dramfull = 7426
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8014
partiton_level_parallism_total  =       5.9314
partiton_level_parallism_util =       7.4316
partiton_level_parallism_util_total  =       7.5702
L2_BW  =     222.7725 GB/Sec
L2_BW_total  =     227.8878 GB/Sec
gpu_total_sim_rate=2308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2579126
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 124477, Miss = 19961, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127315, Miss = 20170, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 126519, Miss = 20377, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 124271, Miss = 19341, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136017, Miss = 20207, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 126156, Miss = 19661, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 124774, Miss = 19587, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 134908, Miss = 20416, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 124796, Miss = 19925, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 124707, Miss = 19571, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 125190, Miss = 20628, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 125640, Miss = 19635, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 135297, Miss = 20789, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 125811, Miss = 20035, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 126609, Miss = 19902, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 125285, Miss = 19665, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 126680, Miss = 20021, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 123467, Miss = 19464, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 125296, Miss = 20328, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 126428, Miss = 20210, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 127066, Miss = 20365, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 125461, Miss = 20235, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 127273, Miss = 20586, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 126154, Miss = 20240, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 126042, Miss = 20317, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 125444, Miss = 20122, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 124812, Miss = 19889, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 125063, Miss = 20376, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 127549, Miss = 19950, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 124975, Miss = 19679, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 127353, Miss = 19816, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 125856, Miss = 19777, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 121793, Miss = 19037, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 127662, Miss = 20187, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 125965, Miss = 19954, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 124498, Miss = 19672, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 130503, Miss = 19651, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 125113, Miss = 19562, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 125307, Miss = 19441, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 137450, Miss = 20397, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5070982
	L1D_total_cache_misses = 799146
	L1D_total_cache_miss_rate = 0.1576
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 168336
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4234452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335442
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 163216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558459
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4921446
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 168336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2579126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
909, 1217, 1301, 1777, 1497, 937, 993, 1833, 842, 898, 1038, 1290, 1570, 1010, 1346, 1626, 1194, 1472, 1278, 1222, 1474, 1306, 1278, 1474, 1396, 892, 1032, 752, 1032, 780, 1060, 836, 929, 957, 957, 1041, 920, 817, 903, 985, 685, 769, 769, 685, 713, 1021, 685, 797, 698, 810, 670, 642, 670, 614, 726, 726, 482, 435, 489, 659, 538, 461, 601, 517, 
gpgpu_n_tot_thrd_icount = 158148608
gpgpu_n_tot_w_icount = 4942144
gpgpu_n_stall_shd_mem = 161725390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4034826
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13227445
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5386752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153416846	W0_Idle:5986798	W0_Scoreboard:8592112	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47518	W28:36190	W29:31610	W30:24608	W31:13008	W32:1081180
single_issue_nums: WS0:1230328	WS1:1236952	WS2:1231486	WS3:1243378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5441696 {8:680212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27208480 {40:680212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:287432 	164780 	9625 	13890 	103943 	68842 	32735 	21072 	9441 	1223 	81 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3497820 	670310 	15745 	643 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2344639 	1729918 	105627 	3539 	603 	478 	316 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3848448 	327670 	7534 	858 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1379 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        19        20        18        21        31        22        20        30 
dram[1]:        64        64        64        64        64        64        33        37        19        27        16        24        31        17        29        39 
dram[2]:        64        64        64        64        58        57        22        25        15        12        15        26        40        40        21        39 
dram[3]:        64        64        64        64        64        58        25        20        15        20        22        17        17        19        17        20 
dram[4]:        64        64        64        64        64        64        38        32        29        19        16        16        26        36        36        30 
dram[5]:        64        64        64        64        64        61        32        28        17        21        23        19        14        23        25        29 
dram[6]:        64        64        64        64        51        53        28        28        20        24        19        15        32        29        32        25 
dram[7]:        64        64        64        64        64        60        23        25        21        20        18        16        24        38        34        26 
dram[8]:        64        64        64        64        64        64        26        21        13        26        22        15        27        29        33        45 
dram[9]:        64        64        64        64        64        61        32        29        14        15        12        25        14        16        25        30 
dram[10]:        64        64        64        64        61        53        22        19        16        19        24        28        36        36        32        30 
dram[11]:        64        64        64        64        60        60        21        29        19        21        20        21        15        15        30        16 
dram[12]:        64        64        64        64        64        64        40        24        15        25        26        17        18        21        31        16 
dram[13]:        64        64        64        64        64        61        25        36        22        40        16        20        18        22        50        24 
dram[14]:        64        64        64        64        58        64        19        19        17        24        19        20        32        32        21        16 
dram[15]:        64        64        64        64        64        60        22        23        16        12        17        14        21        19        28        33 
dram[16]:        64        64        64        64        64        64        28        45        23        18        22        19        18        19        48        22 
dram[17]:        64        64        64        64        60        64        32        39        21        20        25        15        14        20        41        17 
dram[18]:        64        64        64        64        46        57        28        38        15        29        26        16        36        28        27        32 
dram[19]:        64        64        64        64        60        61        21        28        24        18        26        24        17        20        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        20        17        22        19        34        20        18 
dram[21]:        64        64        64        64        64        64        32        32        23        20        18        24        17        25        20        38 
dram[22]:        64        64        64        64        57        58        23        27        20        22        20        41        52        32        31        27 
dram[23]:        64        64        64        64        60        64        24        30        20        26        36        35        18        15        59        20 
maximum service time to same row:
dram[0]:     15153      9791     12295     10396     10514     27393     11170      9729      8410      8245      9099      7800     31173     11002      9746     68515 
dram[1]:      8626     15061     11690      5427      7441     10374      5925      7062     12377     19393      7958      6029      6441      6589     16684     14662 
dram[2]:     11732      6737     30052     13010      6377     18453      5837      9698      7351      6939     10433     10879     10826     13064     12912      9432 
dram[3]:      8802     12295      4735     13246     11317     15753      8241      6299      7341     15659      5029     11738      7971      8174      6668      6870 
dram[4]:      7825     15278     10485      7980      6839      8035      5853     10186     12300      8110     10265     15745      8678     19009     12225     18288 
dram[5]:      7751     11287      5625      7681      9659      6272      8476      7230      6223     14976      5615     10159      5752      8282      6807     13350 
dram[6]:      7407     18879      4913     12082      6106      5421      7567     11799     10063     10821      5448      8735      8774     29534     11472     10244 
dram[7]:     13185     17231      5667      7281     12094     11418      8475      7990     49964      8289      9264      8342      5855      8796     12330     10465 
dram[8]:     11108     34250      4481      7894     10658     15311     16063      9720     12769     26117      7196      8391     19810      9753     11638     14241 
dram[9]:      9859     15082      7332     12895     10246      5776      7346      9051     15226      8857      6146     13666      7771      9946      8782     14137 
dram[10]:     11171     85217     12285     19364      9102      8630      4951     10683     11063      5897      7325     14973      7097      7673     11198      9398 
dram[11]:      8836     85286      5527     19920     11621      8535      4385     12095      9267      8969      6569      6768     54049      6776     13011      9451 
dram[12]:     13130     11682      6488     14738      9576     10934      7500      5308     17107      7484      8853      4787      6842     20092     16688      9823 
dram[13]:      8796     22661      8501      5117      7210      7478      9636     10725     12721     13257      5546      7914     10800     12699     13141     12834 
dram[14]:     17847     16675      6857      8003     10388      5761      7524      9252      9808     11009     10252      5280     10074      8243     15112      6094 
dram[15]:     13136      8613      6852      6638      6778      9949      6674      6957     11538      4857      8808      6144     10433     23623     14117     11893 
dram[16]:     30396     12702      8924      8490     10077      6020      9613      8460      6664      6466      9612      6887     28923      6096     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      6952     11585      9044      9353     10824      9729      9740      5616     35491      6167 
dram[18]:     39444     32770      7946      8535     11196      7963      4825      5773      5937     15768      8047      7608     10649     32016     11125     27659 
dram[19]:     13947     12634     22157      6272     12548     11671      8026     12910     13026     25146      8948      6435      5813      8228     11311     12216 
dram[20]:     32786     10235      8373      6180      6516      6537      9943      9418     42503      7916      8613      5392     16042      7159     11707      4553 
dram[21]:     11991      8773     24477     22822      9305     11766      7412      6168     10667     12321      9121      7529      5025      6856     16433     11349 
dram[22]:     29867      9363      5732     10157     12230      8205      6324     12516      8254      7371     10650     18667     35437      9034      9328      9701 
dram[23]:      8112     14178     14115      8333      8370      6862      6736      9618     14999      9451      9960     13544      6973      7481     27335      7729 
average row accesses per activate:
dram[0]:  2.307789  2.288533  2.248798  2.427284  2.355872  2.383961  2.312723  2.229965  2.083628  1.902361  1.921739  1.968167  2.199046  1.914226  2.003330  2.204628 
dram[1]:  2.246041  2.221698  2.347170  2.287654  2.362981  2.439803  2.201124  2.193104  2.177778  1.936334  1.957965  1.920516  2.157355  1.963504  2.147268  2.130332 
dram[2]:  2.148276  2.196721  2.219715  2.179458  2.188261  2.201136  2.154696  2.076674  2.015891  1.790650  1.945534  1.995531  2.111864  1.971429  1.981339  2.154217 
dram[3]:  2.262712  2.213429  2.143187  2.279377  2.228346  2.281991  2.089924  2.130626  2.018455  1.973094  1.978580  1.926167  2.046512  1.898865  1.958606  2.065292 
dram[4]:  2.148571  2.252427  2.386189  2.335396  2.377267  2.338078  2.170213  2.191514  2.062937  2.030822  1.984287  1.978818  2.163031  1.904762  2.082367  2.095460 
dram[5]:  2.281829  2.263669  2.173055  2.177083  2.227478  2.315972  2.219793  2.153333  2.044032  2.044135  1.991101  2.006644  1.967675  2.120318  2.064294  2.113475 
dram[6]:  2.247585  2.230863  2.270659  2.328395  2.293303  2.220852  2.140135  2.022199  1.926936  2.004608  1.914530  1.968992  2.053905  2.035909  2.120141  2.007839 
dram[7]:  2.211584  2.272838  2.145620  2.136009  2.209121  2.290658  2.239814  2.107104  2.103117  2.080000  2.006881  1.924650  2.066815  2.156069  2.129564  2.246867 
dram[8]:  2.331242  2.296020  2.226682  2.284672  2.398795  2.277584  2.340169  2.018672  2.022753  2.018265  2.036909  1.972129  2.093468  1.956978  2.151624  2.147268 
dram[9]:  2.193853  2.325524  2.211020  2.344020  2.407497  2.301843  2.261484  2.025026  2.148599  2.011377  1.971239  2.067738  2.033441  2.058050  2.207317  2.048864 
dram[10]:  2.277571  2.454787  2.226682  2.336970  2.197778  2.223204  2.075922  2.171171  1.968504  1.879957  1.973510  2.029213  2.209112  2.045603  2.036036  2.164466 
dram[11]:  2.248157  2.253071  2.150575  2.378310  2.183807  2.260718  2.131291  2.160815  2.100239  1.987543  1.926087  1.893843  1.937500  1.885363  2.066667  2.101058 
dram[12]:  2.416125  2.394839  2.251781  2.280285  2.383595  2.389423  2.150113  2.088581  1.928026  2.023973  2.001129  1.903397  2.103058  2.132571  2.136580  2.135714 
dram[13]:  2.292892  2.254217  2.218787  2.237705  2.210291  2.212766  2.234611  2.118033  2.132690  2.094118  1.926724  2.063218  1.959459  2.022460  2.186585  2.030578 
dram[14]:  2.423377  2.143187  2.074398  2.247944  2.268879  2.320930  2.250591  2.232102  1.863014  1.893204  1.906582  2.022371  2.144154  2.006369  1.980132  1.946272 
dram[15]:  2.279650  2.266178  2.325666  2.323208  2.289687  2.415233  2.272512  2.139845  1.907609  1.821020  2.039036  1.899787  1.932292  2.036026  2.051136  1.973214 
dram[16]:  2.321250  2.168019  2.278388  2.385482  2.300000  2.176211  2.235981  2.353523  1.978818  1.958011  2.036697  1.949561  1.972574  2.000000  2.171990  2.106007 
dram[17]:  2.125142  2.161290  2.281061  2.286765  2.330132  2.187987  2.232018  2.309466  1.900648  1.939494  2.004499  1.995531  2.014973  1.997886  2.150358  2.007927 
dram[18]:  2.190866  2.212048  2.408684  2.252695  2.115834  2.237986  2.241020  1.997910  1.960177  2.043376  1.954149  2.057143  1.951245  2.111361  1.962039  2.002265 
dram[19]:  2.161592  2.226779  2.321782  2.447134  2.244068  2.206667  2.312649  2.249106  2.027618  1.995465  2.104019  2.034364  1.844064  2.077951  2.094296  2.055491 
dram[20]:  2.221282  2.253968  2.458823  2.254808  2.342723  2.370238  2.332536  2.067961  2.085882  2.005631  2.088681  1.951754  2.145833  2.087151  2.166467  2.049425 
dram[21]:  2.138211  2.275061  2.488220  2.233216  2.311164  2.364286  2.334135  2.221963  1.954495  2.004571  1.969762  2.036405  2.066152  2.159221  2.068571  2.096890 
dram[22]:  2.125285  2.120275  2.299156  2.281250  2.436183  2.250570  2.169683  2.292566  1.973214  1.978676  2.039773  2.049774  2.109375  2.152249  2.012346  2.047897 
dram[23]:  2.177363  2.177438  2.289855  2.138322  2.266512  2.277011  2.183051  2.228438  1.978580  2.012615  2.000000  2.011534  2.016520  1.972707  2.217016  1.950221 
average row locality = 713065/334421 = 2.132237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1779      1792      1804      1816      1896      1877      1841      1818      1674      1677      1672      1697      1752      1736      1726      1730 
dram[1]:      1784      1813      1800      1790      1880      1896      1852      1808      1668      1668      1676      1692      1796      1788      1728      1720 
dram[2]:      1804      1808      1803      1852      1888      1857      1845      1820      1680      1668      1690      1692      1774      1769      1726      1712 
dram[3]:      1804      1784      1792      1828      1892      1848      1828      1836      1656      1664      1660      1681      1754      1744      1720      1724 
dram[4]:      1812      1792      1800      1817      1880      1884      1834      1811      1674      1683      1672      1679      1788      1745      1717      1722 
dram[5]:      1784      1798      1804      1812      1890      1908      1828      1832      1668      1664      1696      1716      1791      1775      1720      1712 
dram[6]:      1796      1776      1824      1816      1896      1892      1812      1812      1672      1648      1696      1684      1774      1778      1722      1716 
dram[7]:      1804      1800      1816      1840      1896      1896      1824      1824      1660      1672      1656      1692      1760      1770      1728      1716 
dram[8]:      1794      1784      1816      1810      1900      1876      1837      1839      1682      1674      1673      1673      1765      1770      1712      1728 
dram[9]:      1792      1816      1816      1828      1900      1906      1821      1836      1668      1672      1688      1708      1790      1785      1729      1724 
dram[10]:      1778      1784      1816      1850      1890      1917      1816      1824      1656      1660      1692      1712      1795      1789      1728      1724 
dram[11]:      1770      1775      1804      1816      1904      1868      1844      1808      1664      1660      1676      1688      1764      1748      1720      1712 
dram[12]:      1794      1792      1824      1842      1888      1898      1809      1849      1672      1677      1678      1697      1761      1771      1721      1717 
dram[13]:      1804      1804      1800      1836      1888      1888      1824      1832      1672      1684      1692      1700      1790      1795      1716      1716 
dram[14]:      1800      1792      1824      1838      1894      1904      1808      1828      1672      1661      1700      1712      1793      1794      1717      1702 
dram[15]:      1768      1792      1844      1837      1888      1880      1820      1824      1660      1656      1680      1688      1762      1771      1726      1696 
dram[16]:      1793      1804      1800      1832      1890      1888      1816      1806      1679      1678      1680      1684      1773      1757      1696      1712 
dram[17]:      1802      1808      1820      1800      1860      1880      1824      1802      1664      1668      1688      1692      1788      1794      1724      1700 
dram[18]:      1804      1776      1816      1812      1900      1872      1832      1808      1676      1652      1696      1704      1785      1782      1729      1696 
dram[19]:      1784      1784      1808      1844      1896      1896      1832      1788      1666      1664      1684      1680      1740      1770      1721      1704 
dram[20]:      1777      1784      1812      1808      1904      1900      1842      1812      1677      1685      1694      1686      1761      1772      1729      1708 
dram[21]:      1780      1796      1828      1824      1864      1896      1836      1800      1665      1660      1728      1696      1780      1790      1730      1684 
dram[22]:      1800      1788      1832      1826      1880      1888      1816      1808      1672      1668      1700      1716      1794      1773      1716      1684 
dram[23]:      1800      1790      1824      1816      1872      1892      1828      1808      1660      1660      1696      1652      1738      1717      1720      1692 
total dram reads = 680088
bank skew: 1917/1648 = 1.16
chip skew: 28479/28165 = 1.01
number of total write accesses:
dram[0]:        58        64        67        70        90        85       104       102        95        96        96        96        93        94        79        80 
dram[1]:        60        71        66        63        86        90       107       100        96        96        94        96        96        95        80        78 
dram[2]:        65        68        66        79        88        80       105       103        96        94        96        94        95        94        79        76 
dram[3]:        65        62        64        73        89        78       101       105        94        96        95        93        94        96        78        79 
dram[4]:        68        64        66        70        86        87       104       100        96        96        96        96        96        95        78        78 
dram[5]:        62        65        67        69        88        93       101       106        96        96        94        96        96        93        78        76 
dram[6]:        65        60        72        70        90        89        97       101        95        92        96        94        93        93        78        77 
dram[7]:        67        66        70        76        90        90       100       104        94        96        94        96        96        95        80        77 
dram[8]:        64        62        70        68        91        85       103       107        96        94        93        96        94        95        76        80 
dram[9]:        64        70        70        73        91        92        99       106        96        96        94        93        95        94        81        79 
dram[10]:        60        62        70        78        88        95        98       104        94        94        96        94        96        95        80        79 
dram[11]:        60        59        67        70        92        83       104       100        96        95        96        96        96        94        78        76 
dram[12]:        64        64        72        78        88        90        96       108        96        96        95        96        96        95        78        77 
dram[13]:        67        67        66        75        88        88       100       106        96        96        96        95        95        96        77        77 
dram[14]:        66        64        72        75        89        92        96       105        96        94        96        96        96        96        77        73 
dram[15]:        58        64        77        75        88        86        98       104        95        94        96        94        93        94        79        72 
dram[16]:        64        67        66        74        88        88        98        98        96        94        96        94        97        95        72        76 
dram[17]:        66        68        71        66        81        87       100       101        96        95        94        94        96        96        78        73 
dram[18]:        67        60        70        69        91        84       102       104        96        91        94        96        96        95        80        72 
dram[19]:        62        62        68        77        90        90       106        99        96        96        96        96        93        96        78        74 
dram[20]:        60        62        69        68        92        91       108       105        96        96        96        94        93        96        80        75 
dram[21]:        61        65        73        72        82        90       106       102        96        94        96        94        94        95        80        69 
dram[22]:        66        63        74        72        86        88       102       104        96        95        95        96        96        93        77        69 
dram[23]:        66        63        72        70        84        89       104       104        95        95        94        92        93        90        78        71 
total dram writes = 32977
bank skew: 108/58 = 1.86
chip skew: 1393/1360 = 1.02
average mf latency per bank:
dram[0]:       1362      1388      1128      1186      1021      1007       855       893       810       714       709       674       656       651      1180      1076
dram[1]:       1551      1444      1252      1175       989       934       819       870       813       739       705       679       624       628      1093      1150
dram[2]:       1344      1481      1141      1159       913      1108       892       883       825       823       714       734       624       648      1127      1107
dram[3]:       1448      1453      1309      1112       980      1024       794       859       738       738       646       685       610       649      1357      1069
dram[4]:       1349      1335      1270      1236       952       971       907       829       753       744       715       719       627       631      1230      1160
dram[5]:       1665      1344      1165      1184       901       984       904       861       716       713       684       687       609       620      1075      1192
dram[6]:       1364      1533      1302      1160      1049       977       824       810       837       733       645       666       620       616      1329      1121
dram[7]:       1435      1412      1284      1230       989       934      1007       804       762       723       666       653       599       624      1710      1042
dram[8]:       1541      1539      1126      1139       981      1008       803       893       794       831       707       671       634       644      1305      1241
dram[9]:       1565      1381      1153      1348      1011       962       842       938       811       763       687       701       608       620      1147      1590
dram[10]:       1244      1496      1123      1338      1127       933       865       868       752       764       670       680       622       636      1084      1434
dram[11]:       1433      1446      1209      1177       985      1012       871       825       754       736       725       651       621       573      1129      1139
dram[12]:       1294      1507      1195      1146      1005       975       855       880       755       789       672       725       661       642      1354      1175
dram[13]:       1408      1487      1225      1091       995      1102       830       832       732       709       684       670       597       610      1201      1377
dram[14]:       1417      1374      1072      1174       957       941       826       847       762       805       670       698       633       618      1305      1384
dram[15]:       1333      1343      1127      1285       915       988       880       858       772       781       672       691       635       633      1184      1134
dram[16]:       1443      1343      1136      1213       930       991       861       811       789       794       680       637       611       627      1208      1413
dram[17]:       1422      1397      1167      1099       996      1044       858       855       761       817       676       698       610       596      1178      1229
dram[18]:       1395      1430      1173      1105       999      1029       859       777       749       791       681       665       601       647      1099      1158
dram[19]:       1349      1556      1144      1145       970      1045       934       832       819       756       687       714       624       599      1143      1195
dram[20]:       1634      1563      1187      1229      1046       965       885       842       775       782       734       702       663       640      1239      1148
dram[21]:       1291      1368      1111      1188      1076       992       862       857       763       764       680       676       600       653      1230      1324
dram[22]:       1375      1528      1180      1396       961       944       877       820       760       693       681       665       617       614      1180      1258
dram[23]:       1291      1402      1214      1216      1119       968       842       856       742       763       661       667       600       585      1099      1132
maximum mf latency per bank:
dram[0]:        595       850       714       824      1182       926       589       773       878      1060       617       879      1582       923       824       728
dram[1]:       1110       768       753       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        777       958       699       930       746       639       843       661       720       653       654       707       734       778       646       630
dram[3]:        649       620       646      1237       665       702       671       725       722       607       511      1160       790       814       708       726
dram[4]:        847      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       680       820       780       831       813       744      1090       757      1081       803      1283       797       743       774       815
dram[6]:        608       665      1478       691       728       698      1002       673       699       518       914       580       788       607       787       752
dram[7]:        799       910       865       826       804       980       748       607       752       593       637       866      1222      1938       847       693
dram[8]:        806       827       737       758       951      1092       805       673      1158       846      1050       624       817       867       643       677
dram[9]:        869       986      1012       974      1260       740       917      1020       866      1038      1005       950       900      1089       824       726
dram[10]:        696       800       952      1038       966      1038       927       834       687       839       798       906       954      1322      1009      1039
dram[11]:        679       649       928       976       809       879       938       788       623       810       837       920       710       892       767       676
dram[12]:        871      1263      1050      1144      1417      1634       929      1127       810      1647      1004      1092      1229      1204       747      1206
dram[13]:        686       660       815      1190       931       912       895       695       767       857       695       786       640       858       622       799
dram[14]:        840       643       756      1523       790      1060       662       681       691       662       596       701       926      1069       674       593
dram[15]:        645       849       862       970       730       985       944      1437       740       709       826       943      1089      1376       828       982
dram[16]:        803       788       682       722       807       772       972       845       879       738       772       870       857      1062       796       768
dram[17]:        940      1285       918      1002       870      1394       884      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        967       791       888       936       828       769       986       687       725       673       818       746       642       709       728       716
dram[19]:        721       674       853      1350       741       918       889       986       736       854       754      1029       922       823       797       769
dram[20]:       1276      1083      1251      1030      1691      1729      1135       984      1532       896      1258      1014      1459      2141      1362       927
dram[21]:        767       683      1266       976       974       961       835       896       813       910      1423       890       878      1026       737       902
dram[22]:        803       858       924       650       732       879       723       909       743       697       588       959       664       755       827       806
dram[23]:        601       691       692       604       722       849       617       602       622       641       725       562       632       655       612       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442314 n_act=13714 n_pre=13698 n_ref_event=0 n_req=29656 n_rd=28287 n_rd_L2_A=0 n_write=0 n_wr_bk=5476 bw_util=0.06755
n_activity=303809 dram_eff=0.1111
bk0: 1779a 474944i bk1: 1792a 474285i bk2: 1804a 474081i bk3: 1816a 474113i bk4: 1896a 472519i bk5: 1877a 472570i bk6: 1841a 472593i bk7: 1818a 471705i bk8: 1674a 471707i bk9: 1677a 469779i bk10: 1672a 470655i bk11: 1697a 471361i bk12: 1752a 472727i bk13: 1736a 469512i bk14: 1726a 471359i bk15: 1730a 473931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537598
Row_Buffer_Locality_read = 0.550889
Row_Buffer_Locality_write = 0.262966
Bank_Level_Parallism = 2.140143
Bank_Level_Parallism_Col = 1.768970
Bank_Level_Parallism_Ready = 1.393952
write_to_read_ratio_blp_rw_average = 0.094135
GrpLevelPara = 1.410435 

BW Util details:
bwutil = 0.067554 
total_CMD = 499795 
util_bw = 33763 
Wasted_Col = 115474 
Wasted_Row = 69690 
Idle = 280868 

BW Util Bottlenecks: 
RCDc_limit = 131179 
RCDWRc_limit = 5873 
WTRc_limit = 10646 
RTWc_limit = 21230 
CCDLc_limit = 13130 
rwq = 0 
CCDLc_limit_alone = 10514 
WTRc_limit_alone = 9325 
RTWc_limit_alone = 19935 

Commands details: 
total_CMD = 499795 
n_nop = 442314 
Read = 28287 
Write = 0 
L2_Alloc = 0 
L2_WB = 5476 
n_act = 13714 
n_pre = 13698 
n_ref = 0 
n_req = 29656 
total_req = 33763 

Dual Bus Interface Util: 
issued_total_row = 27412 
issued_total_col = 33763 
Row_Bus_Util =  0.054846 
CoL_Bus_Util = 0.067554 
Either_Row_CoL_Bus_Util = 0.115009 
Issued_on_Two_Bus_Simul_Util = 0.007391 
issued_two_Eff = 0.064265 
queue_avg = 0.946576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.946576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442089 n_act=13758 n_pre=13742 n_ref_event=0 n_req=29733 n_rd=28359 n_rd_L2_A=0 n_write=0 n_wr_bk=5496 bw_util=0.06774
n_activity=305832 dram_eff=0.1107
bk0: 1784a 473762i bk1: 1813a 472486i bk2: 1800a 474071i bk3: 1790a 473682i bk4: 1880a 471919i bk5: 1896a 471921i bk6: 1852a 471286i bk7: 1808a 470953i bk8: 1668a 472559i bk9: 1668a 470567i bk10: 1676a 471048i bk11: 1692a 470179i bk12: 1796a 471564i bk13: 1788a 469420i bk14: 1728a 473247i bk15: 1720a 472451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537282
Row_Buffer_Locality_read = 0.547692
Row_Buffer_Locality_write = 0.322416
Bank_Level_Parallism = 2.143760
Bank_Level_Parallism_Col = 1.799538
Bank_Level_Parallism_Ready = 1.447615
write_to_read_ratio_blp_rw_average = 0.090044
GrpLevelPara = 1.409354 

BW Util details:
bwutil = 0.067738 
total_CMD = 499795 
util_bw = 33855 
Wasted_Col = 116127 
Wasted_Row = 71749 
Idle = 278064 

BW Util Bottlenecks: 
RCDc_limit = 132508 
RCDWRc_limit = 5177 
WTRc_limit = 9906 
RTWc_limit = 20562 
CCDLc_limit = 13059 
rwq = 0 
CCDLc_limit_alone = 10569 
WTRc_limit_alone = 8757 
RTWc_limit_alone = 19221 

Commands details: 
total_CMD = 499795 
n_nop = 442089 
Read = 28359 
Write = 0 
L2_Alloc = 0 
L2_WB = 5496 
n_act = 13758 
n_pre = 13742 
n_ref = 0 
n_req = 29733 
total_req = 33855 

Dual Bus Interface Util: 
issued_total_row = 27500 
issued_total_col = 33855 
Row_Bus_Util =  0.055023 
CoL_Bus_Util = 0.067738 
Either_Row_CoL_Bus_Util = 0.115459 
Issued_on_Two_Bus_Simul_Util = 0.007301 
issued_two_Eff = 0.063234 
queue_avg = 1.046955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04696
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441137 n_act=14315 n_pre=14299 n_ref_event=0 n_req=29766 n_rd=28388 n_rd_L2_A=0 n_write=0 n_wr_bk=5512 bw_util=0.06783
n_activity=307926 dram_eff=0.1101
bk0: 1804a 472647i bk1: 1808a 472367i bk2: 1803a 473199i bk3: 1852a 471200i bk4: 1888a 470343i bk5: 1857a 471314i bk6: 1845a 469968i bk7: 1820a 470158i bk8: 1680a 470807i bk9: 1668a 469477i bk10: 1690a 470902i bk11: 1692a 471323i bk12: 1774a 471435i bk13: 1769a 470048i bk14: 1726a 471973i bk15: 1712a 473951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519082
Row_Buffer_Locality_read = 0.533958
Row_Buffer_Locality_write = 0.212627
Bank_Level_Parallism = 2.162244
Bank_Level_Parallism_Col = 1.766058
Bank_Level_Parallism_Ready = 1.368555
write_to_read_ratio_blp_rw_average = 0.092812
GrpLevelPara = 1.419803 

BW Util details:
bwutil = 0.067828 
total_CMD = 499795 
util_bw = 33900 
Wasted_Col = 118884 
Wasted_Row = 71693 
Idle = 275318 

BW Util Bottlenecks: 
RCDc_limit = 136806 
RCDWRc_limit = 6208 
WTRc_limit = 10371 
RTWc_limit = 23457 
CCDLc_limit = 13261 
rwq = 0 
CCDLc_limit_alone = 10559 
WTRc_limit_alone = 9097 
RTWc_limit_alone = 22029 

Commands details: 
total_CMD = 499795 
n_nop = 441137 
Read = 28388 
Write = 0 
L2_Alloc = 0 
L2_WB = 5512 
n_act = 14315 
n_pre = 14299 
n_ref = 0 
n_req = 29766 
total_req = 33900 

Dual Bus Interface Util: 
issued_total_row = 28614 
issued_total_col = 33900 
Row_Bus_Util =  0.057251 
CoL_Bus_Util = 0.067828 
Either_Row_CoL_Bus_Util = 0.117364 
Issued_on_Two_Bus_Simul_Util = 0.007715 
issued_two_Eff = 0.065737 
queue_avg = 0.850235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441519 n_act=14157 n_pre=14141 n_ref_event=0 n_req=29577 n_rd=28215 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06735
n_activity=307658 dram_eff=0.1094
bk0: 1804a 473983i bk1: 1784a 474314i bk2: 1792a 473023i bk3: 1828a 473268i bk4: 1892a 471622i bk5: 1848a 472973i bk6: 1828a 471248i bk7: 1836a 470362i bk8: 1656a 472025i bk9: 1664a 471377i bk10: 1660a 471997i bk11: 1681a 470036i bk12: 1754a 471188i bk13: 1744a 470059i bk14: 1720a 471164i bk15: 1724a 472318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521351
Row_Buffer_Locality_read = 0.535283
Row_Buffer_Locality_write = 0.232746
Bank_Level_Parallism = 2.113308
Bank_Level_Parallism_Col = 1.719486
Bank_Level_Parallism_Ready = 1.328016
write_to_read_ratio_blp_rw_average = 0.094930
GrpLevelPara = 1.398514 

BW Util details:
bwutil = 0.067354 
total_CMD = 499795 
util_bw = 33663 
Wasted_Col = 119428 
Wasted_Row = 71836 
Idle = 274868 

BW Util Bottlenecks: 
RCDc_limit = 136164 
RCDWRc_limit = 6176 
WTRc_limit = 10553 
RTWc_limit = 21824 
CCDLc_limit = 13896 
rwq = 0 
CCDLc_limit_alone = 11026 
WTRc_limit_alone = 9115 
RTWc_limit_alone = 20392 

Commands details: 
total_CMD = 499795 
n_nop = 441519 
Read = 28215 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14157 
n_pre = 14141 
n_ref = 0 
n_req = 29577 
total_req = 33663 

Dual Bus Interface Util: 
issued_total_row = 28298 
issued_total_col = 33663 
Row_Bus_Util =  0.056619 
CoL_Bus_Util = 0.067354 
Either_Row_CoL_Bus_Util = 0.116600 
Issued_on_Two_Bus_Simul_Util = 0.007373 
issued_two_Eff = 0.063234 
queue_avg = 0.814738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.814738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442242 n_act=13804 n_pre=13788 n_ref_event=0 n_req=29686 n_rd=28310 n_rd_L2_A=0 n_write=0 n_wr_bk=5495 bw_util=0.06764
n_activity=303871 dram_eff=0.1112
bk0: 1812a 472529i bk1: 1792a 473188i bk2: 1800a 474156i bk3: 1817a 473581i bk4: 1880a 472607i bk5: 1884a 471904i bk6: 1834a 470486i bk7: 1811a 470767i bk8: 1674a 471446i bk9: 1683a 471561i bk10: 1672a 470547i bk11: 1679a 470079i bk12: 1788a 470333i bk13: 1745a 468545i bk14: 1717a 472282i bk15: 1722a 471764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535000
Row_Buffer_Locality_read = 0.547121
Row_Buffer_Locality_write = 0.285610
Bank_Level_Parallism = 2.174762
Bank_Level_Parallism_Col = 1.820237
Bank_Level_Parallism_Ready = 1.444135
write_to_read_ratio_blp_rw_average = 0.091269
GrpLevelPara = 1.417261 

BW Util details:
bwutil = 0.067638 
total_CMD = 499795 
util_bw = 33805 
Wasted_Col = 116158 
Wasted_Row = 71041 
Idle = 278791 

BW Util Bottlenecks: 
RCDc_limit = 132351 
RCDWRc_limit = 5465 
WTRc_limit = 10539 
RTWc_limit = 22992 
CCDLc_limit = 13323 
rwq = 0 
CCDLc_limit_alone = 10638 
WTRc_limit_alone = 9324 
RTWc_limit_alone = 21522 

Commands details: 
total_CMD = 499795 
n_nop = 442242 
Read = 28310 
Write = 0 
L2_Alloc = 0 
L2_WB = 5495 
n_act = 13804 
n_pre = 13788 
n_ref = 0 
n_req = 29686 
total_req = 33805 

Dual Bus Interface Util: 
issued_total_row = 27592 
issued_total_col = 33805 
Row_Bus_Util =  0.055207 
CoL_Bus_Util = 0.067638 
Either_Row_CoL_Bus_Util = 0.115153 
Issued_on_Two_Bus_Simul_Util = 0.007691 
issued_two_Eff = 0.066791 
queue_avg = 1.092186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441735 n_act=13961 n_pre=13945 n_ref_event=0 n_req=29774 n_rd=28398 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06783
n_activity=304854 dram_eff=0.1112
bk0: 1784a 474185i bk1: 1798a 473553i bk2: 1804a 472057i bk3: 1812a 472343i bk4: 1890a 471115i bk5: 1908a 472432i bk6: 1828a 471648i bk7: 1832a 470684i bk8: 1668a 471830i bk9: 1664a 472056i bk10: 1696a 470598i bk11: 1716a 470240i bk12: 1791a 469319i bk13: 1775a 472016i bk14: 1720a 473256i bk15: 1712a 472762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531101
Row_Buffer_Locality_read = 0.545707
Row_Buffer_Locality_write = 0.229651
Bank_Level_Parallism = 2.152335
Bank_Level_Parallism_Col = 1.768012
Bank_Level_Parallism_Ready = 1.377500
write_to_read_ratio_blp_rw_average = 0.093997
GrpLevelPara = 1.413061 

BW Util details:
bwutil = 0.067832 
total_CMD = 499795 
util_bw = 33902 
Wasted_Col = 116950 
Wasted_Row = 70489 
Idle = 278454 

BW Util Bottlenecks: 
RCDc_limit = 133279 
RCDWRc_limit = 6148 
WTRc_limit = 9533 
RTWc_limit = 23148 
CCDLc_limit = 13516 
rwq = 0 
CCDLc_limit_alone = 10870 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 21671 

Commands details: 
total_CMD = 499795 
n_nop = 441735 
Read = 28398 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13961 
n_pre = 13945 
n_ref = 0 
n_req = 29774 
total_req = 33902 

Dual Bus Interface Util: 
issued_total_row = 27906 
issued_total_col = 33902 
Row_Bus_Util =  0.055835 
CoL_Bus_Util = 0.067832 
Either_Row_CoL_Bus_Util = 0.116168 
Issued_on_Two_Bus_Simul_Util = 0.007499 
issued_two_Eff = 0.064554 
queue_avg = 0.893042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893042
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441673 n_act=14086 n_pre=14070 n_ref_event=0 n_req=29676 n_rd=28314 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06755
n_activity=305628 dram_eff=0.1105
bk0: 1796a 473694i bk1: 1776a 474228i bk2: 1824a 472548i bk3: 1816a 473720i bk4: 1896a 472364i bk5: 1892a 471335i bk6: 1812a 471112i bk7: 1812a 470426i bk8: 1672a 471229i bk9: 1648a 472609i bk10: 1696a 470211i bk11: 1684a 471143i bk12: 1774a 470715i bk13: 1778a 470689i bk14: 1722a 473000i bk15: 1716a 471918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525340
Row_Buffer_Locality_read = 0.539839
Row_Buffer_Locality_write = 0.223935
Bank_Level_Parallism = 2.130490
Bank_Level_Parallism_Col = 1.748531
Bank_Level_Parallism_Ready = 1.358065
write_to_read_ratio_blp_rw_average = 0.088215
GrpLevelPara = 1.411000 

BW Util details:
bwutil = 0.067552 
total_CMD = 499795 
util_bw = 33762 
Wasted_Col = 117719 
Wasted_Row = 71686 
Idle = 276628 

BW Util Bottlenecks: 
RCDc_limit = 134476 
RCDWRc_limit = 5888 
WTRc_limit = 10324 
RTWc_limit = 20440 
CCDLc_limit = 13255 
rwq = 0 
CCDLc_limit_alone = 10678 
WTRc_limit_alone = 9074 
RTWc_limit_alone = 19113 

Commands details: 
total_CMD = 499795 
n_nop = 441673 
Read = 28314 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14086 
n_pre = 14070 
n_ref = 0 
n_req = 29676 
total_req = 33762 

Dual Bus Interface Util: 
issued_total_row = 28156 
issued_total_col = 33762 
Row_Bus_Util =  0.056335 
CoL_Bus_Util = 0.067552 
Either_Row_CoL_Bus_Util = 0.116292 
Issued_on_Two_Bus_Simul_Util = 0.007595 
issued_two_Eff = 0.065311 
queue_avg = 0.878054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.878054
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441978 n_act=13878 n_pre=13862 n_ref_event=0 n_req=29745 n_rd=28354 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.06786
n_activity=303828 dram_eff=0.1116
bk0: 1804a 472914i bk1: 1800a 473304i bk2: 1816a 472025i bk3: 1840a 471009i bk4: 1896a 470138i bk5: 1896a 471516i bk6: 1824a 471484i bk7: 1824a 469974i bk8: 1660a 472212i bk9: 1672a 471991i bk10: 1656a 472023i bk11: 1692a 469971i bk12: 1760a 470613i bk13: 1770a 471097i bk14: 1728a 472438i bk15: 1716a 473908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533434
Row_Buffer_Locality_read = 0.547189
Row_Buffer_Locality_write = 0.253055
Bank_Level_Parallism = 2.183797
Bank_Level_Parallism_Col = 1.812975
Bank_Level_Parallism_Ready = 1.405154
write_to_read_ratio_blp_rw_average = 0.097196
GrpLevelPara = 1.428595 

BW Util details:
bwutil = 0.067864 
total_CMD = 499795 
util_bw = 33918 
Wasted_Col = 115372 
Wasted_Row = 70441 
Idle = 280064 

BW Util Bottlenecks: 
RCDc_limit = 131877 
RCDWRc_limit = 6095 
WTRc_limit = 10494 
RTWc_limit = 24279 
CCDLc_limit = 13591 
rwq = 0 
CCDLc_limit_alone = 10791 
WTRc_limit_alone = 9242 
RTWc_limit_alone = 22731 

Commands details: 
total_CMD = 499795 
n_nop = 441978 
Read = 28354 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13878 
n_pre = 13862 
n_ref = 0 
n_req = 29745 
total_req = 33918 

Dual Bus Interface Util: 
issued_total_row = 27740 
issued_total_col = 33918 
Row_Bus_Util =  0.055503 
CoL_Bus_Util = 0.067864 
Either_Row_CoL_Bus_Util = 0.115681 
Issued_on_Two_Bus_Simul_Util = 0.007685 
issued_two_Eff = 0.066434 
queue_avg = 0.988437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.988437
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442116 n_act=13787 n_pre=13771 n_ref_event=0 n_req=29707 n_rd=28333 n_rd_L2_A=0 n_write=0 n_wr_bk=5496 bw_util=0.06769
n_activity=303445 dram_eff=0.1115
bk0: 1794a 474389i bk1: 1784a 474074i bk2: 1816a 472792i bk3: 1810a 473278i bk4: 1900a 472422i bk5: 1876a 471450i bk6: 1837a 472157i bk7: 1839a 468718i bk8: 1682a 471202i bk9: 1674a 471093i bk10: 1673a 471633i bk11: 1673a 471324i bk12: 1765a 471356i bk13: 1770a 469325i bk14: 1712a 473605i bk15: 1728a 473279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535901
Row_Buffer_Locality_read = 0.549783
Row_Buffer_Locality_write = 0.249636
Bank_Level_Parallism = 2.155546
Bank_Level_Parallism_Col = 1.790064
Bank_Level_Parallism_Ready = 1.400633
write_to_read_ratio_blp_rw_average = 0.094844
GrpLevelPara = 1.418814 

BW Util details:
bwutil = 0.067686 
total_CMD = 499795 
util_bw = 33829 
Wasted_Col = 115573 
Wasted_Row = 70649 
Idle = 279744 

BW Util Bottlenecks: 
RCDc_limit = 131369 
RCDWRc_limit = 5897 
WTRc_limit = 9868 
RTWc_limit = 23045 
CCDLc_limit = 13567 
rwq = 0 
CCDLc_limit_alone = 10902 
WTRc_limit_alone = 8694 
RTWc_limit_alone = 21554 

Commands details: 
total_CMD = 499795 
n_nop = 442116 
Read = 28333 
Write = 0 
L2_Alloc = 0 
L2_WB = 5496 
n_act = 13787 
n_pre = 13771 
n_ref = 0 
n_req = 29707 
total_req = 33829 

Dual Bus Interface Util: 
issued_total_row = 27558 
issued_total_col = 33829 
Row_Bus_Util =  0.055139 
CoL_Bus_Util = 0.067686 
Either_Row_CoL_Bus_Util = 0.115405 
Issued_on_Two_Bus_Simul_Util = 0.007419 
issued_two_Eff = 0.064287 
queue_avg = 0.952959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952959
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441992 n_act=13839 n_pre=13823 n_ref_event=0 n_req=29872 n_rd=28479 n_rd_L2_A=0 n_write=0 n_wr_bk=5569 bw_util=0.06812
n_activity=306549 dram_eff=0.1111
bk0: 1792a 473516i bk1: 1816a 473569i bk2: 1816a 472191i bk3: 1828a 473098i bk4: 1900a 472560i bk5: 1906a 471072i bk6: 1821a 472344i bk7: 1836a 468421i bk8: 1668a 472229i bk9: 1672a 470781i bk10: 1688a 470402i bk11: 1708a 470670i bk12: 1790a 469345i bk13: 1785a 470100i bk14: 1729a 472825i bk15: 1724a 472082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536723
Row_Buffer_Locality_read = 0.549703
Row_Buffer_Locality_write = 0.271357
Bank_Level_Parallism = 2.155950
Bank_Level_Parallism_Col = 1.819721
Bank_Level_Parallism_Ready = 1.467751
write_to_read_ratio_blp_rw_average = 0.089190
GrpLevelPara = 1.416231 

BW Util details:
bwutil = 0.068124 
total_CMD = 499795 
util_bw = 34048 
Wasted_Col = 116665 
Wasted_Row = 72570 
Idle = 276512 

BW Util Bottlenecks: 
RCDc_limit = 132045 
RCDWRc_limit = 5596 
WTRc_limit = 9402 
RTWc_limit = 23501 
CCDLc_limit = 12642 
rwq = 0 
CCDLc_limit_alone = 10108 
WTRc_limit_alone = 8308 
RTWc_limit_alone = 22061 

Commands details: 
total_CMD = 499795 
n_nop = 441992 
Read = 28479 
Write = 0 
L2_Alloc = 0 
L2_WB = 5569 
n_act = 13839 
n_pre = 13823 
n_ref = 0 
n_req = 29872 
total_req = 34048 

Dual Bus Interface Util: 
issued_total_row = 27662 
issued_total_col = 34048 
Row_Bus_Util =  0.055347 
CoL_Bus_Util = 0.068124 
Either_Row_CoL_Bus_Util = 0.115653 
Issued_on_Two_Bus_Simul_Util = 0.007817 
issued_two_Eff = 0.067592 
queue_avg = 1.058118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05812
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441689 n_act=13962 n_pre=13946 n_ref_event=0 n_req=29814 n_rd=28431 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06795
n_activity=306589 dram_eff=0.1108
bk0: 1778a 473660i bk1: 1784a 475428i bk2: 1816a 473185i bk3: 1850a 472568i bk4: 1890a 470068i bk5: 1917a 469975i bk6: 1816a 470319i bk7: 1824a 470810i bk8: 1656a 470811i bk9: 1660a 469453i bk10: 1692a 469923i bk11: 1712a 470885i bk12: 1795a 471803i bk13: 1789a 470425i bk14: 1728a 471511i bk15: 1724a 473262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531696
Row_Buffer_Locality_read = 0.545320
Row_Buffer_Locality_write = 0.251627
Bank_Level_Parallism = 2.163240
Bank_Level_Parallism_Col = 1.804249
Bank_Level_Parallism_Ready = 1.425375
write_to_read_ratio_blp_rw_average = 0.088179
GrpLevelPara = 1.416210 

BW Util details:
bwutil = 0.067954 
total_CMD = 499795 
util_bw = 33963 
Wasted_Col = 117329 
Wasted_Row = 71729 
Idle = 276774 

BW Util Bottlenecks: 
RCDc_limit = 133502 
RCDWRc_limit = 5739 
WTRc_limit = 9817 
RTWc_limit = 23197 
CCDLc_limit = 13456 
rwq = 0 
CCDLc_limit_alone = 10622 
WTRc_limit_alone = 8504 
RTWc_limit_alone = 21676 

Commands details: 
total_CMD = 499795 
n_nop = 441689 
Read = 28431 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 13962 
n_pre = 13946 
n_ref = 0 
n_req = 29814 
total_req = 33963 

Dual Bus Interface Util: 
issued_total_row = 27908 
issued_total_col = 33963 
Row_Bus_Util =  0.055839 
CoL_Bus_Util = 0.067954 
Either_Row_CoL_Bus_Util = 0.116260 
Issued_on_Two_Bus_Simul_Util = 0.007533 
issued_two_Eff = 0.064795 
queue_avg = 1.026961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441519 n_act=14106 n_pre=14090 n_ref_event=0 n_req=29583 n_rd=28221 n_rd_L2_A=0 n_write=0 n_wr_bk=5442 bw_util=0.06735
n_activity=308052 dram_eff=0.1093
bk0: 1770a 474412i bk1: 1775a 473931i bk2: 1804a 472471i bk3: 1816a 473390i bk4: 1904a 470297i bk5: 1868a 471661i bk6: 1844a 470135i bk7: 1808a 471411i bk8: 1664a 473269i bk9: 1660a 472247i bk10: 1676a 470467i bk11: 1688a 469414i bk12: 1764a 469253i bk13: 1748a 469369i bk14: 1720a 471598i bk15: 1712a 472679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523172
Row_Buffer_Locality_read = 0.536303
Row_Buffer_Locality_write = 0.251101
Bank_Level_Parallism = 2.137198
Bank_Level_Parallism_Col = 1.769651
Bank_Level_Parallism_Ready = 1.370704
write_to_read_ratio_blp_rw_average = 0.095036
GrpLevelPara = 1.410686 

BW Util details:
bwutil = 0.067354 
total_CMD = 499795 
util_bw = 33663 
Wasted_Col = 118463 
Wasted_Row = 72607 
Idle = 275062 

BW Util Bottlenecks: 
RCDc_limit = 135632 
RCDWRc_limit = 5963 
WTRc_limit = 9400 
RTWc_limit = 24192 
CCDLc_limit = 13438 
rwq = 0 
CCDLc_limit_alone = 10676 
WTRc_limit_alone = 8266 
RTWc_limit_alone = 22564 

Commands details: 
total_CMD = 499795 
n_nop = 441519 
Read = 28221 
Write = 0 
L2_Alloc = 0 
L2_WB = 5442 
n_act = 14106 
n_pre = 14090 
n_ref = 0 
n_req = 29583 
total_req = 33663 

Dual Bus Interface Util: 
issued_total_row = 28196 
issued_total_col = 33663 
Row_Bus_Util =  0.056415 
CoL_Bus_Util = 0.067354 
Either_Row_CoL_Bus_Util = 0.116600 
Issued_on_Two_Bus_Simul_Util = 0.007169 
issued_two_Eff = 0.061483 
queue_avg = 0.876507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876507
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442089 n_act=13773 n_pre=13757 n_ref_event=0 n_req=29779 n_rd=28390 n_rd_L2_A=0 n_write=0 n_wr_bk=5547 bw_util=0.0679
n_activity=304642 dram_eff=0.1114
bk0: 1794a 475163i bk1: 1792a 474649i bk2: 1824a 472260i bk3: 1842a 471876i bk4: 1888a 471755i bk5: 1898a 471585i bk6: 1809a 471328i bk7: 1849a 468604i bk8: 1672a 470226i bk9: 1677a 470943i bk10: 1678a 471157i bk11: 1697a 468403i bk12: 1761a 470902i bk13: 1771a 471334i bk14: 1721a 472835i bk15: 1717a 473149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537493
Row_Buffer_Locality_read = 0.548609
Row_Buffer_Locality_write = 0.310295
Bank_Level_Parallism = 2.177814
Bank_Level_Parallism_Col = 1.828861
Bank_Level_Parallism_Ready = 1.476029
write_to_read_ratio_blp_rw_average = 0.087942
GrpLevelPara = 1.413344 

BW Util details:
bwutil = 0.067902 
total_CMD = 499795 
util_bw = 33937 
Wasted_Col = 115521 
Wasted_Row = 71098 
Idle = 279239 

BW Util Bottlenecks: 
RCDc_limit = 131920 
RCDWRc_limit = 5316 
WTRc_limit = 9758 
RTWc_limit = 21537 
CCDLc_limit = 13059 
rwq = 0 
CCDLc_limit_alone = 10540 
WTRc_limit_alone = 8628 
RTWc_limit_alone = 20148 

Commands details: 
total_CMD = 499795 
n_nop = 442089 
Read = 28390 
Write = 0 
L2_Alloc = 0 
L2_WB = 5547 
n_act = 13773 
n_pre = 13757 
n_ref = 0 
n_req = 29779 
total_req = 33937 

Dual Bus Interface Util: 
issued_total_row = 27530 
issued_total_col = 33937 
Row_Bus_Util =  0.055083 
CoL_Bus_Util = 0.067902 
Either_Row_CoL_Bus_Util = 0.115459 
Issued_on_Two_Bus_Simul_Util = 0.007525 
issued_two_Eff = 0.065175 
queue_avg = 1.158199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1582
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441752 n_act=13981 n_pre=13965 n_ref_event=0 n_req=29826 n_rd=28441 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.06799
n_activity=305279 dram_eff=0.1113
bk0: 1804a 473912i bk1: 1804a 473871i bk2: 1800a 472650i bk3: 1836a 472409i bk4: 1888a 471407i bk5: 1888a 469996i bk6: 1824a 471947i bk7: 1832a 470111i bk8: 1672a 472652i bk9: 1684a 471573i bk10: 1692a 470728i bk11: 1700a 471652i bk12: 1790a 469751i bk13: 1795a 469854i bk14: 1716a 474107i bk15: 1716a 472623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531248
Row_Buffer_Locality_read = 0.544496
Row_Buffer_Locality_write = 0.259206
Bank_Level_Parallism = 2.151186
Bank_Level_Parallism_Col = 1.773715
Bank_Level_Parallism_Ready = 1.374945
write_to_read_ratio_blp_rw_average = 0.087004
GrpLevelPara = 1.411710 

BW Util details:
bwutil = 0.067990 
total_CMD = 499795 
util_bw = 33981 
Wasted_Col = 116749 
Wasted_Row = 71149 
Idle = 277916 

BW Util Bottlenecks: 
RCDc_limit = 133445 
RCDWRc_limit = 5554 
WTRc_limit = 10428 
RTWc_limit = 20781 
CCDLc_limit = 13006 
rwq = 0 
CCDLc_limit_alone = 10547 
WTRc_limit_alone = 9235 
RTWc_limit_alone = 19515 

Commands details: 
total_CMD = 499795 
n_nop = 441752 
Read = 28441 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 13981 
n_pre = 13965 
n_ref = 0 
n_req = 29826 
total_req = 33981 

Dual Bus Interface Util: 
issued_total_row = 27946 
issued_total_col = 33981 
Row_Bus_Util =  0.055915 
CoL_Bus_Util = 0.067990 
Either_Row_CoL_Bus_Util = 0.116134 
Issued_on_Two_Bus_Simul_Util = 0.007771 
issued_two_Eff = 0.066916 
queue_avg = 0.906524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.906524
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441236 n_act=14200 n_pre=14184 n_ref_event=0 n_req=29822 n_rd=28439 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06797
n_activity=306785 dram_eff=0.1107
bk0: 1800a 474841i bk1: 1792a 473113i bk2: 1824a 471429i bk3: 1838a 472161i bk4: 1894a 470952i bk5: 1904a 471636i bk6: 1808a 471694i bk7: 1828a 471504i bk8: 1672a 469161i bk9: 1661a 470840i bk10: 1700a 470528i bk11: 1712a 470610i bk12: 1793a 470709i bk13: 1794a 469298i bk14: 1717a 471991i bk15: 1702a 471387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523841
Row_Buffer_Locality_read = 0.537396
Row_Buffer_Locality_write = 0.245119
Bank_Level_Parallism = 2.165342
Bank_Level_Parallism_Col = 1.779926
Bank_Level_Parallism_Ready = 1.373083
write_to_read_ratio_blp_rw_average = 0.091131
GrpLevelPara = 1.418635 

BW Util details:
bwutil = 0.067970 
total_CMD = 499795 
util_bw = 33971 
Wasted_Col = 118404 
Wasted_Row = 71464 
Idle = 275956 

BW Util Bottlenecks: 
RCDc_limit = 135705 
RCDWRc_limit = 6068 
WTRc_limit = 10618 
RTWc_limit = 23532 
CCDLc_limit = 13632 
rwq = 0 
CCDLc_limit_alone = 10839 
WTRc_limit_alone = 9265 
RTWc_limit_alone = 22092 

Commands details: 
total_CMD = 499795 
n_nop = 441236 
Read = 28439 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 14200 
n_pre = 14184 
n_ref = 0 
n_req = 29822 
total_req = 33971 

Dual Bus Interface Util: 
issued_total_row = 28384 
issued_total_col = 33971 
Row_Bus_Util =  0.056791 
CoL_Bus_Util = 0.067970 
Either_Row_CoL_Bus_Util = 0.117166 
Issued_on_Two_Bus_Simul_Util = 0.007595 
issued_two_Eff = 0.064824 
queue_avg = 0.923144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.923144
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441682 n_act=14033 n_pre=14017 n_ref_event=0 n_req=29659 n_rd=28292 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.06755
n_activity=307254 dram_eff=0.1099
bk0: 1768a 474595i bk1: 1792a 474677i bk2: 1844a 472962i bk3: 1837a 473437i bk4: 1888a 471907i bk5: 1880a 472881i bk6: 1820a 472156i bk7: 1824a 469912i bk8: 1660a 470958i bk9: 1656a 469984i bk10: 1680a 471515i bk11: 1688a 469856i bk12: 1762a 469305i bk13: 1771a 470247i bk14: 1726a 472619i bk15: 1696a 471917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526855
Row_Buffer_Locality_read = 0.539622
Row_Buffer_Locality_write = 0.262619
Bank_Level_Parallism = 2.129928
Bank_Level_Parallism_Col = 1.758469
Bank_Level_Parallism_Ready = 1.388803
write_to_read_ratio_blp_rw_average = 0.087445
GrpLevelPara = 1.404932 

BW Util details:
bwutil = 0.067548 
total_CMD = 499795 
util_bw = 33760 
Wasted_Col = 117990 
Wasted_Row = 72413 
Idle = 275632 

BW Util Bottlenecks: 
RCDc_limit = 134473 
RCDWRc_limit = 5706 
WTRc_limit = 10615 
RTWc_limit = 21082 
CCDLc_limit = 13148 
rwq = 0 
CCDLc_limit_alone = 10534 
WTRc_limit_alone = 9285 
RTWc_limit_alone = 19798 

Commands details: 
total_CMD = 499795 
n_nop = 441682 
Read = 28292 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 14033 
n_pre = 14017 
n_ref = 0 
n_req = 29659 
total_req = 33760 

Dual Bus Interface Util: 
issued_total_row = 28050 
issued_total_col = 33760 
Row_Bus_Util =  0.056123 
CoL_Bus_Util = 0.067548 
Either_Row_CoL_Bus_Util = 0.116274 
Issued_on_Two_Bus_Simul_Util = 0.007397 
issued_two_Eff = 0.063617 
queue_avg = 0.932794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932794
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442283 n_act=13837 n_pre=13821 n_ref_event=0 n_req=29651 n_rd=28288 n_rd_L2_A=0 n_write=0 n_wr_bk=5450 bw_util=0.0675
n_activity=301952 dram_eff=0.1117
bk0: 1793a 474631i bk1: 1804a 471967i bk2: 1800a 473437i bk3: 1832a 473464i bk4: 1890a 471149i bk5: 1888a 469942i bk6: 1816a 471770i bk7: 1806a 473388i bk8: 1679a 470468i bk9: 1678a 470092i bk10: 1680a 470633i bk11: 1684a 469991i bk12: 1773a 469273i bk13: 1757a 469595i bk14: 1696a 473974i bk15: 1712a 472986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533338
Row_Buffer_Locality_read = 0.546592
Row_Buffer_Locality_write = 0.258254
Bank_Level_Parallism = 2.191626
Bank_Level_Parallism_Col = 1.823183
Bank_Level_Parallism_Ready = 1.458089
write_to_read_ratio_blp_rw_average = 0.092967
GrpLevelPara = 1.429162 

BW Util details:
bwutil = 0.067504 
total_CMD = 499795 
util_bw = 33738 
Wasted_Col = 115408 
Wasted_Row = 69692 
Idle = 280957 

BW Util Bottlenecks: 
RCDc_limit = 131924 
RCDWRc_limit = 5727 
WTRc_limit = 9289 
RTWc_limit = 24725 
CCDLc_limit = 13057 
rwq = 0 
CCDLc_limit_alone = 10482 
WTRc_limit_alone = 8194 
RTWc_limit_alone = 23245 

Commands details: 
total_CMD = 499795 
n_nop = 442283 
Read = 28288 
Write = 0 
L2_Alloc = 0 
L2_WB = 5450 
n_act = 13837 
n_pre = 13821 
n_ref = 0 
n_req = 29651 
total_req = 33738 

Dual Bus Interface Util: 
issued_total_row = 27658 
issued_total_col = 33738 
Row_Bus_Util =  0.055339 
CoL_Bus_Util = 0.067504 
Either_Row_CoL_Bus_Util = 0.115071 
Issued_on_Two_Bus_Simul_Util = 0.007771 
issued_two_Eff = 0.067534 
queue_avg = 0.963911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963911
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441738 n_act=14031 n_pre=14015 n_ref_event=0 n_req=29676 n_rd=28314 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06755
n_activity=307326 dram_eff=0.1099
bk0: 1802a 472269i bk1: 1808a 472372i bk2: 1820a 472728i bk3: 1800a 473714i bk4: 1860a 473130i bk5: 1880a 470168i bk6: 1824a 471645i bk7: 1802a 472806i bk8: 1664a 470938i bk9: 1668a 470149i bk10: 1688a 471026i bk11: 1692a 470464i bk12: 1788a 470166i bk13: 1794a 470138i bk14: 1724a 473394i bk15: 1700a 473020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527194
Row_Buffer_Locality_read = 0.540475
Row_Buffer_Locality_write = 0.251101
Bank_Level_Parallism = 2.140011
Bank_Level_Parallism_Col = 1.763162
Bank_Level_Parallism_Ready = 1.357710
write_to_read_ratio_blp_rw_average = 0.090594
GrpLevelPara = 1.409309 

BW Util details:
bwutil = 0.067552 
total_CMD = 499795 
util_bw = 33762 
Wasted_Col = 117898 
Wasted_Row = 71829 
Idle = 276306 

BW Util Bottlenecks: 
RCDc_limit = 134372 
RCDWRc_limit = 5933 
WTRc_limit = 9821 
RTWc_limit = 22701 
CCDLc_limit = 13450 
rwq = 0 
CCDLc_limit_alone = 11019 
WTRc_limit_alone = 8704 
RTWc_limit_alone = 21387 

Commands details: 
total_CMD = 499795 
n_nop = 441738 
Read = 28314 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14031 
n_pre = 14015 
n_ref = 0 
n_req = 29676 
total_req = 33762 

Dual Bus Interface Util: 
issued_total_row = 28046 
issued_total_col = 33762 
Row_Bus_Util =  0.056115 
CoL_Bus_Util = 0.067552 
Either_Row_CoL_Bus_Util = 0.116162 
Issued_on_Two_Bus_Simul_Util = 0.007505 
issued_two_Eff = 0.064609 
queue_avg = 0.904605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.904605
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441538 n_act=14143 n_pre=14127 n_ref_event=0 n_req=29707 n_rd=28340 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.06764
n_activity=306251 dram_eff=0.1104
bk0: 1804a 472988i bk1: 1776a 474030i bk2: 1816a 474440i bk3: 1812a 472413i bk4: 1900a 469257i bk5: 1872a 471541i bk6: 1832a 471878i bk7: 1808a 469219i bk8: 1676a 471407i bk9: 1652a 472732i bk10: 1696a 470321i bk11: 1704a 472076i bk12: 1785a 469064i bk13: 1782a 471085i bk14: 1729a 470773i bk15: 1696a 472689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523917
Row_Buffer_Locality_read = 0.538638
Row_Buffer_Locality_write = 0.218727
Bank_Level_Parallism = 2.148816
Bank_Level_Parallism_Col = 1.771136
Bank_Level_Parallism_Ready = 1.363908
write_to_read_ratio_blp_rw_average = 0.091918
GrpLevelPara = 1.419387 

BW Util details:
bwutil = 0.067644 
total_CMD = 499795 
util_bw = 33808 
Wasted_Col = 117539 
Wasted_Row = 72271 
Idle = 276177 

BW Util Bottlenecks: 
RCDc_limit = 134973 
RCDWRc_limit = 6072 
WTRc_limit = 9611 
RTWc_limit = 23570 
CCDLc_limit = 13262 
rwq = 0 
CCDLc_limit_alone = 10483 
WTRc_limit_alone = 8414 
RTWc_limit_alone = 21988 

Commands details: 
total_CMD = 499795 
n_nop = 441538 
Read = 28340 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 14143 
n_pre = 14127 
n_ref = 0 
n_req = 29707 
total_req = 33808 

Dual Bus Interface Util: 
issued_total_row = 28270 
issued_total_col = 33808 
Row_Bus_Util =  0.056563 
CoL_Bus_Util = 0.067644 
Either_Row_CoL_Bus_Util = 0.116562 
Issued_on_Two_Bus_Simul_Util = 0.007645 
issued_two_Eff = 0.065589 
queue_avg = 0.882358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882358
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442105 n_act=13824 n_pre=13808 n_ref_event=0 n_req=29640 n_rd=28261 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.06758
n_activity=303876 dram_eff=0.1112
bk0: 1784a 473842i bk1: 1784a 473687i bk2: 1808a 473762i bk3: 1844a 473284i bk4: 1896a 470673i bk5: 1896a 470417i bk6: 1832a 471549i bk7: 1788a 472052i bk8: 1666a 471731i bk9: 1664a 471089i bk10: 1684a 472370i bk11: 1680a 471833i bk12: 1740a 468894i bk13: 1770a 470829i bk14: 1721a 472116i bk15: 1704a 473179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533603
Row_Buffer_Locality_read = 0.546442
Row_Buffer_Locality_write = 0.270486
Bank_Level_Parallism = 2.142446
Bank_Level_Parallism_Col = 1.780007
Bank_Level_Parallism_Ready = 1.408828
write_to_read_ratio_blp_rw_average = 0.093011
GrpLevelPara = 1.406748 

BW Util details:
bwutil = 0.067582 
total_CMD = 499795 
util_bw = 33777 
Wasted_Col = 116753 
Wasted_Row = 71204 
Idle = 278061 

BW Util Bottlenecks: 
RCDc_limit = 132224 
RCDWRc_limit = 5873 
WTRc_limit = 10032 
RTWc_limit = 22769 
CCDLc_limit = 13382 
rwq = 0 
CCDLc_limit_alone = 10810 
WTRc_limit_alone = 8839 
RTWc_limit_alone = 21390 

Commands details: 
total_CMD = 499795 
n_nop = 442105 
Read = 28261 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13824 
n_pre = 13808 
n_ref = 0 
n_req = 29640 
total_req = 33777 

Dual Bus Interface Util: 
issued_total_row = 27632 
issued_total_col = 33777 
Row_Bus_Util =  0.055287 
CoL_Bus_Util = 0.067582 
Either_Row_CoL_Bus_Util = 0.115427 
Issued_on_Two_Bus_Simul_Util = 0.007441 
issued_two_Eff = 0.064465 
queue_avg = 0.948711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.948711
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442361 n_act=13669 n_pre=13653 n_ref_event=0 n_req=29732 n_rd=28351 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.06778
n_activity=301377 dram_eff=0.1124
bk0: 1777a 473644i bk1: 1784a 473383i bk2: 1812a 473928i bk3: 1808a 472955i bk4: 1904a 470903i bk5: 1900a 471170i bk6: 1842a 471530i bk7: 1812a 469450i bk8: 1677a 471405i bk9: 1685a 470568i bk10: 1694a 471086i bk11: 1686a 470755i bk12: 1761a 471616i bk13: 1772a 469147i bk14: 1729a 472105i bk15: 1708a 471939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540260
Row_Buffer_Locality_read = 0.551550
Row_Buffer_Locality_write = 0.308472
Bank_Level_Parallism = 2.203573
Bank_Level_Parallism_Col = 1.867322
Bank_Level_Parallism_Ready = 1.537594
write_to_read_ratio_blp_rw_average = 0.089029
GrpLevelPara = 1.422278 

BW Util details:
bwutil = 0.067778 
total_CMD = 499795 
util_bw = 33875 
Wasted_Col = 114398 
Wasted_Row = 69949 
Idle = 281573 

BW Util Bottlenecks: 
RCDc_limit = 131051 
RCDWRc_limit = 5208 
WTRc_limit = 9056 
RTWc_limit = 23821 
CCDLc_limit = 12930 
rwq = 0 
CCDLc_limit_alone = 10330 
WTRc_limit_alone = 8049 
RTWc_limit_alone = 22228 

Commands details: 
total_CMD = 499795 
n_nop = 442361 
Read = 28351 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 13669 
n_pre = 13653 
n_ref = 0 
n_req = 29732 
total_req = 33875 

Dual Bus Interface Util: 
issued_total_row = 27322 
issued_total_col = 33875 
Row_Bus_Util =  0.054666 
CoL_Bus_Util = 0.067778 
Either_Row_CoL_Bus_Util = 0.114915 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.065519 
queue_avg = 1.232411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23241
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=442276 n_act=13734 n_pre=13718 n_ref_event=0 n_req=29726 n_rd=28357 n_rd_L2_A=0 n_write=0 n_wr_bk=5476 bw_util=0.06769
n_activity=304520 dram_eff=0.1111
bk0: 1780a 473220i bk1: 1796a 473086i bk2: 1828a 473893i bk3: 1824a 473104i bk4: 1864a 471000i bk5: 1896a 472207i bk6: 1836a 472106i bk7: 1800a 471638i bk8: 1665a 470865i bk9: 1660a 471256i bk10: 1728a 469678i bk11: 1696a 470664i bk12: 1780a 470374i bk13: 1790a 470801i bk14: 1730a 471147i bk15: 1684a 473462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537980
Row_Buffer_Locality_read = 0.550481
Row_Buffer_Locality_write = 0.279036
Bank_Level_Parallism = 2.169470
Bank_Level_Parallism_Col = 1.825855
Bank_Level_Parallism_Ready = 1.458369
write_to_read_ratio_blp_rw_average = 0.090934
GrpLevelPara = 1.418388 

BW Util details:
bwutil = 0.067694 
total_CMD = 499795 
util_bw = 33833 
Wasted_Col = 115501 
Wasted_Row = 70971 
Idle = 279490 

BW Util Bottlenecks: 
RCDc_limit = 131472 
RCDWRc_limit = 5340 
WTRc_limit = 9523 
RTWc_limit = 23320 
CCDLc_limit = 13079 
rwq = 0 
CCDLc_limit_alone = 10330 
WTRc_limit_alone = 8337 
RTWc_limit_alone = 21757 

Commands details: 
total_CMD = 499795 
n_nop = 442276 
Read = 28357 
Write = 0 
L2_Alloc = 0 
L2_WB = 5476 
n_act = 13734 
n_pre = 13718 
n_ref = 0 
n_req = 29726 
total_req = 33833 

Dual Bus Interface Util: 
issued_total_row = 27452 
issued_total_col = 33833 
Row_Bus_Util =  0.054927 
CoL_Bus_Util = 0.067694 
Either_Row_CoL_Bus_Util = 0.115085 
Issued_on_Two_Bus_Simul_Util = 0.007535 
issued_two_Eff = 0.065474 
queue_avg = 1.085611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08561
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441946 n_act=13876 n_pre=13860 n_ref_event=0 n_req=29733 n_rd=28361 n_rd_L2_A=0 n_write=0 n_wr_bk=5488 bw_util=0.06773
n_activity=303631 dram_eff=0.1115
bk0: 1800a 472941i bk1: 1788a 472609i bk2: 1832a 473279i bk3: 1826a 473449i bk4: 1880a 473085i bk5: 1888a 471613i bk6: 1816a 471609i bk7: 1808a 472217i bk8: 1672a 470914i bk9: 1668a 471271i bk10: 1700a 471669i bk11: 1716a 471457i bk12: 1794a 471027i bk13: 1773a 472170i bk14: 1716a 472131i bk15: 1684a 473136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533313
Row_Buffer_Locality_read = 0.547724
Row_Buffer_Locality_write = 0.235423
Bank_Level_Parallism = 2.143099
Bank_Level_Parallism_Col = 1.762019
Bank_Level_Parallism_Ready = 1.382020
write_to_read_ratio_blp_rw_average = 0.090435
GrpLevelPara = 1.411582 

BW Util details:
bwutil = 0.067726 
total_CMD = 499795 
util_bw = 33849 
Wasted_Col = 115687 
Wasted_Row = 70648 
Idle = 279611 

BW Util Bottlenecks: 
RCDc_limit = 132159 
RCDWRc_limit = 6091 
WTRc_limit = 9823 
RTWc_limit = 21213 
CCDLc_limit = 13147 
rwq = 0 
CCDLc_limit_alone = 10629 
WTRc_limit_alone = 8600 
RTWc_limit_alone = 19918 

Commands details: 
total_CMD = 499795 
n_nop = 441946 
Read = 28361 
Write = 0 
L2_Alloc = 0 
L2_WB = 5488 
n_act = 13876 
n_pre = 13860 
n_ref = 0 
n_req = 29733 
total_req = 33849 

Dual Bus Interface Util: 
issued_total_row = 27736 
issued_total_col = 33849 
Row_Bus_Util =  0.055495 
CoL_Bus_Util = 0.067726 
Either_Row_CoL_Bus_Util = 0.115745 
Issued_on_Two_Bus_Simul_Util = 0.007475 
issued_two_Eff = 0.064582 
queue_avg = 0.877130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.87713
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499795 n_nop=441887 n_act=13954 n_pre=13938 n_ref_event=0 n_req=29525 n_rd=28165 n_rd_L2_A=0 n_write=0 n_wr_bk=5440 bw_util=0.06724
n_activity=305371 dram_eff=0.11
bk0: 1800a 473253i bk1: 1790a 473694i bk2: 1824a 473326i bk3: 1816a 472232i bk4: 1872a 472768i bk5: 1892a 472437i bk6: 1828a 471318i bk7: 1808a 471952i bk8: 1660a 471533i bk9: 1660a 471660i bk10: 1696a 471355i bk11: 1652a 472711i bk12: 1738a 471039i bk13: 1717a 471182i bk14: 1720a 474268i bk15: 1692a 472640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527384
Row_Buffer_Locality_read = 0.542730
Row_Buffer_Locality_write = 0.209559
Bank_Level_Parallism = 2.113820
Bank_Level_Parallism_Col = 1.721941
Bank_Level_Parallism_Ready = 1.335902
write_to_read_ratio_blp_rw_average = 0.094711
GrpLevelPara = 1.405439 

BW Util details:
bwutil = 0.067238 
total_CMD = 499795 
util_bw = 33605 
Wasted_Col = 117459 
Wasted_Row = 70751 
Idle = 277980 

BW Util Bottlenecks: 
RCDc_limit = 133559 
RCDWRc_limit = 6416 
WTRc_limit = 10709 
RTWc_limit = 21529 
CCDLc_limit = 13297 
rwq = 0 
CCDLc_limit_alone = 10746 
WTRc_limit_alone = 9433 
RTWc_limit_alone = 20254 

Commands details: 
total_CMD = 499795 
n_nop = 441887 
Read = 28165 
Write = 0 
L2_Alloc = 0 
L2_WB = 5440 
n_act = 13954 
n_pre = 13938 
n_ref = 0 
n_req = 29525 
total_req = 33605 

Dual Bus Interface Util: 
issued_total_row = 27892 
issued_total_col = 33605 
Row_Bus_Util =  0.055807 
CoL_Bus_Util = 0.067238 
Either_Row_CoL_Bus_Util = 0.115864 
Issued_on_Two_Bus_Simul_Util = 0.007181 
issued_two_Eff = 0.061978 
queue_avg = 0.711120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.71112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87446, Miss = 16156, Miss_rate = 0.185, Pending_hits = 76, Reservation_fails = 383
L2_cache_bank[1]: Access = 85092, Miss = 16151, Miss_rate = 0.190, Pending_hits = 67, Reservation_fails = 607
L2_cache_bank[2]: Access = 88732, Miss = 16180, Miss_rate = 0.182, Pending_hits = 82, Reservation_fails = 289
L2_cache_bank[3]: Access = 85055, Miss = 16183, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 585
L2_cache_bank[4]: Access = 85787, Miss = 16210, Miss_rate = 0.189, Pending_hits = 83, Reservation_fails = 842
L2_cache_bank[5]: Access = 90387, Miss = 16178, Miss_rate = 0.179, Pending_hits = 71, Reservation_fails = 68
L2_cache_bank[6]: Access = 89794, Miss = 16126, Miss_rate = 0.180, Pending_hits = 102, Reservation_fails = 914
L2_cache_bank[7]: Access = 85197, Miss = 16145, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 552
L2_cache_bank[8]: Access = 87844, Miss = 16173, Miss_rate = 0.184, Pending_hits = 94, Reservation_fails = 238
L2_cache_bank[9]: Access = 84774, Miss = 16161, Miss_rate = 0.191, Pending_hits = 78, Reservation_fails = 770
L2_cache_bank[10]: Access = 86976, Miss = 16177, Miss_rate = 0.186, Pending_hits = 79, Reservation_fails = 284
L2_cache_bank[11]: Access = 85385, Miss = 16213, Miss_rate = 0.190, Pending_hits = 75, Reservation_fails = 1229
L2_cache_bank[12]: Access = 90288, Miss = 16172, Miss_rate = 0.179, Pending_hits = 63, Reservation_fails = 222
L2_cache_bank[13]: Access = 85480, Miss = 16122, Miss_rate = 0.189, Pending_hits = 68, Reservation_fails = 547
L2_cache_bank[14]: Access = 96366, Miss = 16168, Miss_rate = 0.168, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[15]: Access = 83265, Miss = 16266, Miss_rate = 0.195, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[16]: Access = 88734, Miss = 16191, Miss_rate = 0.182, Pending_hits = 104, Reservation_fails = 1322
L2_cache_bank[17]: Access = 89950, Miss = 16206, Miss_rate = 0.180, Pending_hits = 69, Reservation_fails = 516
L2_cache_bank[18]: Access = 88014, Miss = 16220, Miss_rate = 0.184, Pending_hits = 94, Reservation_fails = 1367
L2_cache_bank[19]: Access = 94774, Miss = 16307, Miss_rate = 0.172, Pending_hits = 95, Reservation_fails = 374
L2_cache_bank[20]: Access = 83602, Miss = 16171, Miss_rate = 0.193, Pending_hits = 78, Reservation_fails = 694
L2_cache_bank[21]: Access = 92106, Miss = 16284, Miss_rate = 0.177, Pending_hits = 119, Reservation_fails = 2349
L2_cache_bank[22]: Access = 87063, Miss = 16166, Miss_rate = 0.186, Pending_hits = 72, Reservation_fails = 304
L2_cache_bank[23]: Access = 84436, Miss = 16119, Miss_rate = 0.191, Pending_hits = 82, Reservation_fails = 144
L2_cache_bank[24]: Access = 86764, Miss = 16143, Miss_rate = 0.186, Pending_hits = 86, Reservation_fails = 1444
L2_cache_bank[25]: Access = 85508, Miss = 16259, Miss_rate = 0.190, Pending_hits = 111, Reservation_fails = 2018
L2_cache_bank[26]: Access = 86574, Miss = 16194, Miss_rate = 0.187, Pending_hits = 86, Reservation_fails = 302
L2_cache_bank[27]: Access = 89564, Miss = 16243, Miss_rate = 0.181, Pending_hits = 98, Reservation_fails = 529
L2_cache_bank[28]: Access = 86070, Miss = 16208, Miss_rate = 0.188, Pending_hits = 77, Reservation_fails = 625
L2_cache_bank[29]: Access = 88692, Miss = 16235, Miss_rate = 0.183, Pending_hits = 66, Reservation_fails = 70
L2_cache_bank[30]: Access = 84034, Miss = 16156, Miss_rate = 0.192, Pending_hits = 72, Reservation_fails = 224
L2_cache_bank[31]: Access = 86397, Miss = 16172, Miss_rate = 0.187, Pending_hits = 106, Reservation_fails = 1229
L2_cache_bank[32]: Access = 85583, Miss = 16111, Miss_rate = 0.188, Pending_hits = 64, Reservation_fails = 169
L2_cache_bank[33]: Access = 88245, Miss = 16177, Miss_rate = 0.183, Pending_hits = 67, Reservation_fails = 492
L2_cache_bank[34]: Access = 85279, Miss = 16162, Miss_rate = 0.190, Pending_hits = 85, Reservation_fails = 2188
L2_cache_bank[35]: Access = 86465, Miss = 16156, Miss_rate = 0.187, Pending_hits = 90, Reservation_fails = 1380
L2_cache_bank[36]: Access = 85429, Miss = 16222, Miss_rate = 0.190, Pending_hits = 110, Reservation_fails = 302
L2_cache_bank[37]: Access = 84756, Miss = 16074, Miss_rate = 0.190, Pending_hits = 94, Reservation_fails = 885
L2_cache_bank[38]: Access = 86192, Miss = 16155, Miss_rate = 0.187, Pending_hits = 76, Reservation_fails = 606
L2_cache_bank[39]: Access = 88239, Miss = 16182, Miss_rate = 0.183, Pending_hits = 93, Reservation_fails = 835
L2_cache_bank[40]: Access = 91172, Miss = 16224, Miss_rate = 0.178, Pending_hits = 75, Reservation_fails = 299
L2_cache_bank[41]: Access = 87371, Miss = 16191, Miss_rate = 0.185, Pending_hits = 63, Reservation_fails = 342
L2_cache_bank[42]: Access = 85244, Miss = 16219, Miss_rate = 0.190, Pending_hits = 67, Reservation_fails = 209
L2_cache_bank[43]: Access = 87367, Miss = 16194, Miss_rate = 0.185, Pending_hits = 90, Reservation_fails = 682
L2_cache_bank[44]: Access = 85774, Miss = 16214, Miss_rate = 0.189, Pending_hits = 85, Reservation_fails = 1387
L2_cache_bank[45]: Access = 89338, Miss = 16163, Miss_rate = 0.181, Pending_hits = 53, Reservation_fails = 152
L2_cache_bank[46]: Access = 85692, Miss = 16150, Miss_rate = 0.188, Pending_hits = 82, Reservation_fails = 378
L2_cache_bank[47]: Access = 85106, Miss = 16059, Miss_rate = 0.189, Pending_hits = 71, Reservation_fails = 255
L2_total_cache_accesses = 4187402
L2_total_cache_misses = 776708
L2_total_cache_miss_rate = 0.1855
L2_total_cache_pending_hits = 3918
L2_total_cache_reservation_fails = 31602
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3350948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497836
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72465
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4034826
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30720
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4187402
icnt_total_pkts_simt_to_mem=4185162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43284
	minimum = 5
	maximum = 70
Network latency average = 5.23276
	minimum = 5
	maximum = 70
Slowest packet = 4450891
Flit latency average = 5.23276
	minimum = 5
	maximum = 70
Slowest flit = 4450891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131849
	minimum = 0.115184 (at node 55)
	maximum = 0.154955 (at node 12)
Accepted packet rate average = 0.131849
	minimum = 0.115184 (at node 55)
	maximum = 0.154955 (at node 12)
Injected flit rate average = 0.131849
	minimum = 0.115184 (at node 55)
	maximum = 0.154955 (at node 12)
Accepted flit rate average= 0.131849
	minimum = 0.115184 (at node 55)
	maximum = 0.154955 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.30565 (4 samples)
	minimum = 5 (4 samples)
	maximum = 78.75 (4 samples)
Network latency average = 5.18744 (4 samples)
	minimum = 5 (4 samples)
	maximum = 78.75 (4 samples)
Flit latency average = 5.18744 (4 samples)
	minimum = 5 (4 samples)
	maximum = 78.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.192495 (4 samples)
	minimum = 0.172689 (4 samples)
	maximum = 0.225559 (4 samples)
Accepted packet rate average = 0.192495 (4 samples)
	minimum = 0.172689 (4 samples)
	maximum = 0.226232 (4 samples)
Injected flit rate average = 0.192495 (4 samples)
	minimum = 0.172689 (4 samples)
	maximum = 0.225559 (4 samples)
Accepted flit rate average = 0.192495 (4 samples)
	minimum = 0.172689 (4 samples)
	maximum = 0.226232 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 25 min, 12 sec (26712 sec)
gpgpu_simulation_rate = 2308 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9030
gpu_sim_insn = 7478645
gpu_ipc =     828.1999
gpu_tot_sim_cycle = 714624
gpu_tot_sim_insn = 69146029
gpu_tot_ipc =      96.7586
gpu_tot_issued_cta = 5845
gpu_occupancy = 77.1098% 
gpu_tot_occupancy = 76.9755% 
max_total_param_size = 0
gpu_stall_dramfull = 7426
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4199
partiton_level_parallism_total  =       6.0134
partiton_level_parallism_util =      13.8871
partiton_level_parallism_util_total  =       7.6611
L2_BW  =     476.9254 GB/Sec
L2_BW_total  =     231.0346 GB/Sec
gpu_total_sim_rate=2541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2700660
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 127165, Miss = 21753, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 130195, Miss = 22090, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129207, Miss = 22169, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 127151, Miss = 21261, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 138801, Miss = 22063, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128940, Miss = 21517, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 127558, Miss = 21443, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 137788, Miss = 22336, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 127676, Miss = 21845, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 127587, Miss = 21491, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128070, Miss = 22548, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128424, Miss = 21491, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138177, Miss = 22709, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128595, Miss = 21891, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 129393, Miss = 21758, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 127973, Miss = 21457, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 129560, Miss = 21941, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 126155, Miss = 21256, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 128176, Miss = 22248, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 129308, Miss = 22130, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129946, Miss = 22285, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 128173, Miss = 22043, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 129961, Miss = 22378, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 129034, Miss = 22160, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 128826, Miss = 22173, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 128228, Miss = 21978, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 127596, Miss = 21745, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 127847, Miss = 22232, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 130429, Miss = 21870, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 127759, Miss = 21535, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 130137, Miss = 21672, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 128544, Miss = 21569, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 124577, Miss = 20893, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 130446, Miss = 22043, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 128845, Miss = 21874, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 127186, Miss = 21464, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 133287, Miss = 21507, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 127897, Miss = 21418, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 128187, Miss = 21361, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 140330, Miss = 22317, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5183134
	L1D_total_cache_misses = 873914
	L1D_total_cache_miss_rate = 0.1686
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 196392
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4234452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 388936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335442
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2679993
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4958830
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2700660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
961, 1269, 1353, 1829, 1549, 989, 1045, 1885, 894, 950, 1090, 1342, 1622, 1062, 1398, 1678, 1246, 1524, 1330, 1274, 1526, 1358, 1330, 1526, 1448, 944, 1084, 804, 1084, 832, 1112, 888, 981, 1009, 1009, 1093, 972, 869, 955, 1037, 737, 821, 821, 737, 765, 1073, 737, 849, 724, 836, 696, 668, 696, 640, 752, 752, 508, 461, 515, 685, 564, 487, 627, 543, 
gpgpu_n_tot_thrd_icount = 165926400
gpgpu_n_tot_w_icount = 5185200
gpgpu_n_stall_shd_mem = 164052544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4072210
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13526512
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6284544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155603556	W0_Idle:6162352	W0_Scoreboard:8724204	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47534	W28:36190	W29:31610	W30:24608	W31:13008	W32:1324220
single_issue_nums: WS0:1291100	WS1:1297724	WS2:1292242	WS3:1304134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5740768 {8:717596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28703840 {40:717596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:287435 	164783 	9625 	13890 	103948 	68842 	32735 	21072 	9441 	1223 	81 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3609961 	670321 	15745 	643 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2344639 	1824567 	123108 	3561 	603 	478 	316 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3960582 	327688 	7534 	858 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1397 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        19        20        18        21        31        22        20        30 
dram[1]:        64        64        64        64        64        64        33        37        19        27        16        24        31        17        29        39 
dram[2]:        64        64        64        64        58        57        22        25        15        12        15        26        40        40        21        39 
dram[3]:        64        64        64        64        64        58        25        20        15        20        22        17        17        19        17        20 
dram[4]:        64        64        64        64        64        64        38        32        29        19        16        16        26        36        36        30 
dram[5]:        64        64        64        64        64        61        32        28        17        21        23        19        14        23        25        29 
dram[6]:        64        64        64        64        51        53        28        28        20        24        19        15        32        29        32        25 
dram[7]:        64        64        64        64        64        60        23        25        21        20        18        16        24        38        34        26 
dram[8]:        64        64        64        64        64        64        26        21        13        26        22        15        27        29        33        45 
dram[9]:        64        64        64        64        64        61        32        29        14        15        12        25        14        16        25        30 
dram[10]:        64        64        64        64        61        53        22        19        16        19        24        28        36        36        32        30 
dram[11]:        64        64        64        64        60        60        21        29        19        21        20        21        15        15        30        16 
dram[12]:        64        64        64        64        64        64        40        24        15        25        26        17        18        21        31        16 
dram[13]:        64        64        64        64        64        61        25        36        22        40        16        20        18        22        50        24 
dram[14]:        64        64        64        64        58        64        19        19        17        24        19        20        32        32        21        16 
dram[15]:        64        64        64        64        64        60        22        23        16        12        17        14        21        19        28        33 
dram[16]:        64        64        64        64        64        64        28        45        23        18        22        19        18        19        48        22 
dram[17]:        64        64        64        64        60        64        32        39        21        20        25        15        14        20        41        17 
dram[18]:        64        64        64        64        46        57        28        38        15        29        26        16        36        28        27        32 
dram[19]:        64        64        64        64        60        61        21        28        24        18        26        24        17        20        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        20        17        22        19        34        20        18 
dram[21]:        64        64        64        64        64        64        32        32        23        20        18        24        17        25        20        38 
dram[22]:        64        64        64        64        57        58        23        27        20        22        20        41        52        32        31        27 
dram[23]:        64        64        64        64        60        64        24        30        20        26        36        35        18        15        59        20 
maximum service time to same row:
dram[0]:     15153      9791     12295     10396     10514     27393     11170      9729      8410      8245      9099      7800     31173     11002      9746     68515 
dram[1]:      8626     15061     11690      5427      7441     10374      5925      7062     12377     19393      7958      6029      6441      6589     16684     14662 
dram[2]:     11732      6737     30052     13010      6377     18453      5837      9698      7351      6939     10433     10879     10826     13064     12912      9432 
dram[3]:      8802     12295      4735     13246     11317     15753      8241      6299      7341     15659      5029     11738      7971      8174      6668      6870 
dram[4]:      7825     15278     10485      7980      6839      8035      5853     10186     12300      8110     10265     15745      8678     19009     12225     18288 
dram[5]:      7751     11287      5625      7681      9659      6272      8476      7230      6223     14976      5615     10159      5752      8282      6807     13350 
dram[6]:      7407     18879      4913     12082      6106      5421      7567     11799     10063     10821      5448      8735      8774     29534     11472     10244 
dram[7]:     13185     17231      5667      7281     12094     11418      8475      7990     49964      8289      9264      8342      5855      8796     12330     10465 
dram[8]:     11108     34250      4481      7894     10658     15311     16063      9720     12769     26117      7196      8391     19810      9753     11638     14241 
dram[9]:      9859     15082      7332     12895     10246      5776      7346      9051     15226      8857      6146     13666      7771      9946      8782     14137 
dram[10]:     11171     85217     12285     19364      9102      8630      4951     10683     11063      5897      7325     14973      7097      7673     11198      9398 
dram[11]:      8836     85286      5527     19920     11621      8535      4385     12095      9267      8969      6569      6768     54049      6776     13011      9451 
dram[12]:     13130     11682      6488     14738      9576     10934      7500      5308     17107      7484      8853      4787      6842     20092     16688      9823 
dram[13]:      8796     22661      8501      5117      7210      7478      9636     10725     12721     13257      5546      7914     10800     12699     13141     12834 
dram[14]:     17847     16675      6857      8003     10388      5761      7524      9252      9808     11009     10252      5280     10074      8243     15112      6094 
dram[15]:     13136      8613      6852      6638      6778      9949      6674      6957     11538      4857      8808      6144     10433     23623     14117     11893 
dram[16]:     30396     12702      8924      8490     10077      6020      9613      8460      6664      6466      9612      6887     28923      6096     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      6952     11585      9044      9353     10824      9729      9740      5616     35491      6167 
dram[18]:     39444     32770      7946      8535     11196      7963      4825      5773      5937     15768      8047      7608     10649     32016     11125     27659 
dram[19]:     13947     12634     22157      6272     12548     11671      8026     12910     13026     25146      8948      6435      5813      8228     11311     12216 
dram[20]:     32786     10235      8373      6180      6516      6537      9943      9418     42503      7916      8613      5392     16042      7159     11707      4553 
dram[21]:     11991      8773     24477     22822      9305     11766      7412      6168     10667     12321      9121      7529      5025      6856     16433     11349 
dram[22]:     29867      9363      5732     10157     12230      8205      6324     12516      8254      7371     10650     18667     35437      9034      9328      9701 
dram[23]:      8112     14178     14115      8333      8370      6862      6736      9618     14999      9451      9960     13544      6973      7481     27335      7729 
average row accesses per activate:
dram[0]:  2.307789  2.288533  2.248798  2.427284  2.355872  2.383961  2.312723  2.229965  2.083628  1.902361  1.921739  1.968167  2.199046  1.914226  2.003330  2.204628 
dram[1]:  2.246041  2.227326  2.347170  2.287654  2.362981  2.439803  2.201124  2.193104  2.177778  1.936334  1.957965  1.920516  2.157355  1.963504  2.147268  2.130332 
dram[2]:  2.148276  2.196721  2.219715  2.179458  2.188261  2.201136  2.154696  2.076674  2.015891  1.790650  1.945534  1.995531  2.111864  1.971429  1.981339  2.154217 
dram[3]:  2.262712  2.213429  2.143187  2.279377  2.228346  2.281991  2.089924  2.130626  2.018455  1.973094  1.978580  1.926167  2.046512  1.898865  1.958606  2.065292 
dram[4]:  2.148571  2.252427  2.386189  2.335396  2.377267  2.338078  2.170213  2.191514  2.062937  2.030822  1.984287  1.978818  2.163031  1.904762  2.082367  2.095460 
dram[5]:  2.281829  2.263669  2.173055  2.177083  2.227478  2.315972  2.219793  2.153333  2.044032  2.044135  1.991101  2.006644  1.967675  2.120318  2.064294  2.113475 
dram[6]:  2.247585  2.230863  2.270659  2.328395  2.293303  2.220852  2.140135  2.022199  1.926936  2.004608  1.914530  1.968992  2.053905  2.035909  2.120141  2.007839 
dram[7]:  2.211584  2.272838  2.145620  2.136009  2.209121  2.290658  2.239814  2.107104  2.103117  2.080000  2.006881  1.924650  2.066815  2.156069  2.129564  2.246867 
dram[8]:  2.331242  2.296020  2.226682  2.284672  2.398795  2.277584  2.340169  2.018672  2.022753  2.018265  2.036909  1.972129  2.093468  1.956978  2.151624  2.147268 
dram[9]:  2.193853  2.325524  2.211020  2.344020  2.407497  2.301843  2.261484  2.025026  2.148599  2.011377  1.971239  2.067738  2.033441  2.058050  2.207317  2.048864 
dram[10]:  2.277571  2.454787  2.226682  2.336970  2.197778  2.223204  2.075922  2.171171  1.968504  1.879957  1.973510  2.029213  2.209112  2.045603  2.036036  2.164466 
dram[11]:  2.248157  2.253071  2.150575  2.378310  2.183807  2.260718  2.131291  2.160815  2.100239  1.987543  1.926087  1.893843  1.937500  1.885363  2.066667  2.101058 
dram[12]:  2.416125  2.394839  2.251781  2.280285  2.383595  2.389423  2.150113  2.088581  1.928026  2.023973  2.001129  1.903397  2.103058  2.132571  2.136580  2.135714 
dram[13]:  2.292892  2.254217  2.218787  2.237705  2.210291  2.212766  2.234611  2.118033  2.132690  2.094118  1.926724  2.063218  1.959459  2.022460  2.186585  2.030578 
dram[14]:  2.423377  2.143187  2.074398  2.247944  2.268879  2.320930  2.250591  2.232102  1.863014  1.893204  1.906582  2.022371  2.144154  2.006369  1.980132  1.946272 
dram[15]:  2.279650  2.266178  2.325666  2.323208  2.289687  2.415233  2.272512  2.139845  1.907609  1.821020  2.039036  1.899787  1.932292  2.036026  2.051136  1.973214 
dram[16]:  2.321250  2.168019  2.278388  2.385482  2.300000  2.176211  2.235981  2.353523  1.978818  1.958011  2.036697  1.949561  1.972574  2.000000  2.171990  2.106007 
dram[17]:  2.125142  2.161290  2.281061  2.286765  2.330132  2.190000  2.232018  2.309466  1.900648  1.939494  2.004499  1.995531  2.014973  1.997886  2.150358  2.007927 
dram[18]:  2.190866  2.212048  2.408684  2.252695  2.115834  2.237986  2.241020  1.997910  1.960177  2.043376  1.954149  2.057143  1.951245  2.111361  1.962039  2.002265 
dram[19]:  2.161592  2.226779  2.321782  2.447134  2.244068  2.206667  2.312649  2.249106  2.027618  1.995465  2.104019  2.034364  1.844064  2.077951  2.094296  2.055491 
dram[20]:  2.221282  2.253968  2.458823  2.254808  2.342723  2.370238  2.332536  2.067961  2.085882  2.005631  2.088681  1.951754  2.145833  2.087151  2.166467  2.049425 
dram[21]:  2.138211  2.275061  2.488220  2.233216  2.311164  2.364286  2.334135  2.221963  1.954495  2.004571  1.969762  2.036405  2.066152  2.159221  2.068571  2.096890 
dram[22]:  2.125285  2.120275  2.299156  2.281250  2.436183  2.250570  2.169683  2.292566  1.973214  1.978676  2.039773  2.049774  2.109375  2.152249  2.012346  2.047897 
dram[23]:  2.177363  2.177438  2.289855  2.138322  2.266512  2.277011  2.183051  2.228438  1.978580  2.012615  2.000000  2.011534  2.016520  1.972707  2.217016  1.950221 
average row locality = 713076/334423 = 2.132258
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1779      1792      1804      1816      1896      1877      1841      1818      1674      1677      1672      1697      1752      1736      1726      1730 
dram[1]:      1784      1820      1800      1790      1880      1896      1852      1808      1668      1668      1676      1692      1796      1788      1728      1720 
dram[2]:      1804      1808      1803      1852      1888      1857      1845      1820      1680      1668      1690      1692      1774      1769      1726      1712 
dram[3]:      1804      1784      1792      1828      1892      1848      1828      1836      1656      1664      1660      1681      1754      1744      1720      1724 
dram[4]:      1812      1792      1800      1817      1880      1884      1834      1811      1674      1683      1672      1679      1788      1745      1717      1722 
dram[5]:      1784      1798      1804      1812      1890      1908      1828      1832      1668      1664      1696      1716      1791      1775      1720      1712 
dram[6]:      1796      1776      1824      1816      1896      1892      1812      1812      1672      1648      1696      1684      1774      1778      1722      1716 
dram[7]:      1804      1800      1816      1840      1896      1896      1824      1824      1660      1672      1656      1692      1760      1770      1728      1716 
dram[8]:      1794      1784      1816      1810      1900      1876      1837      1839      1682      1674      1673      1673      1765      1770      1712      1728 
dram[9]:      1792      1816      1816      1828      1900      1906      1821      1836      1668      1672      1688      1708      1790      1785      1729      1724 
dram[10]:      1778      1784      1816      1850      1890      1917      1816      1824      1656      1660      1692      1712      1795      1789      1728      1724 
dram[11]:      1770      1775      1804      1816      1904      1868      1844      1808      1664      1660      1676      1688      1764      1748      1720      1712 
dram[12]:      1794      1792      1824      1842      1888      1898      1809      1849      1672      1677      1678      1697      1761      1771      1721      1717 
dram[13]:      1804      1804      1800      1836      1888      1888      1824      1832      1672      1684      1692      1700      1790      1795      1716      1716 
dram[14]:      1800      1792      1824      1838      1894      1904      1808      1828      1672      1661      1700      1712      1793      1794      1717      1702 
dram[15]:      1768      1792      1844      1837      1888      1880      1820      1824      1660      1656      1680      1688      1762      1771      1726      1696 
dram[16]:      1793      1804      1800      1832      1890      1888      1816      1806      1679      1678      1680      1684      1773      1757      1696      1712 
dram[17]:      1802      1808      1820      1800      1860      1884      1824      1802      1664      1668      1688      1692      1788      1794      1724      1700 
dram[18]:      1804      1776      1816      1812      1900      1872      1832      1808      1676      1652      1696      1704      1785      1782      1729      1696 
dram[19]:      1784      1784      1808      1844      1896      1896      1832      1788      1666      1664      1684      1680      1740      1770      1721      1704 
dram[20]:      1777      1784      1812      1808      1904      1900      1842      1812      1677      1685      1694      1686      1761      1772      1729      1708 
dram[21]:      1780      1796      1828      1824      1864      1896      1836      1800      1665      1660      1728      1696      1780      1790      1730      1684 
dram[22]:      1800      1788      1832      1826      1880      1888      1816      1808      1672      1668      1700      1716      1794      1773      1716      1684 
dram[23]:      1800      1790      1824      1816      1872      1892      1828      1808      1660      1660      1696      1652      1738      1717      1720      1692 
total dram reads = 680099
bank skew: 1917/1648 = 1.16
chip skew: 28479/28165 = 1.01
number of total write accesses:
dram[0]:        58        64        67        70        90        85       104       102        95        96        96        96        93        94        79        80 
dram[1]:        60        71        66        63        86        90       107       100        96        96        94        96        96        95        80        78 
dram[2]:        65        68        66        79        88        80       105       103        96        94        96        94        95        94        79        76 
dram[3]:        65        62        64        73        89        78       101       105        94        96        95        93        94        96        78        79 
dram[4]:        68        64        66        70        86        87       104       100        96        96        96        96        96        95        78        78 
dram[5]:        62        65        67        69        88        93       101       106        96        96        94        96        96        93        78        76 
dram[6]:        65        60        72        70        90        89        97       101        95        92        96        94        93        93        78        77 
dram[7]:        67        66        70        76        90        90       100       104        94        96        94        96        96        95        80        77 
dram[8]:        64        62        70        68        91        85       103       107        96        94        93        96        94        95        76        80 
dram[9]:        64        70        70        73        91        92        99       106        96        96        94        93        95        94        81        79 
dram[10]:        60        62        70        78        88        95        98       104        94        94        96        94        96        95        80        79 
dram[11]:        60        59        67        70        92        83       104       100        96        95        96        96        96        94        78        76 
dram[12]:        64        64        72        78        88        90        96       108        96        96        95        96        96        95        78        77 
dram[13]:        67        67        66        75        88        88       100       106        96        96        96        95        95        96        77        77 
dram[14]:        66        64        72        75        89        92        96       105        96        94        96        96        96        96        77        73 
dram[15]:        58        64        77        75        88        86        98       104        95        94        96        94        93        94        79        72 
dram[16]:        64        67        66        74        88        88        98        98        96        94        96        94        97        95        72        76 
dram[17]:        66        68        71        66        81        87       100       101        96        95        94        94        96        96        78        73 
dram[18]:        67        60        70        69        91        84       102       104        96        91        94        96        96        95        80        72 
dram[19]:        62        62        68        77        90        90       106        99        96        96        96        96        93        96        78        74 
dram[20]:        60        62        69        68        92        91       108       105        96        96        96        94        93        96        80        75 
dram[21]:        61        65        73        72        82        90       106       102        96        94        96        94        94        95        80        69 
dram[22]:        66        63        74        72        86        88       102       104        96        95        95        96        96        93        77        69 
dram[23]:        66        63        72        70        84        89       104       104        95        95        94        92        93        90        78        71 
total dram writes = 32977
bank skew: 108/58 = 1.86
chip skew: 1393/1360 = 1.02
average mf latency per bank:
dram[0]:       1387      1413      1153      1210      1044      1031       880       917       831       735       730       694       676       671      1203      1099
dram[1]:       1576      1463      1277      1200      1012       957       843       894       834       760       725       699       644       647      1116      1173
dram[2]:       1369      1506      1166      1183       936      1132       917       907       846       844       734       755       643       668      1150      1130
dram[3]:       1472      1478      1334      1137      1004      1047       818       882       759       759       667       706       630       669      1380      1092
dram[4]:       1373      1360      1295      1260       976       995       932       853       774       765       736       740       646       651      1254      1183
dram[5]:       1690      1369      1190      1209       925      1007       927       884       737       734       705       707       629       640      1098      1215
dram[6]:       1389      1558      1327      1184      1073      1000       847       834       858       754       666       687       640       636      1352      1144
dram[7]:       1459      1436      1308      1254      1012       957      1030       828       783       744       687       673       619       644      1733      1065
dram[8]:       1566      1564      1150      1164      1004      1032       826       916       815       852       728       691       654       664      1328      1263
dram[9]:       1590      1405      1178      1372      1034       985       865       961       832       784       708       721       628       640      1170      1612
dram[10]:       1269      1521      1147      1362      1151       956       888       892       773       785       691       700       642       656      1107      1457
dram[11]:       1458      1471      1233      1202      1008      1035       894       849       775       757       746       671       641       593      1152      1162
dram[12]:       1318      1532      1219      1170      1029       999       879       903       776       810       692       745       681       662      1377      1198
dram[13]:       1432      1511      1250      1116      1018      1126       853       855       753       729       704       691       616       630      1224      1400
dram[14]:       1442      1399      1096      1198       980       964       850       871       783       826       691       718       652       638      1328      1408
dram[15]:       1358      1368      1151      1309       939      1011       903       882       793       803       693       712       655       653      1206      1158
dram[16]:       1467      1368      1161      1237       953      1014       884       835       810       815       701       658       631       647      1231      1437
dram[17]:       1446      1421      1192      1124      1019      1066       881       879       782       838       696       719       629       616      1201      1253
dram[18]:       1420      1455      1198      1129      1022      1053       882       801       769       812       702       685       620       667      1122      1182
dram[19]:       1374      1581      1168      1169       993      1068       957       857       839       777       708       734       644       619      1166      1219
dram[20]:       1659      1588      1211      1254      1069       988       908       866       796       803       755       723       683       660      1262      1172
dram[21]:       1316      1393      1135      1213      1100      1016       886       881       784       785       701       697       619       673      1253      1348
dram[22]:       1400      1553      1204      1420       984       967       901       844       781       713       701       685       637       634      1203      1283
dram[23]:       1315      1427      1239      1240      1142       991       866       880       763       784       681       689       620       605      1122      1157
maximum mf latency per bank:
dram[0]:        595       850       714       824      1182       926       589       773       878      1060       617       879      1582       923       824       728
dram[1]:       1110       768       753       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        777       958       699       930       746       639       843       661       720       653       654       707       734       778       646       630
dram[3]:        649       620       646      1237       665       702       671       725       722       607       511      1160       790       814       708       726
dram[4]:        847      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       680       820       780       831       813       744      1090       757      1081       803      1283       797       743       774       815
dram[6]:        608       665      1478       691       728       698      1002       673       699       518       914       580       788       607       787       752
dram[7]:        799       910       865       826       804       980       748       607       752       593       637       866      1222      1938       847       693
dram[8]:        806       827       737       758       951      1092       805       673      1158       846      1050       624       817       867       643       677
dram[9]:        869       986      1012       974      1260       740       917      1020       866      1038      1005       950       900      1089       824       726
dram[10]:        696       800       952      1038       966      1038       927       834       687       839       798       906       954      1322      1009      1039
dram[11]:        679       649       928       976       809       879       938       788       623       810       837       920       710       892       767       676
dram[12]:        871      1263      1050      1144      1417      1634       929      1127       810      1647      1004      1092      1229      1204       747      1206
dram[13]:        686       660       815      1190       931       912       895       695       767       857       695       786       640       858       622       799
dram[14]:        840       643       756      1523       790      1060       662       681       691       662       596       701       926      1069       674       593
dram[15]:        645       849       862       970       730       985       944      1437       740       709       826       943      1089      1376       828       982
dram[16]:        803       788       682       722       807       772       972       845       879       738       772       870       857      1062       796       768
dram[17]:        940      1285       918      1002       870      1394       884      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        967       791       888       936       828       769       986       687       725       673       818       746       642       709       728       716
dram[19]:        721       674       853      1350       741       918       889       986       736       854       754      1029       922       823       797       769
dram[20]:       1276      1083      1251      1030      1691      1729      1135       984      1532       896      1258      1014      1459      2141      1362       927
dram[21]:        767       683      1266       976       974       961       835       896       813       910      1423       890       878      1026       737       902
dram[22]:        803       858       924       650       732       879       723       909       743       697       588       959       664       755       827       806
dram[23]:        601       691       692       604       722       849       617       602       622       641       725       562       632       655       612       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448710 n_act=13714 n_pre=13698 n_ref_event=0 n_req=29656 n_rd=28287 n_rd_L2_A=0 n_write=0 n_wr_bk=5476 bw_util=0.0667
n_activity=303809 dram_eff=0.1111
bk0: 1779a 481340i bk1: 1792a 480681i bk2: 1804a 480477i bk3: 1816a 480509i bk4: 1896a 478915i bk5: 1877a 478966i bk6: 1841a 478989i bk7: 1818a 478101i bk8: 1674a 478103i bk9: 1677a 476175i bk10: 1672a 477051i bk11: 1697a 477757i bk12: 1752a 479123i bk13: 1736a 475908i bk14: 1726a 477755i bk15: 1730a 480327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537598
Row_Buffer_Locality_read = 0.550889
Row_Buffer_Locality_write = 0.262966
Bank_Level_Parallism = 2.140143
Bank_Level_Parallism_Col = 1.768970
Bank_Level_Parallism_Ready = 1.393952
write_to_read_ratio_blp_rw_average = 0.094135
GrpLevelPara = 1.410435 

BW Util details:
bwutil = 0.066700 
total_CMD = 506191 
util_bw = 33763 
Wasted_Col = 115474 
Wasted_Row = 69690 
Idle = 287264 

BW Util Bottlenecks: 
RCDc_limit = 131179 
RCDWRc_limit = 5873 
WTRc_limit = 10646 
RTWc_limit = 21230 
CCDLc_limit = 13130 
rwq = 0 
CCDLc_limit_alone = 10514 
WTRc_limit_alone = 9325 
RTWc_limit_alone = 19935 

Commands details: 
total_CMD = 506191 
n_nop = 448710 
Read = 28287 
Write = 0 
L2_Alloc = 0 
L2_WB = 5476 
n_act = 13714 
n_pre = 13698 
n_ref = 0 
n_req = 29656 
total_req = 33763 

Dual Bus Interface Util: 
issued_total_row = 27412 
issued_total_col = 33763 
Row_Bus_Util =  0.054153 
CoL_Bus_Util = 0.066700 
Either_Row_CoL_Bus_Util = 0.113556 
Issued_on_Two_Bus_Simul_Util = 0.007298 
issued_two_Eff = 0.064265 
queue_avg = 0.934616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934616
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448476 n_act=13759 n_pre=13743 n_ref_event=0 n_req=29740 n_rd=28366 n_rd_L2_A=0 n_write=0 n_wr_bk=5496 bw_util=0.0669
n_activity=305908 dram_eff=0.1107
bk0: 1784a 480158i bk1: 1820a 478856i bk2: 1800a 480467i bk3: 1790a 480078i bk4: 1880a 478315i bk5: 1896a 478317i bk6: 1852a 477682i bk7: 1808a 477349i bk8: 1668a 478955i bk9: 1668a 476963i bk10: 1676a 477444i bk11: 1692a 476575i bk12: 1796a 477960i bk13: 1788a 475816i bk14: 1728a 479643i bk15: 1720a 478847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537357
Row_Buffer_Locality_read = 0.547768
Row_Buffer_Locality_write = 0.322416
Bank_Level_Parallism = 2.143589
Bank_Level_Parallism_Col = 1.799426
Bank_Level_Parallism_Ready = 1.447522
write_to_read_ratio_blp_rw_average = 0.090031
GrpLevelPara = 1.409297 

BW Util details:
bwutil = 0.066896 
total_CMD = 506191 
util_bw = 33862 
Wasted_Col = 116141 
Wasted_Row = 71761 
Idle = 284427 

BW Util Bottlenecks: 
RCDc_limit = 132520 
RCDWRc_limit = 5177 
WTRc_limit = 9906 
RTWc_limit = 20562 
CCDLc_limit = 13061 
rwq = 0 
CCDLc_limit_alone = 10571 
WTRc_limit_alone = 8757 
RTWc_limit_alone = 19221 

Commands details: 
total_CMD = 506191 
n_nop = 448476 
Read = 28366 
Write = 0 
L2_Alloc = 0 
L2_WB = 5496 
n_act = 13759 
n_pre = 13743 
n_ref = 0 
n_req = 29740 
total_req = 33862 

Dual Bus Interface Util: 
issued_total_row = 27502 
issued_total_col = 33862 
Row_Bus_Util =  0.054331 
CoL_Bus_Util = 0.066896 
Either_Row_CoL_Bus_Util = 0.114018 
Issued_on_Two_Bus_Simul_Util = 0.007209 
issued_two_Eff = 0.063224 
queue_avg = 1.033805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=447533 n_act=14315 n_pre=14299 n_ref_event=0 n_req=29766 n_rd=28388 n_rd_L2_A=0 n_write=0 n_wr_bk=5512 bw_util=0.06697
n_activity=307926 dram_eff=0.1101
bk0: 1804a 479043i bk1: 1808a 478763i bk2: 1803a 479595i bk3: 1852a 477596i bk4: 1888a 476739i bk5: 1857a 477710i bk6: 1845a 476364i bk7: 1820a 476554i bk8: 1680a 477203i bk9: 1668a 475873i bk10: 1690a 477298i bk11: 1692a 477719i bk12: 1774a 477831i bk13: 1769a 476444i bk14: 1726a 478369i bk15: 1712a 480347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519082
Row_Buffer_Locality_read = 0.533958
Row_Buffer_Locality_write = 0.212627
Bank_Level_Parallism = 2.162244
Bank_Level_Parallism_Col = 1.766058
Bank_Level_Parallism_Ready = 1.368555
write_to_read_ratio_blp_rw_average = 0.092812
GrpLevelPara = 1.419803 

BW Util details:
bwutil = 0.066971 
total_CMD = 506191 
util_bw = 33900 
Wasted_Col = 118884 
Wasted_Row = 71693 
Idle = 281714 

BW Util Bottlenecks: 
RCDc_limit = 136806 
RCDWRc_limit = 6208 
WTRc_limit = 10371 
RTWc_limit = 23457 
CCDLc_limit = 13261 
rwq = 0 
CCDLc_limit_alone = 10559 
WTRc_limit_alone = 9097 
RTWc_limit_alone = 22029 

Commands details: 
total_CMD = 506191 
n_nop = 447533 
Read = 28388 
Write = 0 
L2_Alloc = 0 
L2_WB = 5512 
n_act = 14315 
n_pre = 14299 
n_ref = 0 
n_req = 29766 
total_req = 33900 

Dual Bus Interface Util: 
issued_total_row = 28614 
issued_total_col = 33900 
Row_Bus_Util =  0.056528 
CoL_Bus_Util = 0.066971 
Either_Row_CoL_Bus_Util = 0.115881 
Issued_on_Two_Bus_Simul_Util = 0.007618 
issued_two_Eff = 0.065737 
queue_avg = 0.839491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=447915 n_act=14157 n_pre=14141 n_ref_event=0 n_req=29577 n_rd=28215 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.0665
n_activity=307658 dram_eff=0.1094
bk0: 1804a 480379i bk1: 1784a 480710i bk2: 1792a 479419i bk3: 1828a 479664i bk4: 1892a 478018i bk5: 1848a 479369i bk6: 1828a 477644i bk7: 1836a 476758i bk8: 1656a 478421i bk9: 1664a 477773i bk10: 1660a 478393i bk11: 1681a 476432i bk12: 1754a 477584i bk13: 1744a 476455i bk14: 1720a 477560i bk15: 1724a 478714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521351
Row_Buffer_Locality_read = 0.535283
Row_Buffer_Locality_write = 0.232746
Bank_Level_Parallism = 2.113308
Bank_Level_Parallism_Col = 1.719486
Bank_Level_Parallism_Ready = 1.328016
write_to_read_ratio_blp_rw_average = 0.094930
GrpLevelPara = 1.398514 

BW Util details:
bwutil = 0.066503 
total_CMD = 506191 
util_bw = 33663 
Wasted_Col = 119428 
Wasted_Row = 71836 
Idle = 281264 

BW Util Bottlenecks: 
RCDc_limit = 136164 
RCDWRc_limit = 6176 
WTRc_limit = 10553 
RTWc_limit = 21824 
CCDLc_limit = 13896 
rwq = 0 
CCDLc_limit_alone = 11026 
WTRc_limit_alone = 9115 
RTWc_limit_alone = 20392 

Commands details: 
total_CMD = 506191 
n_nop = 447915 
Read = 28215 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14157 
n_pre = 14141 
n_ref = 0 
n_req = 29577 
total_req = 33663 

Dual Bus Interface Util: 
issued_total_row = 28298 
issued_total_col = 33663 
Row_Bus_Util =  0.055904 
CoL_Bus_Util = 0.066503 
Either_Row_CoL_Bus_Util = 0.115127 
Issued_on_Two_Bus_Simul_Util = 0.007280 
issued_two_Eff = 0.063234 
queue_avg = 0.804443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.804443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448638 n_act=13804 n_pre=13788 n_ref_event=0 n_req=29686 n_rd=28310 n_rd_L2_A=0 n_write=0 n_wr_bk=5495 bw_util=0.06678
n_activity=303871 dram_eff=0.1112
bk0: 1812a 478925i bk1: 1792a 479584i bk2: 1800a 480552i bk3: 1817a 479977i bk4: 1880a 479003i bk5: 1884a 478300i bk6: 1834a 476882i bk7: 1811a 477163i bk8: 1674a 477842i bk9: 1683a 477957i bk10: 1672a 476943i bk11: 1679a 476475i bk12: 1788a 476729i bk13: 1745a 474941i bk14: 1717a 478678i bk15: 1722a 478160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535000
Row_Buffer_Locality_read = 0.547121
Row_Buffer_Locality_write = 0.285610
Bank_Level_Parallism = 2.174762
Bank_Level_Parallism_Col = 1.820237
Bank_Level_Parallism_Ready = 1.444135
write_to_read_ratio_blp_rw_average = 0.091269
GrpLevelPara = 1.417261 

BW Util details:
bwutil = 0.066783 
total_CMD = 506191 
util_bw = 33805 
Wasted_Col = 116158 
Wasted_Row = 71041 
Idle = 285187 

BW Util Bottlenecks: 
RCDc_limit = 132351 
RCDWRc_limit = 5465 
WTRc_limit = 10539 
RTWc_limit = 22992 
CCDLc_limit = 13323 
rwq = 0 
CCDLc_limit_alone = 10638 
WTRc_limit_alone = 9324 
RTWc_limit_alone = 21522 

Commands details: 
total_CMD = 506191 
n_nop = 448638 
Read = 28310 
Write = 0 
L2_Alloc = 0 
L2_WB = 5495 
n_act = 13804 
n_pre = 13788 
n_ref = 0 
n_req = 29686 
total_req = 33805 

Dual Bus Interface Util: 
issued_total_row = 27592 
issued_total_col = 33805 
Row_Bus_Util =  0.054509 
CoL_Bus_Util = 0.066783 
Either_Row_CoL_Bus_Util = 0.113698 
Issued_on_Two_Bus_Simul_Util = 0.007594 
issued_two_Eff = 0.066791 
queue_avg = 1.078385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448131 n_act=13961 n_pre=13945 n_ref_event=0 n_req=29774 n_rd=28398 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.06697
n_activity=304854 dram_eff=0.1112
bk0: 1784a 480581i bk1: 1798a 479949i bk2: 1804a 478453i bk3: 1812a 478739i bk4: 1890a 477511i bk5: 1908a 478828i bk6: 1828a 478044i bk7: 1832a 477080i bk8: 1668a 478226i bk9: 1664a 478452i bk10: 1696a 476994i bk11: 1716a 476636i bk12: 1791a 475715i bk13: 1775a 478412i bk14: 1720a 479652i bk15: 1712a 479158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531101
Row_Buffer_Locality_read = 0.545707
Row_Buffer_Locality_write = 0.229651
Bank_Level_Parallism = 2.152335
Bank_Level_Parallism_Col = 1.768012
Bank_Level_Parallism_Ready = 1.377500
write_to_read_ratio_blp_rw_average = 0.093997
GrpLevelPara = 1.413061 

BW Util details:
bwutil = 0.066975 
total_CMD = 506191 
util_bw = 33902 
Wasted_Col = 116950 
Wasted_Row = 70489 
Idle = 284850 

BW Util Bottlenecks: 
RCDc_limit = 133279 
RCDWRc_limit = 6148 
WTRc_limit = 9533 
RTWc_limit = 23148 
CCDLc_limit = 13516 
rwq = 0 
CCDLc_limit_alone = 10870 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 21671 

Commands details: 
total_CMD = 506191 
n_nop = 448131 
Read = 28398 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 13961 
n_pre = 13945 
n_ref = 0 
n_req = 29774 
total_req = 33902 

Dual Bus Interface Util: 
issued_total_row = 27906 
issued_total_col = 33902 
Row_Bus_Util =  0.055129 
CoL_Bus_Util = 0.066975 
Either_Row_CoL_Bus_Util = 0.114700 
Issued_on_Two_Bus_Simul_Util = 0.007404 
issued_two_Eff = 0.064554 
queue_avg = 0.881758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.881758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448069 n_act=14086 n_pre=14070 n_ref_event=0 n_req=29676 n_rd=28314 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.0667
n_activity=305628 dram_eff=0.1105
bk0: 1796a 480090i bk1: 1776a 480624i bk2: 1824a 478944i bk3: 1816a 480116i bk4: 1896a 478760i bk5: 1892a 477731i bk6: 1812a 477508i bk7: 1812a 476822i bk8: 1672a 477625i bk9: 1648a 479005i bk10: 1696a 476607i bk11: 1684a 477539i bk12: 1774a 477111i bk13: 1778a 477085i bk14: 1722a 479396i bk15: 1716a 478314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525340
Row_Buffer_Locality_read = 0.539839
Row_Buffer_Locality_write = 0.223935
Bank_Level_Parallism = 2.130490
Bank_Level_Parallism_Col = 1.748531
Bank_Level_Parallism_Ready = 1.358065
write_to_read_ratio_blp_rw_average = 0.088215
GrpLevelPara = 1.411000 

BW Util details:
bwutil = 0.066698 
total_CMD = 506191 
util_bw = 33762 
Wasted_Col = 117719 
Wasted_Row = 71686 
Idle = 283024 

BW Util Bottlenecks: 
RCDc_limit = 134476 
RCDWRc_limit = 5888 
WTRc_limit = 10324 
RTWc_limit = 20440 
CCDLc_limit = 13255 
rwq = 0 
CCDLc_limit_alone = 10678 
WTRc_limit_alone = 9074 
RTWc_limit_alone = 19113 

Commands details: 
total_CMD = 506191 
n_nop = 448069 
Read = 28314 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14086 
n_pre = 14070 
n_ref = 0 
n_req = 29676 
total_req = 33762 

Dual Bus Interface Util: 
issued_total_row = 28156 
issued_total_col = 33762 
Row_Bus_Util =  0.055623 
CoL_Bus_Util = 0.066698 
Either_Row_CoL_Bus_Util = 0.114822 
Issued_on_Two_Bus_Simul_Util = 0.007499 
issued_two_Eff = 0.065311 
queue_avg = 0.866959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.866959
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448374 n_act=13878 n_pre=13862 n_ref_event=0 n_req=29745 n_rd=28354 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.06701
n_activity=303828 dram_eff=0.1116
bk0: 1804a 479310i bk1: 1800a 479700i bk2: 1816a 478421i bk3: 1840a 477405i bk4: 1896a 476534i bk5: 1896a 477912i bk6: 1824a 477880i bk7: 1824a 476370i bk8: 1660a 478608i bk9: 1672a 478387i bk10: 1656a 478419i bk11: 1692a 476367i bk12: 1760a 477009i bk13: 1770a 477493i bk14: 1728a 478834i bk15: 1716a 480304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533434
Row_Buffer_Locality_read = 0.547189
Row_Buffer_Locality_write = 0.253055
Bank_Level_Parallism = 2.183797
Bank_Level_Parallism_Col = 1.812975
Bank_Level_Parallism_Ready = 1.405154
write_to_read_ratio_blp_rw_average = 0.097196
GrpLevelPara = 1.428595 

BW Util details:
bwutil = 0.067006 
total_CMD = 506191 
util_bw = 33918 
Wasted_Col = 115372 
Wasted_Row = 70441 
Idle = 286460 

BW Util Bottlenecks: 
RCDc_limit = 131877 
RCDWRc_limit = 6095 
WTRc_limit = 10494 
RTWc_limit = 24279 
CCDLc_limit = 13591 
rwq = 0 
CCDLc_limit_alone = 10791 
WTRc_limit_alone = 9242 
RTWc_limit_alone = 22731 

Commands details: 
total_CMD = 506191 
n_nop = 448374 
Read = 28354 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 13878 
n_pre = 13862 
n_ref = 0 
n_req = 29745 
total_req = 33918 

Dual Bus Interface Util: 
issued_total_row = 27740 
issued_total_col = 33918 
Row_Bus_Util =  0.054801 
CoL_Bus_Util = 0.067006 
Either_Row_CoL_Bus_Util = 0.114220 
Issued_on_Two_Bus_Simul_Util = 0.007588 
issued_two_Eff = 0.066434 
queue_avg = 0.975948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.975948
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448512 n_act=13787 n_pre=13771 n_ref_event=0 n_req=29707 n_rd=28333 n_rd_L2_A=0 n_write=0 n_wr_bk=5496 bw_util=0.06683
n_activity=303445 dram_eff=0.1115
bk0: 1794a 480785i bk1: 1784a 480470i bk2: 1816a 479188i bk3: 1810a 479674i bk4: 1900a 478818i bk5: 1876a 477846i bk6: 1837a 478553i bk7: 1839a 475114i bk8: 1682a 477598i bk9: 1674a 477489i bk10: 1673a 478029i bk11: 1673a 477720i bk12: 1765a 477752i bk13: 1770a 475721i bk14: 1712a 480001i bk15: 1728a 479675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535901
Row_Buffer_Locality_read = 0.549783
Row_Buffer_Locality_write = 0.249636
Bank_Level_Parallism = 2.155546
Bank_Level_Parallism_Col = 1.790064
Bank_Level_Parallism_Ready = 1.400633
write_to_read_ratio_blp_rw_average = 0.094844
GrpLevelPara = 1.418814 

BW Util details:
bwutil = 0.066831 
total_CMD = 506191 
util_bw = 33829 
Wasted_Col = 115573 
Wasted_Row = 70649 
Idle = 286140 

BW Util Bottlenecks: 
RCDc_limit = 131369 
RCDWRc_limit = 5897 
WTRc_limit = 9868 
RTWc_limit = 23045 
CCDLc_limit = 13567 
rwq = 0 
CCDLc_limit_alone = 10902 
WTRc_limit_alone = 8694 
RTWc_limit_alone = 21554 

Commands details: 
total_CMD = 506191 
n_nop = 448512 
Read = 28333 
Write = 0 
L2_Alloc = 0 
L2_WB = 5496 
n_act = 13787 
n_pre = 13771 
n_ref = 0 
n_req = 29707 
total_req = 33829 

Dual Bus Interface Util: 
issued_total_row = 27558 
issued_total_col = 33829 
Row_Bus_Util =  0.054442 
CoL_Bus_Util = 0.066831 
Either_Row_CoL_Bus_Util = 0.113947 
Issued_on_Two_Bus_Simul_Util = 0.007325 
issued_two_Eff = 0.064287 
queue_avg = 0.940918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.940918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448388 n_act=13839 n_pre=13823 n_ref_event=0 n_req=29872 n_rd=28479 n_rd_L2_A=0 n_write=0 n_wr_bk=5569 bw_util=0.06726
n_activity=306549 dram_eff=0.1111
bk0: 1792a 479912i bk1: 1816a 479965i bk2: 1816a 478587i bk3: 1828a 479494i bk4: 1900a 478956i bk5: 1906a 477468i bk6: 1821a 478740i bk7: 1836a 474817i bk8: 1668a 478625i bk9: 1672a 477177i bk10: 1688a 476798i bk11: 1708a 477066i bk12: 1790a 475741i bk13: 1785a 476496i bk14: 1729a 479221i bk15: 1724a 478478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536723
Row_Buffer_Locality_read = 0.549703
Row_Buffer_Locality_write = 0.271357
Bank_Level_Parallism = 2.155950
Bank_Level_Parallism_Col = 1.819721
Bank_Level_Parallism_Ready = 1.467751
write_to_read_ratio_blp_rw_average = 0.089190
GrpLevelPara = 1.416231 

BW Util details:
bwutil = 0.067263 
total_CMD = 506191 
util_bw = 34048 
Wasted_Col = 116665 
Wasted_Row = 72570 
Idle = 282908 

BW Util Bottlenecks: 
RCDc_limit = 132045 
RCDWRc_limit = 5596 
WTRc_limit = 9402 
RTWc_limit = 23501 
CCDLc_limit = 12642 
rwq = 0 
CCDLc_limit_alone = 10108 
WTRc_limit_alone = 8308 
RTWc_limit_alone = 22061 

Commands details: 
total_CMD = 506191 
n_nop = 448388 
Read = 28479 
Write = 0 
L2_Alloc = 0 
L2_WB = 5569 
n_act = 13839 
n_pre = 13823 
n_ref = 0 
n_req = 29872 
total_req = 34048 

Dual Bus Interface Util: 
issued_total_row = 27662 
issued_total_col = 34048 
Row_Bus_Util =  0.054647 
CoL_Bus_Util = 0.067263 
Either_Row_CoL_Bus_Util = 0.114192 
Issued_on_Two_Bus_Simul_Util = 0.007718 
issued_two_Eff = 0.067592 
queue_avg = 1.044748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04475
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448085 n_act=13962 n_pre=13946 n_ref_event=0 n_req=29814 n_rd=28431 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.0671
n_activity=306589 dram_eff=0.1108
bk0: 1778a 480056i bk1: 1784a 481824i bk2: 1816a 479581i bk3: 1850a 478964i bk4: 1890a 476464i bk5: 1917a 476371i bk6: 1816a 476715i bk7: 1824a 477206i bk8: 1656a 477207i bk9: 1660a 475849i bk10: 1692a 476319i bk11: 1712a 477281i bk12: 1795a 478199i bk13: 1789a 476821i bk14: 1728a 477907i bk15: 1724a 479658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531696
Row_Buffer_Locality_read = 0.545320
Row_Buffer_Locality_write = 0.251627
Bank_Level_Parallism = 2.163240
Bank_Level_Parallism_Col = 1.804249
Bank_Level_Parallism_Ready = 1.425375
write_to_read_ratio_blp_rw_average = 0.088179
GrpLevelPara = 1.416210 

BW Util details:
bwutil = 0.067095 
total_CMD = 506191 
util_bw = 33963 
Wasted_Col = 117329 
Wasted_Row = 71729 
Idle = 283170 

BW Util Bottlenecks: 
RCDc_limit = 133502 
RCDWRc_limit = 5739 
WTRc_limit = 9817 
RTWc_limit = 23197 
CCDLc_limit = 13456 
rwq = 0 
CCDLc_limit_alone = 10622 
WTRc_limit_alone = 8504 
RTWc_limit_alone = 21676 

Commands details: 
total_CMD = 506191 
n_nop = 448085 
Read = 28431 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 13962 
n_pre = 13946 
n_ref = 0 
n_req = 29814 
total_req = 33963 

Dual Bus Interface Util: 
issued_total_row = 27908 
issued_total_col = 33963 
Row_Bus_Util =  0.055133 
CoL_Bus_Util = 0.067095 
Either_Row_CoL_Bus_Util = 0.114791 
Issued_on_Two_Bus_Simul_Util = 0.007438 
issued_two_Eff = 0.064795 
queue_avg = 1.013985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01398
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=447915 n_act=14106 n_pre=14090 n_ref_event=0 n_req=29583 n_rd=28221 n_rd_L2_A=0 n_write=0 n_wr_bk=5442 bw_util=0.0665
n_activity=308052 dram_eff=0.1093
bk0: 1770a 480808i bk1: 1775a 480327i bk2: 1804a 478867i bk3: 1816a 479786i bk4: 1904a 476693i bk5: 1868a 478057i bk6: 1844a 476531i bk7: 1808a 477807i bk8: 1664a 479665i bk9: 1660a 478643i bk10: 1676a 476863i bk11: 1688a 475810i bk12: 1764a 475649i bk13: 1748a 475765i bk14: 1720a 477994i bk15: 1712a 479075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523172
Row_Buffer_Locality_read = 0.536303
Row_Buffer_Locality_write = 0.251101
Bank_Level_Parallism = 2.137198
Bank_Level_Parallism_Col = 1.769651
Bank_Level_Parallism_Ready = 1.370704
write_to_read_ratio_blp_rw_average = 0.095036
GrpLevelPara = 1.410686 

BW Util details:
bwutil = 0.066503 
total_CMD = 506191 
util_bw = 33663 
Wasted_Col = 118463 
Wasted_Row = 72607 
Idle = 281458 

BW Util Bottlenecks: 
RCDc_limit = 135632 
RCDWRc_limit = 5963 
WTRc_limit = 9400 
RTWc_limit = 24192 
CCDLc_limit = 13438 
rwq = 0 
CCDLc_limit_alone = 10676 
WTRc_limit_alone = 8266 
RTWc_limit_alone = 22564 

Commands details: 
total_CMD = 506191 
n_nop = 447915 
Read = 28221 
Write = 0 
L2_Alloc = 0 
L2_WB = 5442 
n_act = 14106 
n_pre = 14090 
n_ref = 0 
n_req = 29583 
total_req = 33663 

Dual Bus Interface Util: 
issued_total_row = 28196 
issued_total_col = 33663 
Row_Bus_Util =  0.055702 
CoL_Bus_Util = 0.066503 
Either_Row_CoL_Bus_Util = 0.115127 
Issued_on_Two_Bus_Simul_Util = 0.007078 
issued_two_Eff = 0.061483 
queue_avg = 0.865432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865432
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448485 n_act=13773 n_pre=13757 n_ref_event=0 n_req=29779 n_rd=28390 n_rd_L2_A=0 n_write=0 n_wr_bk=5547 bw_util=0.06704
n_activity=304642 dram_eff=0.1114
bk0: 1794a 481559i bk1: 1792a 481045i bk2: 1824a 478656i bk3: 1842a 478272i bk4: 1888a 478151i bk5: 1898a 477981i bk6: 1809a 477724i bk7: 1849a 475000i bk8: 1672a 476622i bk9: 1677a 477339i bk10: 1678a 477553i bk11: 1697a 474799i bk12: 1761a 477298i bk13: 1771a 477730i bk14: 1721a 479231i bk15: 1717a 479545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537493
Row_Buffer_Locality_read = 0.548609
Row_Buffer_Locality_write = 0.310295
Bank_Level_Parallism = 2.177814
Bank_Level_Parallism_Col = 1.828861
Bank_Level_Parallism_Ready = 1.476029
write_to_read_ratio_blp_rw_average = 0.087942
GrpLevelPara = 1.413344 

BW Util details:
bwutil = 0.067044 
total_CMD = 506191 
util_bw = 33937 
Wasted_Col = 115521 
Wasted_Row = 71098 
Idle = 285635 

BW Util Bottlenecks: 
RCDc_limit = 131920 
RCDWRc_limit = 5316 
WTRc_limit = 9758 
RTWc_limit = 21537 
CCDLc_limit = 13059 
rwq = 0 
CCDLc_limit_alone = 10540 
WTRc_limit_alone = 8628 
RTWc_limit_alone = 20148 

Commands details: 
total_CMD = 506191 
n_nop = 448485 
Read = 28390 
Write = 0 
L2_Alloc = 0 
L2_WB = 5547 
n_act = 13773 
n_pre = 13757 
n_ref = 0 
n_req = 29779 
total_req = 33937 

Dual Bus Interface Util: 
issued_total_row = 27530 
issued_total_col = 33937 
Row_Bus_Util =  0.054387 
CoL_Bus_Util = 0.067044 
Either_Row_CoL_Bus_Util = 0.114000 
Issued_on_Two_Bus_Simul_Util = 0.007430 
issued_two_Eff = 0.065175 
queue_avg = 1.143564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14356
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448148 n_act=13981 n_pre=13965 n_ref_event=0 n_req=29826 n_rd=28441 n_rd_L2_A=0 n_write=0 n_wr_bk=5540 bw_util=0.06713
n_activity=305279 dram_eff=0.1113
bk0: 1804a 480308i bk1: 1804a 480267i bk2: 1800a 479046i bk3: 1836a 478805i bk4: 1888a 477803i bk5: 1888a 476392i bk6: 1824a 478343i bk7: 1832a 476507i bk8: 1672a 479048i bk9: 1684a 477969i bk10: 1692a 477124i bk11: 1700a 478048i bk12: 1790a 476147i bk13: 1795a 476250i bk14: 1716a 480503i bk15: 1716a 479019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531248
Row_Buffer_Locality_read = 0.544496
Row_Buffer_Locality_write = 0.259206
Bank_Level_Parallism = 2.151186
Bank_Level_Parallism_Col = 1.773715
Bank_Level_Parallism_Ready = 1.374945
write_to_read_ratio_blp_rw_average = 0.087004
GrpLevelPara = 1.411710 

BW Util details:
bwutil = 0.067131 
total_CMD = 506191 
util_bw = 33981 
Wasted_Col = 116749 
Wasted_Row = 71149 
Idle = 284312 

BW Util Bottlenecks: 
RCDc_limit = 133445 
RCDWRc_limit = 5554 
WTRc_limit = 10428 
RTWc_limit = 20781 
CCDLc_limit = 13006 
rwq = 0 
CCDLc_limit_alone = 10547 
WTRc_limit_alone = 9235 
RTWc_limit_alone = 19515 

Commands details: 
total_CMD = 506191 
n_nop = 448148 
Read = 28441 
Write = 0 
L2_Alloc = 0 
L2_WB = 5540 
n_act = 13981 
n_pre = 13965 
n_ref = 0 
n_req = 29826 
total_req = 33981 

Dual Bus Interface Util: 
issued_total_row = 27946 
issued_total_col = 33981 
Row_Bus_Util =  0.055208 
CoL_Bus_Util = 0.067131 
Either_Row_CoL_Bus_Util = 0.114666 
Issued_on_Two_Bus_Simul_Util = 0.007673 
issued_two_Eff = 0.066916 
queue_avg = 0.895069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895069
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=447632 n_act=14200 n_pre=14184 n_ref_event=0 n_req=29822 n_rd=28439 n_rd_L2_A=0 n_write=0 n_wr_bk=5532 bw_util=0.06711
n_activity=306785 dram_eff=0.1107
bk0: 1800a 481237i bk1: 1792a 479509i bk2: 1824a 477825i bk3: 1838a 478557i bk4: 1894a 477348i bk5: 1904a 478032i bk6: 1808a 478090i bk7: 1828a 477900i bk8: 1672a 475557i bk9: 1661a 477236i bk10: 1700a 476924i bk11: 1712a 477006i bk12: 1793a 477105i bk13: 1794a 475694i bk14: 1717a 478387i bk15: 1702a 477783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523841
Row_Buffer_Locality_read = 0.537396
Row_Buffer_Locality_write = 0.245119
Bank_Level_Parallism = 2.165342
Bank_Level_Parallism_Col = 1.779926
Bank_Level_Parallism_Ready = 1.373083
write_to_read_ratio_blp_rw_average = 0.091131
GrpLevelPara = 1.418635 

BW Util details:
bwutil = 0.067111 
total_CMD = 506191 
util_bw = 33971 
Wasted_Col = 118404 
Wasted_Row = 71464 
Idle = 282352 

BW Util Bottlenecks: 
RCDc_limit = 135705 
RCDWRc_limit = 6068 
WTRc_limit = 10618 
RTWc_limit = 23532 
CCDLc_limit = 13632 
rwq = 0 
CCDLc_limit_alone = 10839 
WTRc_limit_alone = 9265 
RTWc_limit_alone = 22092 

Commands details: 
total_CMD = 506191 
n_nop = 447632 
Read = 28439 
Write = 0 
L2_Alloc = 0 
L2_WB = 5532 
n_act = 14200 
n_pre = 14184 
n_ref = 0 
n_req = 29822 
total_req = 33971 

Dual Bus Interface Util: 
issued_total_row = 28384 
issued_total_col = 33971 
Row_Bus_Util =  0.056074 
CoL_Bus_Util = 0.067111 
Either_Row_CoL_Bus_Util = 0.115686 
Issued_on_Two_Bus_Simul_Util = 0.007499 
issued_two_Eff = 0.064824 
queue_avg = 0.911480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.91148
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448078 n_act=14033 n_pre=14017 n_ref_event=0 n_req=29659 n_rd=28292 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.06669
n_activity=307254 dram_eff=0.1099
bk0: 1768a 480991i bk1: 1792a 481073i bk2: 1844a 479358i bk3: 1837a 479833i bk4: 1888a 478303i bk5: 1880a 479277i bk6: 1820a 478552i bk7: 1824a 476308i bk8: 1660a 477354i bk9: 1656a 476380i bk10: 1680a 477911i bk11: 1688a 476252i bk12: 1762a 475701i bk13: 1771a 476643i bk14: 1726a 479015i bk15: 1696a 478313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526855
Row_Buffer_Locality_read = 0.539622
Row_Buffer_Locality_write = 0.262619
Bank_Level_Parallism = 2.129928
Bank_Level_Parallism_Col = 1.758469
Bank_Level_Parallism_Ready = 1.388803
write_to_read_ratio_blp_rw_average = 0.087445
GrpLevelPara = 1.404932 

BW Util details:
bwutil = 0.066694 
total_CMD = 506191 
util_bw = 33760 
Wasted_Col = 117990 
Wasted_Row = 72413 
Idle = 282028 

BW Util Bottlenecks: 
RCDc_limit = 134473 
RCDWRc_limit = 5706 
WTRc_limit = 10615 
RTWc_limit = 21082 
CCDLc_limit = 13148 
rwq = 0 
CCDLc_limit_alone = 10534 
WTRc_limit_alone = 9285 
RTWc_limit_alone = 19798 

Commands details: 
total_CMD = 506191 
n_nop = 448078 
Read = 28292 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 14033 
n_pre = 14017 
n_ref = 0 
n_req = 29659 
total_req = 33760 

Dual Bus Interface Util: 
issued_total_row = 28050 
issued_total_col = 33760 
Row_Bus_Util =  0.055414 
CoL_Bus_Util = 0.066694 
Either_Row_CoL_Bus_Util = 0.114804 
Issued_on_Two_Bus_Simul_Util = 0.007304 
issued_two_Eff = 0.063617 
queue_avg = 0.921008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.921008
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448679 n_act=13837 n_pre=13821 n_ref_event=0 n_req=29651 n_rd=28288 n_rd_L2_A=0 n_write=0 n_wr_bk=5450 bw_util=0.06665
n_activity=301952 dram_eff=0.1117
bk0: 1793a 481027i bk1: 1804a 478363i bk2: 1800a 479833i bk3: 1832a 479860i bk4: 1890a 477545i bk5: 1888a 476338i bk6: 1816a 478166i bk7: 1806a 479784i bk8: 1679a 476864i bk9: 1678a 476488i bk10: 1680a 477029i bk11: 1684a 476387i bk12: 1773a 475669i bk13: 1757a 475991i bk14: 1696a 480370i bk15: 1712a 479382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533338
Row_Buffer_Locality_read = 0.546592
Row_Buffer_Locality_write = 0.258254
Bank_Level_Parallism = 2.191626
Bank_Level_Parallism_Col = 1.823183
Bank_Level_Parallism_Ready = 1.458089
write_to_read_ratio_blp_rw_average = 0.092967
GrpLevelPara = 1.429162 

BW Util details:
bwutil = 0.066651 
total_CMD = 506191 
util_bw = 33738 
Wasted_Col = 115408 
Wasted_Row = 69692 
Idle = 287353 

BW Util Bottlenecks: 
RCDc_limit = 131924 
RCDWRc_limit = 5727 
WTRc_limit = 9289 
RTWc_limit = 24725 
CCDLc_limit = 13057 
rwq = 0 
CCDLc_limit_alone = 10482 
WTRc_limit_alone = 8194 
RTWc_limit_alone = 23245 

Commands details: 
total_CMD = 506191 
n_nop = 448679 
Read = 28288 
Write = 0 
L2_Alloc = 0 
L2_WB = 5450 
n_act = 13837 
n_pre = 13821 
n_ref = 0 
n_req = 29651 
total_req = 33738 

Dual Bus Interface Util: 
issued_total_row = 27658 
issued_total_col = 33738 
Row_Bus_Util =  0.054639 
CoL_Bus_Util = 0.066651 
Either_Row_CoL_Bus_Util = 0.113617 
Issued_on_Two_Bus_Simul_Util = 0.007673 
issued_two_Eff = 0.067534 
queue_avg = 0.951732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.951732
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448128 n_act=14032 n_pre=14016 n_ref_event=0 n_req=29680 n_rd=28318 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.06671
n_activity=307378 dram_eff=0.1099
bk0: 1802a 478665i bk1: 1808a 478768i bk2: 1820a 479124i bk3: 1800a 480110i bk4: 1860a 479526i bk5: 1884a 476537i bk6: 1824a 478041i bk7: 1802a 479202i bk8: 1664a 477334i bk9: 1668a 476545i bk10: 1688a 477422i bk11: 1692a 476860i bk12: 1788a 476562i bk13: 1794a 476534i bk14: 1724a 479790i bk15: 1700a 479416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527224
Row_Buffer_Locality_read = 0.540504
Row_Buffer_Locality_write = 0.251101
Bank_Level_Parallism = 2.139853
Bank_Level_Parallism_Col = 1.763067
Bank_Level_Parallism_Ready = 1.357667
write_to_read_ratio_blp_rw_average = 0.090583
GrpLevelPara = 1.409258 

BW Util details:
bwutil = 0.066706 
total_CMD = 506191 
util_bw = 33766 
Wasted_Col = 117913 
Wasted_Row = 71841 
Idle = 282671 

BW Util Bottlenecks: 
RCDc_limit = 134384 
RCDWRc_limit = 5933 
WTRc_limit = 9821 
RTWc_limit = 22701 
CCDLc_limit = 13453 
rwq = 0 
CCDLc_limit_alone = 11022 
WTRc_limit_alone = 8704 
RTWc_limit_alone = 21387 

Commands details: 
total_CMD = 506191 
n_nop = 448128 
Read = 28318 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 14032 
n_pre = 14016 
n_ref = 0 
n_req = 29680 
total_req = 33766 

Dual Bus Interface Util: 
issued_total_row = 28048 
issued_total_col = 33766 
Row_Bus_Util =  0.055410 
CoL_Bus_Util = 0.066706 
Either_Row_CoL_Bus_Util = 0.114706 
Issued_on_Two_Bus_Simul_Util = 0.007410 
issued_two_Eff = 0.064602 
queue_avg = 0.893291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893291
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=447934 n_act=14143 n_pre=14127 n_ref_event=0 n_req=29707 n_rd=28340 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.06679
n_activity=306251 dram_eff=0.1104
bk0: 1804a 479384i bk1: 1776a 480426i bk2: 1816a 480836i bk3: 1812a 478809i bk4: 1900a 475653i bk5: 1872a 477937i bk6: 1832a 478274i bk7: 1808a 475615i bk8: 1676a 477803i bk9: 1652a 479128i bk10: 1696a 476717i bk11: 1704a 478472i bk12: 1785a 475460i bk13: 1782a 477481i bk14: 1729a 477169i bk15: 1696a 479085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523917
Row_Buffer_Locality_read = 0.538638
Row_Buffer_Locality_write = 0.218727
Bank_Level_Parallism = 2.148816
Bank_Level_Parallism_Col = 1.771136
Bank_Level_Parallism_Ready = 1.363908
write_to_read_ratio_blp_rw_average = 0.091918
GrpLevelPara = 1.419387 

BW Util details:
bwutil = 0.066789 
total_CMD = 506191 
util_bw = 33808 
Wasted_Col = 117539 
Wasted_Row = 72271 
Idle = 282573 

BW Util Bottlenecks: 
RCDc_limit = 134973 
RCDWRc_limit = 6072 
WTRc_limit = 9611 
RTWc_limit = 23570 
CCDLc_limit = 13262 
rwq = 0 
CCDLc_limit_alone = 10483 
WTRc_limit_alone = 8414 
RTWc_limit_alone = 21988 

Commands details: 
total_CMD = 506191 
n_nop = 447934 
Read = 28340 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 14143 
n_pre = 14127 
n_ref = 0 
n_req = 29707 
total_req = 33808 

Dual Bus Interface Util: 
issued_total_row = 28270 
issued_total_col = 33808 
Row_Bus_Util =  0.055848 
CoL_Bus_Util = 0.066789 
Either_Row_CoL_Bus_Util = 0.115089 
Issued_on_Two_Bus_Simul_Util = 0.007549 
issued_two_Eff = 0.065589 
queue_avg = 0.871209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871209
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448501 n_act=13824 n_pre=13808 n_ref_event=0 n_req=29640 n_rd=28261 n_rd_L2_A=0 n_write=0 n_wr_bk=5516 bw_util=0.06673
n_activity=303876 dram_eff=0.1112
bk0: 1784a 480238i bk1: 1784a 480083i bk2: 1808a 480158i bk3: 1844a 479680i bk4: 1896a 477069i bk5: 1896a 476813i bk6: 1832a 477945i bk7: 1788a 478448i bk8: 1666a 478127i bk9: 1664a 477485i bk10: 1684a 478766i bk11: 1680a 478229i bk12: 1740a 475290i bk13: 1770a 477225i bk14: 1721a 478512i bk15: 1704a 479575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533603
Row_Buffer_Locality_read = 0.546442
Row_Buffer_Locality_write = 0.270486
Bank_Level_Parallism = 2.142446
Bank_Level_Parallism_Col = 1.780007
Bank_Level_Parallism_Ready = 1.408828
write_to_read_ratio_blp_rw_average = 0.093011
GrpLevelPara = 1.406748 

BW Util details:
bwutil = 0.066728 
total_CMD = 506191 
util_bw = 33777 
Wasted_Col = 116753 
Wasted_Row = 71204 
Idle = 284457 

BW Util Bottlenecks: 
RCDc_limit = 132224 
RCDWRc_limit = 5873 
WTRc_limit = 10032 
RTWc_limit = 22769 
CCDLc_limit = 13382 
rwq = 0 
CCDLc_limit_alone = 10810 
WTRc_limit_alone = 8839 
RTWc_limit_alone = 21390 

Commands details: 
total_CMD = 506191 
n_nop = 448501 
Read = 28261 
Write = 0 
L2_Alloc = 0 
L2_WB = 5516 
n_act = 13824 
n_pre = 13808 
n_ref = 0 
n_req = 29640 
total_req = 33777 

Dual Bus Interface Util: 
issued_total_row = 27632 
issued_total_col = 33777 
Row_Bus_Util =  0.054588 
CoL_Bus_Util = 0.066728 
Either_Row_CoL_Bus_Util = 0.113969 
Issued_on_Two_Bus_Simul_Util = 0.007347 
issued_two_Eff = 0.064465 
queue_avg = 0.936723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936723
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448757 n_act=13669 n_pre=13653 n_ref_event=0 n_req=29732 n_rd=28351 n_rd_L2_A=0 n_write=0 n_wr_bk=5524 bw_util=0.06692
n_activity=301377 dram_eff=0.1124
bk0: 1777a 480040i bk1: 1784a 479779i bk2: 1812a 480324i bk3: 1808a 479351i bk4: 1904a 477299i bk5: 1900a 477566i bk6: 1842a 477926i bk7: 1812a 475846i bk8: 1677a 477801i bk9: 1685a 476964i bk10: 1694a 477482i bk11: 1686a 477151i bk12: 1761a 478012i bk13: 1772a 475543i bk14: 1729a 478501i bk15: 1708a 478335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540260
Row_Buffer_Locality_read = 0.551550
Row_Buffer_Locality_write = 0.308472
Bank_Level_Parallism = 2.203573
Bank_Level_Parallism_Col = 1.867322
Bank_Level_Parallism_Ready = 1.537594
write_to_read_ratio_blp_rw_average = 0.089029
GrpLevelPara = 1.422278 

BW Util details:
bwutil = 0.066921 
total_CMD = 506191 
util_bw = 33875 
Wasted_Col = 114398 
Wasted_Row = 69949 
Idle = 287969 

BW Util Bottlenecks: 
RCDc_limit = 131051 
RCDWRc_limit = 5208 
WTRc_limit = 9056 
RTWc_limit = 23821 
CCDLc_limit = 12930 
rwq = 0 
CCDLc_limit_alone = 10330 
WTRc_limit_alone = 8049 
RTWc_limit_alone = 22228 

Commands details: 
total_CMD = 506191 
n_nop = 448757 
Read = 28351 
Write = 0 
L2_Alloc = 0 
L2_WB = 5524 
n_act = 13669 
n_pre = 13653 
n_ref = 0 
n_req = 29732 
total_req = 33875 

Dual Bus Interface Util: 
issued_total_row = 27322 
issued_total_col = 33875 
Row_Bus_Util =  0.053976 
CoL_Bus_Util = 0.066921 
Either_Row_CoL_Bus_Util = 0.113463 
Issued_on_Two_Bus_Simul_Util = 0.007434 
issued_two_Eff = 0.065519 
queue_avg = 1.216839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21684
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448672 n_act=13734 n_pre=13718 n_ref_event=0 n_req=29726 n_rd=28357 n_rd_L2_A=0 n_write=0 n_wr_bk=5476 bw_util=0.06684
n_activity=304520 dram_eff=0.1111
bk0: 1780a 479616i bk1: 1796a 479482i bk2: 1828a 480289i bk3: 1824a 479500i bk4: 1864a 477396i bk5: 1896a 478603i bk6: 1836a 478502i bk7: 1800a 478034i bk8: 1665a 477261i bk9: 1660a 477652i bk10: 1728a 476074i bk11: 1696a 477060i bk12: 1780a 476770i bk13: 1790a 477197i bk14: 1730a 477543i bk15: 1684a 479858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537980
Row_Buffer_Locality_read = 0.550481
Row_Buffer_Locality_write = 0.279036
Bank_Level_Parallism = 2.169470
Bank_Level_Parallism_Col = 1.825855
Bank_Level_Parallism_Ready = 1.458369
write_to_read_ratio_blp_rw_average = 0.090934
GrpLevelPara = 1.418388 

BW Util details:
bwutil = 0.066838 
total_CMD = 506191 
util_bw = 33833 
Wasted_Col = 115501 
Wasted_Row = 70971 
Idle = 285886 

BW Util Bottlenecks: 
RCDc_limit = 131472 
RCDWRc_limit = 5340 
WTRc_limit = 9523 
RTWc_limit = 23320 
CCDLc_limit = 13079 
rwq = 0 
CCDLc_limit_alone = 10330 
WTRc_limit_alone = 8337 
RTWc_limit_alone = 21757 

Commands details: 
total_CMD = 506191 
n_nop = 448672 
Read = 28357 
Write = 0 
L2_Alloc = 0 
L2_WB = 5476 
n_act = 13734 
n_pre = 13718 
n_ref = 0 
n_req = 29726 
total_req = 33833 

Dual Bus Interface Util: 
issued_total_row = 27452 
issued_total_col = 33833 
Row_Bus_Util =  0.054232 
CoL_Bus_Util = 0.066838 
Either_Row_CoL_Bus_Util = 0.113631 
Issued_on_Two_Bus_Simul_Util = 0.007440 
issued_two_Eff = 0.065474 
queue_avg = 1.071894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07189
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448342 n_act=13876 n_pre=13860 n_ref_event=0 n_req=29733 n_rd=28361 n_rd_L2_A=0 n_write=0 n_wr_bk=5488 bw_util=0.06687
n_activity=303631 dram_eff=0.1115
bk0: 1800a 479337i bk1: 1788a 479005i bk2: 1832a 479675i bk3: 1826a 479845i bk4: 1880a 479481i bk5: 1888a 478009i bk6: 1816a 478005i bk7: 1808a 478613i bk8: 1672a 477310i bk9: 1668a 477667i bk10: 1700a 478065i bk11: 1716a 477853i bk12: 1794a 477423i bk13: 1773a 478566i bk14: 1716a 478527i bk15: 1684a 479532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533313
Row_Buffer_Locality_read = 0.547724
Row_Buffer_Locality_write = 0.235423
Bank_Level_Parallism = 2.143099
Bank_Level_Parallism_Col = 1.762019
Bank_Level_Parallism_Ready = 1.382020
write_to_read_ratio_blp_rw_average = 0.090435
GrpLevelPara = 1.411582 

BW Util details:
bwutil = 0.066870 
total_CMD = 506191 
util_bw = 33849 
Wasted_Col = 115687 
Wasted_Row = 70648 
Idle = 286007 

BW Util Bottlenecks: 
RCDc_limit = 132159 
RCDWRc_limit = 6091 
WTRc_limit = 9823 
RTWc_limit = 21213 
CCDLc_limit = 13147 
rwq = 0 
CCDLc_limit_alone = 10629 
WTRc_limit_alone = 8600 
RTWc_limit_alone = 19918 

Commands details: 
total_CMD = 506191 
n_nop = 448342 
Read = 28361 
Write = 0 
L2_Alloc = 0 
L2_WB = 5488 
n_act = 13876 
n_pre = 13860 
n_ref = 0 
n_req = 29733 
total_req = 33849 

Dual Bus Interface Util: 
issued_total_row = 27736 
issued_total_col = 33849 
Row_Bus_Util =  0.054794 
CoL_Bus_Util = 0.066870 
Either_Row_CoL_Bus_Util = 0.114283 
Issued_on_Two_Bus_Simul_Util = 0.007381 
issued_two_Eff = 0.064582 
queue_avg = 0.866047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.866047
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506191 n_nop=448283 n_act=13954 n_pre=13938 n_ref_event=0 n_req=29525 n_rd=28165 n_rd_L2_A=0 n_write=0 n_wr_bk=5440 bw_util=0.06639
n_activity=305371 dram_eff=0.11
bk0: 1800a 479649i bk1: 1790a 480090i bk2: 1824a 479722i bk3: 1816a 478628i bk4: 1872a 479164i bk5: 1892a 478833i bk6: 1828a 477714i bk7: 1808a 478348i bk8: 1660a 477929i bk9: 1660a 478056i bk10: 1696a 477751i bk11: 1652a 479107i bk12: 1738a 477435i bk13: 1717a 477578i bk14: 1720a 480664i bk15: 1692a 479036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527384
Row_Buffer_Locality_read = 0.542730
Row_Buffer_Locality_write = 0.209559
Bank_Level_Parallism = 2.113820
Bank_Level_Parallism_Col = 1.721941
Bank_Level_Parallism_Ready = 1.335902
write_to_read_ratio_blp_rw_average = 0.094711
GrpLevelPara = 1.405439 

BW Util details:
bwutil = 0.066388 
total_CMD = 506191 
util_bw = 33605 
Wasted_Col = 117459 
Wasted_Row = 70751 
Idle = 284376 

BW Util Bottlenecks: 
RCDc_limit = 133559 
RCDWRc_limit = 6416 
WTRc_limit = 10709 
RTWc_limit = 21529 
CCDLc_limit = 13297 
rwq = 0 
CCDLc_limit_alone = 10746 
WTRc_limit_alone = 9433 
RTWc_limit_alone = 20254 

Commands details: 
total_CMD = 506191 
n_nop = 448283 
Read = 28165 
Write = 0 
L2_Alloc = 0 
L2_WB = 5440 
n_act = 13954 
n_pre = 13938 
n_ref = 0 
n_req = 29525 
total_req = 33605 

Dual Bus Interface Util: 
issued_total_row = 27892 
issued_total_col = 33605 
Row_Bus_Util =  0.055102 
CoL_Bus_Util = 0.066388 
Either_Row_CoL_Bus_Util = 0.114400 
Issued_on_Two_Bus_Simul_Util = 0.007090 
issued_two_Eff = 0.061978 
queue_avg = 0.702134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.702134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89790, Miss = 16612, Miss_rate = 0.185, Pending_hits = 76, Reservation_fails = 383
L2_cache_bank[1]: Access = 87428, Miss = 16607, Miss_rate = 0.190, Pending_hits = 67, Reservation_fails = 607
L2_cache_bank[2]: Access = 91076, Miss = 16628, Miss_rate = 0.183, Pending_hits = 82, Reservation_fails = 289
L2_cache_bank[3]: Access = 87391, Miss = 16642, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 585
L2_cache_bank[4]: Access = 88131, Miss = 16654, Miss_rate = 0.189, Pending_hits = 83, Reservation_fails = 842
L2_cache_bank[5]: Access = 92723, Miss = 16598, Miss_rate = 0.179, Pending_hits = 71, Reservation_fails = 68
L2_cache_bank[6]: Access = 92138, Miss = 16590, Miss_rate = 0.180, Pending_hits = 102, Reservation_fails = 914
L2_cache_bank[7]: Access = 87533, Miss = 16625, Miss_rate = 0.190, Pending_hits = 71, Reservation_fails = 552
L2_cache_bank[8]: Access = 90188, Miss = 16605, Miss_rate = 0.184, Pending_hits = 94, Reservation_fails = 238
L2_cache_bank[9]: Access = 87110, Miss = 16641, Miss_rate = 0.191, Pending_hits = 78, Reservation_fails = 770
L2_cache_bank[10]: Access = 89304, Miss = 16613, Miss_rate = 0.186, Pending_hits = 79, Reservation_fails = 284
L2_cache_bank[11]: Access = 87721, Miss = 16673, Miss_rate = 0.190, Pending_hits = 75, Reservation_fails = 1229
L2_cache_bank[12]: Access = 92616, Miss = 16596, Miss_rate = 0.179, Pending_hits = 63, Reservation_fails = 222
L2_cache_bank[13]: Access = 87816, Miss = 16578, Miss_rate = 0.189, Pending_hits = 68, Reservation_fails = 547
L2_cache_bank[14]: Access = 98694, Miss = 16636, Miss_rate = 0.169, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[15]: Access = 85601, Miss = 16746, Miss_rate = 0.196, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[16]: Access = 91062, Miss = 16643, Miss_rate = 0.183, Pending_hits = 104, Reservation_fails = 1322
L2_cache_bank[17]: Access = 92286, Miss = 16686, Miss_rate = 0.181, Pending_hits = 69, Reservation_fails = 516
L2_cache_bank[18]: Access = 90342, Miss = 16656, Miss_rate = 0.184, Pending_hits = 94, Reservation_fails = 1367
L2_cache_bank[19]: Access = 97110, Miss = 16775, Miss_rate = 0.173, Pending_hits = 95, Reservation_fails = 374
L2_cache_bank[20]: Access = 85930, Miss = 16599, Miss_rate = 0.193, Pending_hits = 78, Reservation_fails = 694
L2_cache_bank[21]: Access = 94442, Miss = 16736, Miss_rate = 0.177, Pending_hits = 119, Reservation_fails = 2349
L2_cache_bank[22]: Access = 89391, Miss = 16622, Miss_rate = 0.186, Pending_hits = 72, Reservation_fails = 304
L2_cache_bank[23]: Access = 86772, Miss = 16579, Miss_rate = 0.191, Pending_hits = 82, Reservation_fails = 144
L2_cache_bank[24]: Access = 89092, Miss = 16595, Miss_rate = 0.186, Pending_hits = 86, Reservation_fails = 1444
L2_cache_bank[25]: Access = 87852, Miss = 16723, Miss_rate = 0.190, Pending_hits = 111, Reservation_fails = 2018
L2_cache_bank[26]: Access = 88902, Miss = 16646, Miss_rate = 0.187, Pending_hits = 86, Reservation_fails = 302
L2_cache_bank[27]: Access = 91908, Miss = 16683, Miss_rate = 0.182, Pending_hits = 98, Reservation_fails = 529
L2_cache_bank[28]: Access = 88398, Miss = 16648, Miss_rate = 0.188, Pending_hits = 77, Reservation_fails = 625
L2_cache_bank[29]: Access = 91036, Miss = 16675, Miss_rate = 0.183, Pending_hits = 66, Reservation_fails = 70
L2_cache_bank[30]: Access = 86362, Miss = 16620, Miss_rate = 0.192, Pending_hits = 72, Reservation_fails = 224
L2_cache_bank[31]: Access = 88741, Miss = 16628, Miss_rate = 0.187, Pending_hits = 106, Reservation_fails = 1229
L2_cache_bank[32]: Access = 87911, Miss = 16579, Miss_rate = 0.189, Pending_hits = 64, Reservation_fails = 169
L2_cache_bank[33]: Access = 90589, Miss = 16633, Miss_rate = 0.184, Pending_hits = 67, Reservation_fails = 492
L2_cache_bank[34]: Access = 87607, Miss = 16602, Miss_rate = 0.190, Pending_hits = 85, Reservation_fails = 2188
L2_cache_bank[35]: Access = 88809, Miss = 16612, Miss_rate = 0.187, Pending_hits = 90, Reservation_fails = 1380
L2_cache_bank[36]: Access = 87757, Miss = 16650, Miss_rate = 0.190, Pending_hits = 110, Reservation_fails = 302
L2_cache_bank[37]: Access = 87100, Miss = 16510, Miss_rate = 0.190, Pending_hits = 94, Reservation_fails = 885
L2_cache_bank[38]: Access = 88528, Miss = 16623, Miss_rate = 0.188, Pending_hits = 76, Reservation_fails = 606
L2_cache_bank[39]: Access = 90583, Miss = 16674, Miss_rate = 0.184, Pending_hits = 93, Reservation_fails = 835
L2_cache_bank[40]: Access = 93508, Miss = 16688, Miss_rate = 0.178, Pending_hits = 75, Reservation_fails = 299
L2_cache_bank[41]: Access = 89715, Miss = 16655, Miss_rate = 0.186, Pending_hits = 63, Reservation_fails = 342
L2_cache_bank[42]: Access = 87580, Miss = 16671, Miss_rate = 0.190, Pending_hits = 67, Reservation_fails = 209
L2_cache_bank[43]: Access = 89711, Miss = 16650, Miss_rate = 0.186, Pending_hits = 90, Reservation_fails = 682
L2_cache_bank[44]: Access = 88110, Miss = 16654, Miss_rate = 0.189, Pending_hits = 85, Reservation_fails = 1387
L2_cache_bank[45]: Access = 91682, Miss = 16627, Miss_rate = 0.181, Pending_hits = 53, Reservation_fails = 152
L2_cache_bank[46]: Access = 88028, Miss = 16602, Miss_rate = 0.189, Pending_hits = 82, Reservation_fails = 378
L2_cache_bank[47]: Access = 87450, Miss = 16535, Miss_rate = 0.189, Pending_hits = 71, Reservation_fails = 255
L2_total_cache_accesses = 4299554
L2_total_cache_misses = 798523
L2_total_cache_miss_rate = 0.1857
L2_total_cache_pending_hits = 3918
L2_total_cache_reservation_fails = 31602
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3388321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497845
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88818
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4072210
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30720
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4299554
icnt_total_pkts_simt_to_mem=4297314
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.26926
	minimum = 5
	maximum = 30
Network latency average = 5.2274
	minimum = 5
	maximum = 30
Slowest packet = 8376601
Flit latency average = 5.2274
	minimum = 5
	maximum = 30
Slowest flit = 8376601
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 1)
Accepted packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 1)
Injected flit rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 1)
Accepted flit rate average= 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29837 (5 samples)
	minimum = 5 (5 samples)
	maximum = 69 (5 samples)
Network latency average = 5.19543 (5 samples)
	minimum = 5 (5 samples)
	maximum = 69 (5 samples)
Flit latency average = 5.19543 (5 samples)
	minimum = 5 (5 samples)
	maximum = 69 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.21045 (5 samples)
	minimum = 0.189712 (5 samples)
	maximum = 0.244235 (5 samples)
Accepted packet rate average = 0.21045 (5 samples)
	minimum = 0.189712 (5 samples)
	maximum = 0.244773 (5 samples)
Injected flit rate average = 0.21045 (5 samples)
	minimum = 0.189712 (5 samples)
	maximum = 0.244235 (5 samples)
Accepted flit rate average = 0.21045 (5 samples)
	minimum = 0.189712 (5 samples)
	maximum = 0.244773 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 33 min, 28 sec (27208 sec)
gpgpu_simulation_rate = 2541 (inst/sec)
gpgpu_simulation_rate = 26 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 346611
gpu_sim_insn = 24252248
gpu_ipc =      69.9696
gpu_tot_sim_cycle = 1061235
gpu_tot_sim_insn = 93398277
gpu_tot_ipc =      88.0090
gpu_tot_issued_cta = 7014
gpu_occupancy = 76.9755% 
gpu_tot_occupancy = 76.9755% 
max_total_param_size = 0
gpu_stall_dramfull = 8653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7665
partiton_level_parallism_total  =       5.9327
partiton_level_parallism_util =       7.4190
partiton_level_parallism_util_total  =       7.5825
L2_BW  =     221.4326 GB/Sec
L2_BW_total  =     227.8985 GB/Sec
gpu_total_sim_rate=2398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3882708
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 188708, Miss = 29782, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 190321, Miss = 29875, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 189028, Miss = 29805, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 186851, Miss = 29024, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 199073, Miss = 30305, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 189701, Miss = 29586, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 188673, Miss = 29650, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 197401, Miss = 30388, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 188800, Miss = 30011, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 187177, Miss = 29242, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 190395, Miss = 31153, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 187659, Miss = 29418, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 198263, Miss = 30821, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 188892, Miss = 30184, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 189834, Miss = 30156, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 188649, Miss = 29808, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 192035, Miss = 30548, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 187287, Miss = 29756, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 187262, Miss = 30114, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 190354, Miss = 30451, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 190927, Miss = 30732, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 189079, Miss = 30545, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 193133, Miss = 30448, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 187980, Miss = 29602, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 189683, Miss = 30061, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 190075, Miss = 30071, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 186044, Miss = 29214, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 190031, Miss = 30596, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 190788, Miss = 29619, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 187194, Miss = 29224, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 192235, Miss = 29475, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 190486, Miss = 30166, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 183598, Miss = 28659, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 201291, Miss = 30918, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 188185, Miss = 29811, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 186754, Miss = 29368, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 194015, Miss = 29914, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 188305, Miss = 29209, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 198374, Miss = 30221, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 200625, Miss = 30091, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7625165
	L1D_total_cache_misses = 1198021
	L1D_total_cache_miss_rate = 0.1571
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 252504
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6352376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 546084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502401
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3862041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7400861
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3882708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1560, 2008, 1980, 3268, 2036, 2120, 1784, 2596, 1353, 1801, 1633, 1689, 2305, 1493, 1717, 2221, 1772, 1994, 1968, 1688, 1996, 2080, 1716, 1856, 1750, 1358, 1470, 1442, 1498, 1190, 1554, 1246, 1272, 1160, 1384, 1496, 1543, 1244, 1106, 1328, 1112, 1084, 1112, 916, 944, 1476, 944, 1028, 1043, 1127, 931, 875, 903, 875, 1071, 987, 743, 780, 722, 920, 687, 638, 722, 750, 
gpgpu_n_tot_thrd_icount = 238120128
gpgpu_n_tot_w_icount = 7441254
gpgpu_n_stall_shd_mem = 242957618
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6070933
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 19990701
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8080128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230563514	W0_Idle:8658651	W0_Scoreboard:12856909	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71280	W28:54285	W29:47415	W30:36912	W31:19512	W32:1649805
single_issue_nums: WS0:1852503	WS1:1862439	WS2:1854237	WS3:1872075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8312096 {8:1039012,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41560480 {40:1039012,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:431431 	246196 	14015 	20453 	156268 	104938 	49343 	31150 	14056 	1878 	107 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5265222 	1006283 	22980 	908 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3514856 	2604328 	169624 	5599 	714 	531 	343 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5789787 	493409 	10911 	1278 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2078 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        18        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        27        16        24        31        17        29        46 
dram[2]:        64        64        64        64        58        57        22        25        15        21        15        26        40        40        21        39 
dram[3]:        64        64        64        64        64        58        25        20        15        32        22        17        17        28        18        20 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        17        21        23        19        14        23        25        29 
dram[6]:        64        64        64        64        51        53        28        28        20        24        19        16        44        36        32        25 
dram[7]:        64        64        64        64        64        60        23        25        21        20        18        20        33        38        34        26 
dram[8]:        64        64        64        64        64        64        28        22        16        26        22        26        27        42        33        45 
dram[9]:        64        64        64        64        64        61        32        45        14        19        21        25        14        22        25        30 
dram[10]:        64        64        64        64        61        53        24        19        16        19        33        28        36        36        32        30 
dram[11]:        64        64        64        64        60        60        24        29        19        21        20        24        26        15        30        30 
dram[12]:        64        64        64        64        64        64        40        33        15        25        26        20        25        29        48        16 
dram[13]:        64        64        64        64        64        61        25        36        22        40        22        28        18        22        62        24 
dram[14]:        64        64        64        64        58        64        19        21        19        24        19        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        22        34        16        12        17        17        21        19        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        18        22        19        18        27        48        35 
dram[17]:        64        64        64        64        60        64        32        39        21        20        26        18        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        15        29        26        17        36        36        27        35 
dram[19]:        64        64        64        64        60        61        25        28        24        18        29        24        17        20        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        24        25        24        24        34        24        18 
dram[21]:        64        64        64        64        64        64        32        32        23        24        22        24        17        25        26        38 
dram[22]:        64        64        64        64        57        58        23        27        20        22        20        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        18        16        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     10396     10514     27393     11170      9729      9027      8245     10463     11747     33602     16503     11129     68515 
dram[1]:     10007     15061     11695      5427     11096     10374      5925      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     11732      6737     30052     13010      6377     18453      5837      9698      7351      6939     10433     10879     10826     16087     12951     12649 
dram[3]:     12888     12295      5496     13246     11317     15753      8241      7878      7341     15659      6365     11738      7971      8482      6668      8553 
dram[4]:      8152     15278     10485      7980     20193      8890      5853     10186     12300      9855     10265     22141      8678     19009     14075     18288 
dram[5]:      7751     11287      5625      7681      9659      6272      9422     14856      6223     14976      6064     10159      6946     10607      8836     13350 
dram[6]:      7407     18879      5621     12082      8904      5524      7567     11799     15006     10821      5448      8735     10580     29534     11472     12600 
dram[7]:     13903     17231      5667      7281     12094     22334      8475      7990     52140      8289      9264     10903      5855      8796     12330     10465 
dram[8]:     11108     34250      5746      7894     10658     15311     16063      9720     12769     26117      7196      8391     19810     13519     11638     14241 
dram[9]:     15305     41755      7332     12895     10246      7654      7346      9051     15226     12608      6146     13666      7771      9946     13851     14137 
dram[10]:     11171     85217     12285     19364      9102      8630      4951     10683     11063      9517      7325     14973      7118      7673     11198      9398 
dram[11]:     12360     89544      9712     19920     11621      8535      6500     12095     13632      8969      6569      6768     54049     10383     13011      9451 
dram[12]:     14199     11682      6899     14738     10301     10934      7500     10252     17107      7484      8853      4787      6842     20092     16688     10556 
dram[13]:      8796     22661      8501      8171      7210      7478      9636     10725     12721     13257      7517      7914     10800     12699     18727     12834 
dram[14]:     17847     16675      6857      8003     10388      6763      7524      9252      9808     11181     10252      5280     10074      8577     15112      9366 
dram[15]:     13136      8613      8124      6638      6778      9949      6898      6957     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702      8924      8490     10877     10078      9613      8460      7545      6466      9612      8167     28923      7985     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      8102     11585      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     41879     32770      7946      8535     11196      7963      9716      5773      5937     15768      8047      7608     10649     32016     11125     30098 
dram[19]:     13947     14772     32596      6272     12548     11671      8412     13203     13026     25146     10604      6435      5813      8228     11311     14160 
dram[20]:     32786     10235      8819      6989      6516      6537      9943      9418     45734     10673      8613     10526     18807      7159     12789      5407 
dram[21]:     14650      8773     24477     22822      9305     11766      7412      7200     10667     12321      9121      9244      5184      6874     16433     11349 
dram[22]:     29867      9363      5732     10759     12230      8205      6790     12516     11422      8190     10650     18667     35437      9034      9328     10711 
dram[23]:      8112     16599     14115      9473      8370      6862      7437      9618     14999      9451      9960     13544      6973      7481     27335     15238 
average row accesses per activate:
dram[0]:  2.332485  2.313905  2.240032  2.379715  2.373098  2.436003  2.291109  2.197710  2.063863  1.902439  1.932117  1.997024  2.194290  1.931930  2.011153  2.168530 
dram[1]:  2.255094  2.238735  2.285946  2.247573  2.344445  2.410339  2.157237  2.181198  2.135703  1.946981  1.937911  1.942878  2.164760  1.992953  2.154639  2.116955 
dram[2]:  2.151538  2.207518  2.221434  2.155390  2.207435  2.203773  2.136696  2.076095  1.996997  1.806408  1.972674  2.008277  2.136674  1.962025  1.986804  2.124704 
dram[3]:  2.278049  2.195876  2.145398  2.254732  2.214870  2.282334  2.075986  2.138971  2.027756  1.986456  1.989410  1.937363  2.091798  1.919444  1.977273  2.068913 
dram[4]:  2.182804  2.263415  2.351852  2.317213  2.372895  2.298833  2.182570  2.198925  2.058185  2.029703  1.976119  1.979198  2.173980  1.947183  2.105222  2.137767 
dram[5]:  2.303661  2.242570  2.204402  2.168971  2.246026  2.325799  2.237616  2.216527  2.009119  2.032333  1.985947  2.008876  1.980420  2.121785  2.084877  2.094942 
dram[6]:  2.259080  2.287728  2.279200  2.289516  2.291538  2.244528  2.093499  2.031780  1.906205  1.990847  1.936691  1.988078  2.101199  2.036337  2.125984  1.993323 
dram[7]:  2.230708  2.248193  2.129226  2.160300  2.241535  2.290100  2.237209  2.143069  2.060345  2.093281  1.991654  1.953285  2.105422  2.131398  2.159236  2.229876 
dram[8]:  2.312863  2.292904  2.246619  2.303993  2.396787  2.227376  2.355987  2.022191  2.029726  2.030604  2.018279  1.991742  2.086697  1.973239  2.126884  2.135433 
dram[9]:  2.233923  2.313164  2.223612  2.368246  2.347758  2.293354  2.241058  2.060692  2.132045  2.000000  1.969786  2.062452  2.014979  2.067498  2.198380  2.074330 
dram[10]:  2.272877  2.467972  2.241270  2.364898  2.203113  2.217647  2.062500  2.228043  1.954579  1.886021  1.998509  2.054795  2.176787  2.058394  2.005185  2.176045 
dram[11]:  2.270695  2.260691  2.146453  2.413822  2.192251  2.241010  2.128093  2.215944  2.073841  1.972993  1.924638  1.919656  1.958655  1.886379  2.077161  2.080683 
dram[12]:  2.434061  2.381523  2.270465  2.320678  2.346793  2.383693  2.168821  2.123644  1.911383  2.006038  1.997741  1.929083  2.106818  2.141546  2.127760  2.118804 
dram[13]:  2.276699  2.260626  2.232484  2.231783  2.217326  2.196006  2.235066  2.174271  2.119904  2.081123  1.926777  2.052471  1.961192  2.024982  2.159328  2.027108 
dram[14]:  2.369805  2.162015  2.089640  2.226884  2.281226  2.299539  2.249214  2.245342  1.845511  1.903763  1.889123  2.004435  2.159178  2.000706  1.985988  1.941606 
dram[15]:  2.296575  2.228070  2.313051  2.297125  2.287365  2.421182  2.251759  2.156600  1.898917  1.817867  2.018209  1.901138  1.943515  2.066470  2.060837  1.986517 
dram[16]:  2.329432  2.170279  2.320895  2.376559  2.316731  2.197466  2.229814  2.320065  1.953745  1.933866  2.015129  1.958763  1.981599  1.999279  2.171990  2.111811 
dram[17]:  2.144165  2.164236  2.290349  2.290850  2.307510  2.196575  2.194677  2.272510  1.906657  1.941306  1.992509  2.018769  2.011396  2.040317  2.144444  2.016667 
dram[18]:  2.173643  2.209807  2.363636  2.243050  2.096181  2.267388  2.207317  1.992345  1.952206  2.037500  1.958424  2.067485  1.957004  2.107704  1.978086  2.017464 
dram[19]:  2.179305  2.243506  2.331679  2.499135  2.226866  2.170182  2.262626  2.240887  2.019099  1.998488  2.102906  2.073038  1.843269  2.075668  2.090487  2.032774 
dram[20]:  2.218196  2.284653  2.464286  2.228029  2.346875  2.320930  2.307814  2.074368  2.106349  1.993284  2.089844  1.966765  2.182316  2.055965  2.156598  2.015813 
dram[21]:  2.152106  2.274878  2.435153  2.231431  2.282252  2.373705  2.311164  2.198462  1.958488  2.008390  1.984023  2.010448  2.076127  2.164751  2.068441  2.057858 
dram[22]:  2.153077  2.131700  2.280255  2.285600  2.425410  2.235693  2.161533  2.263241  1.957132  1.961396  2.056662  2.035982  2.089167  2.111362  2.037009  2.023059 
dram[23]:  2.191856  2.208134  2.265762  2.163359  2.289618  2.281755  2.150482  2.219814  1.954748  2.006855  2.012763  1.993171  2.043833  1.974601  2.196748  1.952872 
average row locality = 1069836/501672 = 2.132541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2663      2684      2708      2732      2832      2821      2757      2726      2508      2509      2504      2541      2628      2612      2587      2595 
dram[1]:      2676      2725      2712      2684      2824      2848      2776      2724      2500      2500      2512      2544      2694      2685      2596      2580 
dram[2]:      2700      2716      2717      2780      2836      2797      2766      2736      2516      2508      2527      2528      2671      2649      2591      2576 
dram[3]:      2704      2676      2680      2748      2844      2776      2744      2752      2488      2496      2488      2521      2639      2620      2580      2584 
dram[4]:      2716      2688      2696      2723      2828      2824      2750      2714      2509      2521      2504      2520      2680      2622      2582      2583 
dram[5]:      2676      2695      2704      2720      2835      2848      2740      2740      2500      2496      2544      2572      2688      2665      2584      2576 
dram[6]:      2700      2668      2740      2732      2844      2840      2720      2724      2500      2472      2548      2528      2663      2663      2583      2572 
dram[7]:      2704      2700      2728      2768      2844      2848      2736      2736      2488      2504      2484      2533      2652      2647      2592      2572 
dram[8]:      2691      2684      2720      2723      2848      2804      2757      2756      2519      2512      2510      2509      2651      2659      2568      2592 
dram[9]:      2684      2724      2736      2740      2848      2863      2733      2760      2504      2504      2532      2568      2683      2677      2594      2588 
dram[10]:      2667      2680      2720      2779      2839      2874      2724      2736      2484      2489      2536      2560      2688      2678      2588      2588 
dram[11]:      2654      2661      2712      2724      2860      2804      2768      2713      2496      2488      2512      2532      2651      2616      2576      2568 
dram[12]:      2691      2688      2724      2758      2832      2847      2709      2775      2509      2514      2511      2549      2637      2657      2581      2577 
dram[13]:      2712      2716      2704      2764      2836      2836      2732      2748      2508      2524      2540      2556      2687      2693      2580      2576 
dram[14]:      2696      2692      2736      2754      2843      2856      2716      2736      2508      2490      2548      2568      2691      2691      2577      2551 
dram[15]:      2660      2696      2772      2762      2836      2820      2732      2736      2488      2484      2516      2532      2647      2657      2591      2544 
dram[16]:      2690      2704      2700      2748      2843      2820      2725      2709      2517      2520      2520      2520      2655      2629      2544      2568 
dram[17]:      2710      2717      2720      2704      2796      2820      2736      2701      2492      2504      2520      2548      2680      2690      2585      2552 
dram[18]:      2704      2660      2728      2720      2832      2808      2744      2708      2512      2472      2544      2552      2678      2675      2589      2548 
dram[19]:      2668      2672      2716      2772      2848      2848      2752      2680      2499      2500      2533      2524      2612      2654      2585      2556 
dram[20]:      2665      2676      2724      2712      2864      2856      2762      2716      2511      2527      2532      2523      2649      2648      2593      2564 
dram[21]:      2668      2692      2744      2744      2796      2844      2760      2704      2498      2492      2588      2552      2668      2683      2599      2528 
dram[22]:      2700      2688      2752      2747      2828      2836      2724      2708      2504      2500      2544      2572      2691      2665      2580      2528 
dram[23]:      2700      2676      2732      2728      2807      2832      2744      2712      2492      2492      2540      2488      2611      2585      2584      2544 
total dram reads = 1020316
bank skew: 2874/2472 = 1.16
chip skew: 42738/42267 = 1.01
number of total write accesses:
dram[0]:        87        95       101       107       132       129       155       153       142       143       143       143       139       141       118       120 
dram[1]:        91       107       102        94       130       136       160       153       144       144       141       143       144       143       121       117 
dram[2]:        97       103       102       119       133       123       157       156       144       142       144       141       143       141       119       116 
dram[3]:        98        93        94       111       135       118       152       157       142       144       142       139       141       144       117       118 
dram[4]:       102        96        98       104       131       130       155       149       144       144       144       144       144       143       119       117 
dram[5]:        93        97       100       104       132       136       151       157       144       144       141       144       144       140       118       116 
dram[6]:        99        91       109       107       135       134       146       153       142       138       144       140       140       139       117       115 
dram[7]:       100        99       106       116       135       136       150       155       141       144       141       143       144       143       120       115 
dram[8]:        96        95       104       104       136       125       155       160       144       142       140       144       141       143       114       120 
dram[9]:        95       105       108       109       136       139       149       160       144       144       141       140       142       141       121       119 
dram[10]:        90        94       104       118       133       142       147       156       141       142       144       140       144       142       119       119 
dram[11]:        89        88       102       105       139       125       156       150       144       142       144       144       144       140       116       114 
dram[12]:        96        96       105       115       132       135       143       162       144       144       142       144       144       142       117       116 
dram[13]:       102       103       100       115       133       133       149       159       144       144       144       143       143       144       117       116 
dram[14]:        98        97       108       112       134       138       145       156       144       141       144       144       144       144       116       109 
dram[15]:        89        98       117       114       133       129       148       156       142       141       144       141       140       141       119       108 
dram[16]:        96       100        99       111       134       129       147       147       144       141       144       140       145       142       108       114 
dram[17]:       101       103       104       100       123       130       150       151       143       142       140       141       144       144       117       110 
dram[18]:       100        89       106       104       132       126       152       155       143       136       141       144       144       143       119       109 
dram[19]:        91        92       103       117       136       136       160       148       144       144       144       144       140       144       118       111 
dram[20]:        90        93       105       102       140       138       162       157       143       144       143       140       140       144       120       113 
dram[21]:        91        97       110       110       123       135       159       154       144       141       144       142       141       142       121       104 
dram[22]:        99        96       112       110       131       133       153       155       144       142       142       144       144       141       117       104 
dram[23]:        99        93       107       106       126       132       157       156       143       143       141       139       140       136       118       108 
total dram writes = 49520
bank skew: 162/87 = 1.86
chip skew: 2093/2041 = 1.03
average mf latency per bank:
dram[0]:       1363      1394      1131      1188      1029      1009       861       896       813       716       713       675       657       651      1182      1081
dram[1]:       1554      1445      1252      1180       985       933       824       867       811       740       707       680       624       628      1094      1153
dram[2]:       1349      1484      1139      1162       915      1109       896       884       827       822       715       738       622       650      1127      1107
dram[3]:       1452      1457      1317      1115       982      1025       797       862       737       738       648       685       616       650      1361      1071
dram[4]:       1353      1338      1277      1243       954       973       910       832       753       744       717       719       624       629      1229      1159
dram[5]:       1668      1350      1170      1190       906       994       908       865       719       716       685       690       611       621      1075      1193
dram[6]:       1366      1535      1306      1161      1056       981       825       812       839       736       646       667       622       618      1332      1124
dram[7]:       1441      1416      1286      1231       991       933      1007       808       763       725       666       653       602       621      1710      1045
dram[8]:       1545      1537      1136      1140       985      1015       804       897       795       829       708       672       635       646      1307      1244
dram[9]:       1568      1384      1153      1352      1014       965       845       939       812       764       689       699       609       622      1145      1590
dram[10]:       1246      1499      1129      1347      1131       939       869       876       755       773       672       686       628       641      1088      1443
dram[11]:       1439      1450      1212      1179       989      1014       871       830       758       740       725       651       621       577      1134      1141
dram[12]:       1296      1495      1202      1149      1009       975       859       878       757       789       673       722       663       639      1356      1156
dram[13]:       1413      1485      1229      1092       998      1102       835       835       733       710       688       670       599       611      1203      1377
dram[14]:       1424      1378      1078      1178       961       946       829       852       763       810       672       701       632       621      1306      1390
dram[15]:       1333      1345      1133      1284       918       992       881       857       778       783       674       691       636       634      1187      1135
dram[16]:       1445      1350      1141      1218       931       999       864       817       791       796       680       638       616       630      1210      1417
dram[17]:       1414      1399      1169      1101       995      1047       859       859       763       815       679       694       610       600      1176      1234
dram[18]:       1399      1439      1176      1106      1009      1035       867       781       750       793       684       667       605       648      1104      1158
dram[19]:       1357      1565      1145      1158       975      1048       936       836       820       756       686       713       624       602      1143      1200
dram[20]:       1635      1566      1189      1233      1046       965       888       849       778       788       736       705       664       637      1242      1152
dram[21]:       1295      1371      1113      1188      1079       994       863       859       765       765       682       675       599       653      1230      1321
dram[22]:       1377      1528      1180      1396       962       947       879       826       763       696       683       664       620       614      1176      1259
dram[23]:       1295      1411      1221      1218      1125       973       845       860       745       766       664       667       603       584      1100      1131
maximum mf latency per bank:
dram[0]:        924       850       717       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       875       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        777       958       699       930       839       723       843       731       720       658       654       707       734       778       646       637
dram[3]:        649       623       646      1237       747       702       671       725       722       607       567      1160      1151       814       708       726
dram[4]:        851      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       738       820      1058       831       955       744      1090       794      1081       977      1283       914       743       774       957
dram[6]:        756       665      1478       703       809       823      1002       782       699       763       914       638       788       726       821       752
dram[7]:        799       910       865      1011       864       980       748      1005       752       593       637       866      1260      1938       847       696
dram[8]:        806       942      1217       758       951      1092       805       673      1158       846      1050       765      1029       867       643       702
dram[9]:        869       986      1012       974      1260       740       917      1020       878      1038      1005       950       900      1089       824       846
dram[10]:        724       829       952      1252       966      1162       927      1475       687      1410       798      1144       958      1322      1009      1202
dram[11]:        679       704       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1417      1634      1007      1220       910      1647      1004      1092      1598      1204       747      1206
dram[13]:        829       760       815      1190       931       912       927       895       767       857       729       786       965       858       739       799
dram[14]:        840       745       818      1523       982      1060       838       817       691       837       677       842       926      1069       674       961
dram[15]:        772       849      1174       970      1059       985       944      1437      1077       709       826       943      1089      1376       900       982
dram[16]:        803       788       916       722       895       772      1015       861       988       738       772       870      1132      1062       796       863
dram[17]:        940      1285       918      1002       870      1394       884      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        967       791       888       936       828       823      1033       719       725       706       914       746       863       709       769       716
dram[19]:        721       889       874      1739       747       918       889       986       736       854       767      1029       922      1377       797       866
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532       985      1350      1014      1459      2141      1362       942
dram[21]:        767       683      1266       976       974       961       835       896       865       910      1423       890       878      1026       746       902
dram[22]:        803       858       924       665       767       879       723       942       856       697       626       959       664       755       827       806
dram[23]:        601       691       692       694       833       849       638       659       693       706       725       562      1049       655       674       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665488 n_act=20544 n_pre=20528 n_ref_event=0 n_req=44455 n_rd=42407 n_rd_L2_A=0 n_write=0 n_wr_bk=8192 bw_util=0.06731
n_activity=456466 dram_eff=0.1108
bk0: 2663a 714900i bk1: 2684a 713793i bk2: 2708a 712990i bk3: 2732a 712491i bk4: 2832a 711606i bk5: 2821a 711268i bk6: 2757a 710657i bk7: 2726a 709442i bk8: 2508a 709262i bk9: 2509a 707175i bk10: 2504a 708192i bk11: 2541a 709583i bk12: 2628a 710711i bk13: 2612a 706175i bk14: 2587a 709432i bk15: 2595a 712444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537892
Row_Buffer_Locality_read = 0.551135
Row_Buffer_Locality_write = 0.263672
Bank_Level_Parallism = 2.132105
Bank_Level_Parallism_Col = 1.767087
Bank_Level_Parallism_Ready = 1.396767
write_to_read_ratio_blp_rw_average = 0.093920
GrpLevelPara = 1.406695 

BW Util details:
bwutil = 0.067312 
total_CMD = 751707 
util_bw = 50599 
Wasted_Col = 173158 
Wasted_Row = 105329 
Idle = 422621 

BW Util Bottlenecks: 
RCDc_limit = 196731 
RCDWRc_limit = 8783 
WTRc_limit = 15157 
RTWc_limit = 32216 
CCDLc_limit = 19594 
rwq = 0 
CCDLc_limit_alone = 15763 
WTRc_limit_alone = 13357 
RTWc_limit_alone = 30185 

Commands details: 
total_CMD = 751707 
n_nop = 665488 
Read = 42407 
Write = 0 
L2_Alloc = 0 
L2_WB = 8192 
n_act = 20544 
n_pre = 20528 
n_ref = 0 
n_req = 44455 
total_req = 50599 

Dual Bus Interface Util: 
issued_total_row = 41072 
issued_total_col = 50599 
Row_Bus_Util =  0.054638 
CoL_Bus_Util = 0.067312 
Either_Row_CoL_Bus_Util = 0.114698 
Issued_on_Two_Bus_Simul_Util = 0.007253 
issued_two_Eff = 0.063234 
queue_avg = 0.936817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664901 n_act=20750 n_pre=20734 n_ref_event=0 n_req=44650 n_rd=42580 n_rd_L2_A=0 n_write=0 n_wr_bk=8280 bw_util=0.06766
n_activity=458520 dram_eff=0.1109
bk0: 2676a 712838i bk1: 2725a 710805i bk2: 2712a 711988i bk3: 2684a 711862i bk4: 2824a 709699i bk5: 2848a 709244i bk6: 2776a 707895i bk7: 2724a 708559i bk8: 2500a 710271i bk9: 2500a 708225i bk10: 2512a 708083i bk11: 2544a 707756i bk12: 2694a 709448i bk13: 2685a 706573i bk14: 2596a 711652i bk15: 2580a 710512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535274
Row_Buffer_Locality_read = 0.546148
Row_Buffer_Locality_write = 0.311594
Bank_Level_Parallism = 2.150897
Bank_Level_Parallism_Col = 1.797686
Bank_Level_Parallism_Ready = 1.439874
write_to_read_ratio_blp_rw_average = 0.089760
GrpLevelPara = 1.410607 

BW Util details:
bwutil = 0.067659 
total_CMD = 751707 
util_bw = 50860 
Wasted_Col = 174753 
Wasted_Row = 107528 
Idle = 418566 

BW Util Bottlenecks: 
RCDc_limit = 199440 
RCDWRc_limit = 8054 
WTRc_limit = 14650 
RTWc_limit = 31451 
CCDLc_limit = 19616 
rwq = 0 
CCDLc_limit_alone = 15891 
WTRc_limit_alone = 12957 
RTWc_limit_alone = 29419 

Commands details: 
total_CMD = 751707 
n_nop = 664901 
Read = 42580 
Write = 0 
L2_Alloc = 0 
L2_WB = 8280 
n_act = 20750 
n_pre = 20734 
n_ref = 0 
n_req = 44650 
total_req = 50860 

Dual Bus Interface Util: 
issued_total_row = 41484 
issued_total_col = 50860 
Row_Bus_Util =  0.055186 
CoL_Bus_Util = 0.067659 
Either_Row_CoL_Bus_Util = 0.115479 
Issued_on_Two_Bus_Simul_Util = 0.007367 
issued_two_Eff = 0.063797 
queue_avg = 1.012291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=663628 n_act=21474 n_pre=21458 n_ref_event=0 n_req=44694 n_rd=42614 n_rd_L2_A=0 n_write=0 n_wr_bk=8320 bw_util=0.06776
n_activity=461290 dram_eff=0.1104
bk0: 2700a 711174i bk1: 2716a 710637i bk2: 2717a 711205i bk3: 2780a 708400i bk4: 2836a 707696i bk5: 2797a 708543i bk6: 2766a 707058i bk7: 2736a 707208i bk8: 2516a 708603i bk9: 2508a 706442i bk10: 2527a 709102i bk11: 2528a 709393i bk12: 2671a 709295i bk13: 2649a 707121i bk14: 2591a 709982i bk15: 2576a 711963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519533
Row_Buffer_Locality_read = 0.534214
Row_Buffer_Locality_write = 0.218750
Bank_Level_Parallism = 2.159719
Bank_Level_Parallism_Col = 1.761857
Bank_Level_Parallism_Ready = 1.361134
write_to_read_ratio_blp_rw_average = 0.093428
GrpLevelPara = 1.419549 

BW Util details:
bwutil = 0.067758 
total_CMD = 751707 
util_bw = 50934 
Wasted_Col = 178676 
Wasted_Row = 107556 
Idle = 414541 

BW Util Bottlenecks: 
RCDc_limit = 205109 
RCDWRc_limit = 9389 
WTRc_limit = 16181 
RTWc_limit = 35252 
CCDLc_limit = 20125 
rwq = 0 
CCDLc_limit_alone = 16030 
WTRc_limit_alone = 14237 
RTWc_limit_alone = 33101 

Commands details: 
total_CMD = 751707 
n_nop = 663628 
Read = 42614 
Write = 0 
L2_Alloc = 0 
L2_WB = 8320 
n_act = 21474 
n_pre = 21458 
n_ref = 0 
n_req = 44694 
total_req = 50934 

Dual Bus Interface Util: 
issued_total_row = 42932 
issued_total_col = 50934 
Row_Bus_Util =  0.057113 
CoL_Bus_Util = 0.067758 
Either_Row_CoL_Bus_Util = 0.117172 
Issued_on_Two_Bus_Simul_Util = 0.007698 
issued_two_Eff = 0.065702 
queue_avg = 0.844587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664296 n_act=21180 n_pre=21164 n_ref_event=0 n_req=44385 n_rd=42340 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.06721
n_activity=461418 dram_eff=0.1095
bk0: 2704a 713221i bk1: 2676a 713300i bk2: 2680a 711772i bk3: 2748a 711183i bk4: 2844a 708788i bk5: 2776a 711762i bk6: 2744a 708418i bk7: 2752a 707586i bk8: 2488a 710294i bk9: 2496a 709639i bk10: 2488a 710617i bk11: 2521a 707628i bk12: 2639a 708852i bk13: 2620a 707687i bk14: 2580a 709210i bk15: 2584a 710473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522812
Row_Buffer_Locality_read = 0.537364
Row_Buffer_Locality_write = 0.221516
Bank_Level_Parallism = 2.110948
Bank_Level_Parallism_Col = 1.719575
Bank_Level_Parallism_Ready = 1.317933
write_to_read_ratio_blp_rw_average = 0.096461
GrpLevelPara = 1.399171 

BW Util details:
bwutil = 0.067207 
total_CMD = 751707 
util_bw = 50520 
Wasted_Col = 178623 
Wasted_Row = 107799 
Idle = 414765 

BW Util Bottlenecks: 
RCDc_limit = 203440 
RCDWRc_limit = 9412 
WTRc_limit = 14972 
RTWc_limit = 33758 
CCDLc_limit = 20567 
rwq = 0 
CCDLc_limit_alone = 16434 
WTRc_limit_alone = 13047 
RTWc_limit_alone = 31550 

Commands details: 
total_CMD = 751707 
n_nop = 664296 
Read = 42340 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 21180 
n_pre = 21164 
n_ref = 0 
n_req = 44385 
total_req = 50520 

Dual Bus Interface Util: 
issued_total_row = 42344 
issued_total_col = 50520 
Row_Bus_Util =  0.056330 
CoL_Bus_Util = 0.067207 
Either_Row_CoL_Bus_Util = 0.116283 
Issued_on_Two_Bus_Simul_Util = 0.007254 
issued_two_Eff = 0.062383 
queue_avg = 0.809870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.80987
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665384 n_act=20647 n_pre=20631 n_ref_event=0 n_req=44524 n_rd=42460 n_rd_L2_A=0 n_write=0 n_wr_bk=8244 bw_util=0.06745
n_activity=454644 dram_eff=0.1115
bk0: 2716a 711202i bk1: 2688a 712556i bk2: 2696a 712721i bk3: 2723a 712242i bk4: 2828a 710681i bk5: 2824a 709168i bk6: 2750a 708345i bk7: 2714a 708682i bk8: 2509a 709334i bk9: 2521a 709239i bk10: 2504a 707929i bk11: 2520a 707436i bk12: 2680a 708142i bk13: 2622a 706177i bk14: 2582a 710889i bk15: 2583a 710948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536273
Row_Buffer_Locality_read = 0.548822
Row_Buffer_Locality_write = 0.278101
Bank_Level_Parallism = 2.171426
Bank_Level_Parallism_Col = 1.812319
Bank_Level_Parallism_Ready = 1.445921
write_to_read_ratio_blp_rw_average = 0.091898
GrpLevelPara = 1.417529 

BW Util details:
bwutil = 0.067452 
total_CMD = 751707 
util_bw = 50704 
Wasted_Col = 173249 
Wasted_Row = 105851 
Idle = 421903 

BW Util Bottlenecks: 
RCDc_limit = 197748 
RCDWRc_limit = 8380 
WTRc_limit = 15320 
RTWc_limit = 34135 
CCDLc_limit = 19817 
rwq = 0 
CCDLc_limit_alone = 15848 
WTRc_limit_alone = 13455 
RTWc_limit_alone = 32031 

Commands details: 
total_CMD = 751707 
n_nop = 665384 
Read = 42460 
Write = 0 
L2_Alloc = 0 
L2_WB = 8244 
n_act = 20647 
n_pre = 20631 
n_ref = 0 
n_req = 44524 
total_req = 50704 

Dual Bus Interface Util: 
issued_total_row = 41278 
issued_total_col = 50704 
Row_Bus_Util =  0.054912 
CoL_Bus_Util = 0.067452 
Either_Row_CoL_Bus_Util = 0.114836 
Issued_on_Two_Bus_Simul_Util = 0.007528 
issued_two_Eff = 0.065556 
queue_avg = 1.051036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664779 n_act=20876 n_pre=20860 n_ref_event=0 n_req=44644 n_rd=42583 n_rd_L2_A=0 n_write=0 n_wr_bk=8244 bw_util=0.06762
n_activity=456991 dram_eff=0.1112
bk0: 2676a 713923i bk1: 2695a 712500i bk2: 2704a 710961i bk3: 2720a 709888i bk4: 2835a 708888i bk5: 2848a 710738i bk6: 2740a 709927i bk7: 2740a 709382i bk8: 2500a 709453i bk9: 2496a 710364i bk10: 2544a 707902i bk11: 2572a 707492i bk12: 2688a 706103i bk13: 2665a 710220i bk14: 2584a 711864i bk15: 2576a 710832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532390
Row_Buffer_Locality_read = 0.546767
Row_Buffer_Locality_write = 0.235323
Bank_Level_Parallism = 2.142807
Bank_Level_Parallism_Col = 1.758180
Bank_Level_Parallism_Ready = 1.370256
write_to_read_ratio_blp_rw_average = 0.095097
GrpLevelPara = 1.409962 

BW Util details:
bwutil = 0.067615 
total_CMD = 751707 
util_bw = 50827 
Wasted_Col = 175610 
Wasted_Row = 105613 
Idle = 419657 

BW Util Bottlenecks: 
RCDc_limit = 199476 
RCDWRc_limit = 9105 
WTRc_limit = 14486 
RTWc_limit = 34330 
CCDLc_limit = 20215 
rwq = 0 
CCDLc_limit_alone = 16200 
WTRc_limit_alone = 12742 
RTWc_limit_alone = 32059 

Commands details: 
total_CMD = 751707 
n_nop = 664779 
Read = 42583 
Write = 0 
L2_Alloc = 0 
L2_WB = 8244 
n_act = 20876 
n_pre = 20860 
n_ref = 0 
n_req = 44644 
total_req = 50827 

Dual Bus Interface Util: 
issued_total_row = 41736 
issued_total_col = 50827 
Row_Bus_Util =  0.055522 
CoL_Bus_Util = 0.067615 
Either_Row_CoL_Bus_Util = 0.115641 
Issued_on_Two_Bus_Simul_Util = 0.007496 
issued_two_Eff = 0.064824 
queue_avg = 0.896363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664561 n_act=21102 n_pre=21086 n_ref_event=0 n_req=44546 n_rd=42497 n_rd_L2_A=0 n_write=0 n_wr_bk=8196 bw_util=0.06744
n_activity=457159 dram_eff=0.1109
bk0: 2700a 712724i bk1: 2668a 713795i bk2: 2740a 710681i bk3: 2732a 711574i bk4: 2844a 710134i bk5: 2840a 709298i bk6: 2720a 707810i bk7: 2724a 707441i bk8: 2500a 708933i bk9: 2472a 710201i bk10: 2548a 707509i bk11: 2528a 709055i bk12: 2663a 708950i bk13: 2663a 708097i bk14: 2583a 711594i bk15: 2572a 709847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526287
Row_Buffer_Locality_read = 0.540344
Row_Buffer_Locality_write = 0.234749
Bank_Level_Parallism = 2.139829
Bank_Level_Parallism_Col = 1.757012
Bank_Level_Parallism_Ready = 1.370880
write_to_read_ratio_blp_rw_average = 0.089493
GrpLevelPara = 1.414403 

BW Util details:
bwutil = 0.067437 
total_CMD = 751707 
util_bw = 50693 
Wasted_Col = 176197 
Wasted_Row = 106882 
Idle = 417935 

BW Util Bottlenecks: 
RCDc_limit = 201536 
RCDWRc_limit = 8828 
WTRc_limit = 15108 
RTWc_limit = 31719 
CCDLc_limit = 19863 
rwq = 0 
CCDLc_limit_alone = 16104 
WTRc_limit_alone = 13363 
RTWc_limit_alone = 29705 

Commands details: 
total_CMD = 751707 
n_nop = 664561 
Read = 42497 
Write = 0 
L2_Alloc = 0 
L2_WB = 8196 
n_act = 21102 
n_pre = 21086 
n_ref = 0 
n_req = 44546 
total_req = 50693 

Dual Bus Interface Util: 
issued_total_row = 42188 
issued_total_col = 50693 
Row_Bus_Util =  0.056123 
CoL_Bus_Util = 0.067437 
Either_Row_CoL_Bus_Util = 0.115931 
Issued_on_Two_Bus_Simul_Util = 0.007629 
issued_two_Eff = 0.065809 
queue_avg = 0.883796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.883796
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665025 n_act=20766 n_pre=20750 n_ref_event=0 n_req=44624 n_rd=42536 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.0677
n_activity=455770 dram_eff=0.1117
bk0: 2704a 711805i bk1: 2700a 711639i bk2: 2728a 709689i bk3: 2768a 708720i bk4: 2844a 707858i bk5: 2848a 709590i bk6: 2736a 709661i bk7: 2736a 707733i bk8: 2488a 710292i bk9: 2504a 710524i bk10: 2484a 710268i bk11: 2533a 707820i bk12: 2652a 708407i bk13: 2647a 708616i bk14: 2592a 711453i bk15: 2572a 713010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534645
Row_Buffer_Locality_read = 0.548571
Row_Buffer_Locality_write = 0.250958
Bank_Level_Parallism = 2.172773
Bank_Level_Parallism_Col = 1.799829
Bank_Level_Parallism_Ready = 1.389895
write_to_read_ratio_blp_rw_average = 0.097149
GrpLevelPara = 1.423427 

BW Util details:
bwutil = 0.067697 
total_CMD = 751707 
util_bw = 50888 
Wasted_Col = 172934 
Wasted_Row = 105182 
Idle = 422703 

BW Util Bottlenecks: 
RCDc_limit = 197241 
RCDWRc_limit = 9144 
WTRc_limit = 15909 
RTWc_limit = 35064 
CCDLc_limit = 20527 
rwq = 0 
CCDLc_limit_alone = 16312 
WTRc_limit_alone = 13949 
RTWc_limit_alone = 32809 

Commands details: 
total_CMD = 751707 
n_nop = 665025 
Read = 42536 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 20766 
n_pre = 20750 
n_ref = 0 
n_req = 44624 
total_req = 50888 

Dual Bus Interface Util: 
issued_total_row = 41516 
issued_total_col = 50888 
Row_Bus_Util =  0.055229 
CoL_Bus_Util = 0.067697 
Either_Row_CoL_Bus_Util = 0.115314 
Issued_on_Two_Bus_Simul_Util = 0.007612 
issued_two_Eff = 0.066011 
queue_avg = 0.965605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665158 n_act=20692 n_pre=20676 n_ref_event=0 n_req=44566 n_rd=42503 n_rd_L2_A=0 n_write=0 n_wr_bk=8252 bw_util=0.06752
n_activity=455379 dram_eff=0.1115
bk0: 2691a 713734i bk1: 2684a 712972i bk2: 2720a 711652i bk3: 2723a 712100i bk4: 2848a 710880i bk5: 2804a 708936i bk6: 2757a 710639i bk7: 2756a 705349i bk8: 2519a 708478i bk9: 2512a 709038i bk10: 2510a 709172i bk11: 2509a 709419i bk12: 2651a 708709i bk13: 2659a 706120i bk14: 2568a 712170i bk15: 2592a 711557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535700
Row_Buffer_Locality_read = 0.549820
Row_Buffer_Locality_write = 0.244789
Bank_Level_Parallism = 2.155239
Bank_Level_Parallism_Col = 1.784689
Bank_Level_Parallism_Ready = 1.393084
write_to_read_ratio_blp_rw_average = 0.095213
GrpLevelPara = 1.415952 

BW Util details:
bwutil = 0.067520 
total_CMD = 751707 
util_bw = 50755 
Wasted_Col = 173542 
Wasted_Row = 105575 
Idle = 421835 

BW Util Bottlenecks: 
RCDc_limit = 197163 
RCDWRc_limit = 8965 
WTRc_limit = 14976 
RTWc_limit = 34522 
CCDLc_limit = 20221 
rwq = 0 
CCDLc_limit_alone = 16251 
WTRc_limit_alone = 13199 
RTWc_limit_alone = 32329 

Commands details: 
total_CMD = 751707 
n_nop = 665158 
Read = 42503 
Write = 0 
L2_Alloc = 0 
L2_WB = 8252 
n_act = 20692 
n_pre = 20676 
n_ref = 0 
n_req = 44566 
total_req = 50755 

Dual Bus Interface Util: 
issued_total_row = 41368 
issued_total_col = 50755 
Row_Bus_Util =  0.055032 
CoL_Bus_Util = 0.067520 
Either_Row_CoL_Bus_Util = 0.115137 
Issued_on_Two_Bus_Simul_Util = 0.007415 
issued_two_Eff = 0.064403 
queue_avg = 0.942102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942102
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664900 n_act=20773 n_pre=20757 n_ref_event=0 n_req=44831 n_rd=42738 n_rd_L2_A=0 n_write=0 n_wr_bk=8369 bw_util=0.06799
n_activity=459236 dram_eff=0.1113
bk0: 2684a 713155i bk1: 2724a 712274i bk2: 2736a 709981i bk3: 2740a 711794i bk4: 2848a 709967i bk5: 2863a 708210i bk6: 2733a 709739i bk7: 2760a 705816i bk8: 2504a 710432i bk9: 2504a 708418i bk10: 2532a 708073i bk11: 2568a 708083i bk12: 2683a 705905i bk13: 2677a 707602i bk14: 2594a 711331i bk15: 2588a 710321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536638
Row_Buffer_Locality_read = 0.549605
Row_Buffer_Locality_write = 0.271859
Bank_Level_Parallism = 2.158640
Bank_Level_Parallism_Col = 1.814528
Bank_Level_Parallism_Ready = 1.460446
write_to_read_ratio_blp_rw_average = 0.089132
GrpLevelPara = 1.413597 

BW Util details:
bwutil = 0.067988 
total_CMD = 751707 
util_bw = 51107 
Wasted_Col = 174856 
Wasted_Row = 108063 
Idle = 417681 

BW Util Bottlenecks: 
RCDc_limit = 198190 
RCDWRc_limit = 8487 
WTRc_limit = 14581 
RTWc_limit = 33943 
CCDLc_limit = 19452 
rwq = 0 
CCDLc_limit_alone = 15660 
WTRc_limit_alone = 12911 
RTWc_limit_alone = 31821 

Commands details: 
total_CMD = 751707 
n_nop = 664900 
Read = 42738 
Write = 0 
L2_Alloc = 0 
L2_WB = 8369 
n_act = 20773 
n_pre = 20757 
n_ref = 0 
n_req = 44831 
total_req = 51107 

Dual Bus Interface Util: 
issued_total_row = 41530 
issued_total_col = 51107 
Row_Bus_Util =  0.055248 
CoL_Bus_Util = 0.067988 
Either_Row_CoL_Bus_Util = 0.115480 
Issued_on_Two_Bus_Simul_Util = 0.007756 
issued_two_Eff = 0.067160 
queue_avg = 1.041938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04194
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664676 n_act=20879 n_pre=20863 n_ref_event=0 n_req=44705 n_rd=42630 n_rd_L2_A=0 n_write=0 n_wr_bk=8297 bw_util=0.06775
n_activity=458647 dram_eff=0.111
bk0: 2667a 712438i bk1: 2680a 715177i bk2: 2720a 711316i bk3: 2779a 711155i bk4: 2839a 706445i bk5: 2874a 706659i bk6: 2724a 707000i bk7: 2736a 708896i bk8: 2484a 708094i bk9: 2489a 706696i bk10: 2536a 707590i bk11: 2560a 708690i bk12: 2688a 709269i bk13: 2678a 707897i bk14: 2588a 708827i bk15: 2588a 711460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532961
Row_Buffer_Locality_read = 0.546446
Row_Buffer_Locality_write = 0.255904
Bank_Level_Parallism = 2.178252
Bank_Level_Parallism_Col = 1.818178
Bank_Level_Parallism_Ready = 1.432325
write_to_read_ratio_blp_rw_average = 0.089307
GrpLevelPara = 1.424169 

BW Util details:
bwutil = 0.067748 
total_CMD = 751707 
util_bw = 50927 
Wasted_Col = 174812 
Wasted_Row = 106825 
Idle = 419143 

BW Util Bottlenecks: 
RCDc_limit = 199479 
RCDWRc_limit = 8728 
WTRc_limit = 14904 
RTWc_limit = 36117 
CCDLc_limit = 19896 
rwq = 0 
CCDLc_limit_alone = 15717 
WTRc_limit_alone = 13031 
RTWc_limit_alone = 33811 

Commands details: 
total_CMD = 751707 
n_nop = 664676 
Read = 42630 
Write = 0 
L2_Alloc = 0 
L2_WB = 8297 
n_act = 20879 
n_pre = 20863 
n_ref = 0 
n_req = 44705 
total_req = 50927 

Dual Bus Interface Util: 
issued_total_row = 41742 
issued_total_col = 50927 
Row_Bus_Util =  0.055530 
CoL_Bus_Util = 0.067748 
Either_Row_CoL_Bus_Util = 0.115778 
Issued_on_Two_Bus_Simul_Util = 0.007500 
issued_two_Eff = 0.064782 
queue_avg = 1.065232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06523
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664446 n_act=21101 n_pre=21085 n_ref_event=0 n_req=44377 n_rd=42335 n_rd_L2_A=0 n_write=0 n_wr_bk=8162 bw_util=0.06718
n_activity=460954 dram_eff=0.1095
bk0: 2654a 714131i bk1: 2661a 713388i bk2: 2712a 710165i bk3: 2724a 713438i bk4: 2860a 707524i bk5: 2804a 709883i bk6: 2768a 707575i bk7: 2713a 709666i bk8: 2496a 711178i bk9: 2488a 710131i bk10: 2512a 707600i bk11: 2532a 706905i bk12: 2651a 706397i bk13: 2616a 706165i bk14: 2576a 709951i bk15: 2568a 711046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524506
Row_Buffer_Locality_read = 0.537971
Row_Buffer_Locality_write = 0.245348
Bank_Level_Parallism = 2.131397
Bank_Level_Parallism_Col = 1.757704
Bank_Level_Parallism_Ready = 1.357665
write_to_read_ratio_blp_rw_average = 0.094839
GrpLevelPara = 1.406673 

BW Util details:
bwutil = 0.067176 
total_CMD = 751707 
util_bw = 50497 
Wasted_Col = 177386 
Wasted_Row = 108303 
Idle = 415521 

BW Util Bottlenecks: 
RCDc_limit = 202519 
RCDWRc_limit = 9024 
WTRc_limit = 14571 
RTWc_limit = 34692 
CCDLc_limit = 19993 
rwq = 0 
CCDLc_limit_alone = 15984 
WTRc_limit_alone = 12823 
RTWc_limit_alone = 32431 

Commands details: 
total_CMD = 751707 
n_nop = 664446 
Read = 42335 
Write = 0 
L2_Alloc = 0 
L2_WB = 8162 
n_act = 21101 
n_pre = 21085 
n_ref = 0 
n_req = 44377 
total_req = 50497 

Dual Bus Interface Util: 
issued_total_row = 42186 
issued_total_col = 50497 
Row_Bus_Util =  0.056120 
CoL_Bus_Util = 0.067176 
Either_Row_CoL_Bus_Util = 0.116084 
Issued_on_Two_Bus_Simul_Util = 0.007213 
issued_two_Eff = 0.062135 
queue_avg = 0.873221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.873221
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665262 n_act=20613 n_pre=20597 n_ref_event=0 n_req=44636 n_rd=42559 n_rd_L2_A=0 n_write=0 n_wr_bk=8299 bw_util=0.06766
n_activity=456612 dram_eff=0.1114
bk0: 2691a 714666i bk1: 2688a 713740i bk2: 2724a 711266i bk3: 2758a 710592i bk4: 2832a 709081i bk5: 2847a 709316i bk6: 2709a 709297i bk7: 2775a 705142i bk8: 2509a 706849i bk9: 2514a 708093i bk10: 2511a 708689i bk11: 2549a 705533i bk12: 2637a 708362i bk13: 2657a 709209i bk14: 2581a 711094i bk15: 2577a 710804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538198
Row_Buffer_Locality_read = 0.549379
Row_Buffer_Locality_write = 0.309100
Bank_Level_Parallism = 2.180316
Bank_Level_Parallism_Col = 1.833521
Bank_Level_Parallism_Ready = 1.485528
write_to_read_ratio_blp_rw_average = 0.087302
GrpLevelPara = 1.413316 

BW Util details:
bwutil = 0.067657 
total_CMD = 751707 
util_bw = 50858 
Wasted_Col = 172890 
Wasted_Row = 106578 
Idle = 421381 

BW Util Bottlenecks: 
RCDc_limit = 197510 
RCDWRc_limit = 7931 
WTRc_limit = 14685 
RTWc_limit = 32366 
CCDLc_limit = 19518 
rwq = 0 
CCDLc_limit_alone = 15638 
WTRc_limit_alone = 12958 
RTWc_limit_alone = 30213 

Commands details: 
total_CMD = 751707 
n_nop = 665262 
Read = 42559 
Write = 0 
L2_Alloc = 0 
L2_WB = 8299 
n_act = 20613 
n_pre = 20597 
n_ref = 0 
n_req = 44636 
total_req = 50858 

Dual Bus Interface Util: 
issued_total_row = 41210 
issued_total_col = 50858 
Row_Bus_Util =  0.054822 
CoL_Bus_Util = 0.067657 
Either_Row_CoL_Bus_Util = 0.114998 
Issued_on_Two_Bus_Simul_Util = 0.007480 
issued_two_Eff = 0.065047 
queue_avg = 1.139506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13951
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664481 n_act=21008 n_pre=20992 n_ref_event=0 n_req=44801 n_rd=42712 n_rd_L2_A=0 n_write=0 n_wr_bk=8356 bw_util=0.06794
n_activity=459175 dram_eff=0.1112
bk0: 2712a 711938i bk1: 2716a 712306i bk2: 2704a 710965i bk3: 2764a 709711i bk4: 2836a 709102i bk5: 2836a 707161i bk6: 2732a 710002i bk7: 2748a 708286i bk8: 2508a 710908i bk9: 2524a 709432i bk10: 2540a 707799i bk11: 2556a 709477i bk12: 2687a 706688i bk13: 2693a 707026i bk14: 2580a 712576i bk15: 2576a 711025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531082
Row_Buffer_Locality_read = 0.544367
Row_Buffer_Locality_write = 0.259454
Bank_Level_Parallism = 2.151399
Bank_Level_Parallism_Col = 1.776375
Bank_Level_Parallism_Ready = 1.388130
write_to_read_ratio_blp_rw_average = 0.087275
GrpLevelPara = 1.411215 

BW Util details:
bwutil = 0.067936 
total_CMD = 751707 
util_bw = 51068 
Wasted_Col = 175379 
Wasted_Row = 107155 
Idle = 418105 

BW Util Bottlenecks: 
RCDc_limit = 200109 
RCDWRc_limit = 8471 
WTRc_limit = 16143 
RTWc_limit = 30611 
CCDLc_limit = 19710 
rwq = 0 
CCDLc_limit_alone = 15942 
WTRc_limit_alone = 14235 
RTWc_limit_alone = 28751 

Commands details: 
total_CMD = 751707 
n_nop = 664481 
Read = 42712 
Write = 0 
L2_Alloc = 0 
L2_WB = 8356 
n_act = 21008 
n_pre = 20992 
n_ref = 0 
n_req = 44801 
total_req = 51068 

Dual Bus Interface Util: 
issued_total_row = 42000 
issued_total_col = 51068 
Row_Bus_Util =  0.055873 
CoL_Bus_Util = 0.067936 
Either_Row_CoL_Bus_Util = 0.116037 
Issued_on_Two_Bus_Simul_Util = 0.007772 
issued_two_Eff = 0.066975 
queue_avg = 0.921117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.921117
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=663749 n_act=21337 n_pre=21321 n_ref_event=0 n_req=44727 n_rd=42653 n_rd_L2_A=0 n_write=0 n_wr_bk=8296 bw_util=0.06778
n_activity=461879 dram_eff=0.1103
bk0: 2696a 713925i bk1: 2692a 711684i bk2: 2736a 709428i bk3: 2754a 709909i bk4: 2843a 708624i bk5: 2856a 709182i bk6: 2716a 709781i bk7: 2736a 709260i bk8: 2508a 705775i bk9: 2490a 708338i bk10: 2548a 707444i bk11: 2568a 707776i bk12: 2691a 708518i bk13: 2691a 706011i bk14: 2577a 709865i bk15: 2551a 708860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522950
Row_Buffer_Locality_read = 0.536258
Row_Buffer_Locality_write = 0.249277
Bank_Level_Parallism = 2.152786
Bank_Level_Parallism_Col = 1.772800
Bank_Level_Parallism_Ready = 1.372196
write_to_read_ratio_blp_rw_average = 0.091673
GrpLevelPara = 1.416461 

BW Util details:
bwutil = 0.067778 
total_CMD = 751707 
util_bw = 50949 
Wasted_Col = 178539 
Wasted_Row = 108520 
Idle = 413699 

BW Util Bottlenecks: 
RCDc_limit = 204415 
RCDWRc_limit = 9043 
WTRc_limit = 15611 
RTWc_limit = 35275 
CCDLc_limit = 20187 
rwq = 0 
CCDLc_limit_alone = 16117 
WTRc_limit_alone = 13707 
RTWc_limit_alone = 33109 

Commands details: 
total_CMD = 751707 
n_nop = 663749 
Read = 42653 
Write = 0 
L2_Alloc = 0 
L2_WB = 8296 
n_act = 21337 
n_pre = 21321 
n_ref = 0 
n_req = 44727 
total_req = 50949 

Dual Bus Interface Util: 
issued_total_row = 42658 
issued_total_col = 50949 
Row_Bus_Util =  0.056748 
CoL_Bus_Util = 0.067778 
Either_Row_CoL_Bus_Util = 0.117011 
Issued_on_Two_Bus_Simul_Util = 0.007515 
issued_two_Eff = 0.064224 
queue_avg = 0.928696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.928696
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664410 n_act=21079 n_pre=21063 n_ref_event=0 n_req=44533 n_rd=42473 n_rd_L2_A=0 n_write=0 n_wr_bk=8240 bw_util=0.06746
n_activity=460001 dram_eff=0.1102
bk0: 2660a 713917i bk1: 2696a 712701i bk2: 2772a 710724i bk3: 2762a 711232i bk4: 2836a 709687i bk5: 2820a 711259i bk6: 2732a 710062i bk7: 2736a 707397i bk8: 2488a 707950i bk9: 2484a 706717i bk10: 2516a 709393i bk11: 2532a 706950i bk12: 2647a 706291i bk13: 2657a 707469i bk14: 2591a 710466i bk15: 2544a 710187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526666
Row_Buffer_Locality_read = 0.539449
Row_Buffer_Locality_write = 0.263107
Bank_Level_Parallism = 2.144621
Bank_Level_Parallism_Col = 1.769789
Bank_Level_Parallism_Ready = 1.383491
write_to_read_ratio_blp_rw_average = 0.089495
GrpLevelPara = 1.410598 

BW Util details:
bwutil = 0.067464 
total_CMD = 751707 
util_bw = 50713 
Wasted_Col = 176923 
Wasted_Row = 107828 
Idle = 416243 

BW Util Bottlenecks: 
RCDc_limit = 201860 
RCDWRc_limit = 8669 
WTRc_limit = 15590 
RTWc_limit = 32738 
CCDLc_limit = 19962 
rwq = 0 
CCDLc_limit_alone = 16012 
WTRc_limit_alone = 13673 
RTWc_limit_alone = 30705 

Commands details: 
total_CMD = 751707 
n_nop = 664410 
Read = 42473 
Write = 0 
L2_Alloc = 0 
L2_WB = 8240 
n_act = 21079 
n_pre = 21063 
n_ref = 0 
n_req = 44533 
total_req = 50713 

Dual Bus Interface Util: 
issued_total_row = 42142 
issued_total_col = 50713 
Row_Bus_Util =  0.056062 
CoL_Bus_Util = 0.067464 
Either_Row_CoL_Bus_Util = 0.116132 
Issued_on_Two_Bus_Simul_Util = 0.007394 
issued_two_Eff = 0.063668 
queue_avg = 0.945821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.945821
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665368 n_act=20751 n_pre=20735 n_ref_event=0 n_req=44453 n_rd=42412 n_rd_L2_A=0 n_write=0 n_wr_bk=8162 bw_util=0.06728
n_activity=453804 dram_eff=0.1114
bk0: 2690a 713907i bk1: 2704a 710432i bk2: 2700a 712590i bk3: 2748a 712334i bk4: 2843a 709199i bk5: 2820a 707676i bk6: 2725a 709612i bk7: 2709a 711467i bk8: 2517a 707573i bk9: 2520a 706381i bk10: 2520a 708261i bk11: 2520a 707945i bk12: 2655a 706185i bk13: 2629a 707155i bk14: 2544a 712725i bk15: 2568a 711454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533192
Row_Buffer_Locality_read = 0.546378
Row_Buffer_Locality_write = 0.259187
Bank_Level_Parallism = 2.179536
Bank_Level_Parallism_Col = 1.811082
Bank_Level_Parallism_Ready = 1.437616
write_to_read_ratio_blp_rw_average = 0.093269
GrpLevelPara = 1.423958 

BW Util details:
bwutil = 0.067279 
total_CMD = 751707 
util_bw = 50574 
Wasted_Col = 173442 
Wasted_Row = 104893 
Idle = 422798 

BW Util Bottlenecks: 
RCDc_limit = 198140 
RCDWRc_limit = 8528 
WTRc_limit = 14131 
RTWc_limit = 36007 
CCDLc_limit = 19457 
rwq = 0 
CCDLc_limit_alone = 15684 
WTRc_limit_alone = 12478 
RTWc_limit_alone = 33887 

Commands details: 
total_CMD = 751707 
n_nop = 665368 
Read = 42412 
Write = 0 
L2_Alloc = 0 
L2_WB = 8162 
n_act = 20751 
n_pre = 20735 
n_ref = 0 
n_req = 44453 
total_req = 50574 

Dual Bus Interface Util: 
issued_total_row = 41486 
issued_total_col = 50574 
Row_Bus_Util =  0.055189 
CoL_Bus_Util = 0.067279 
Either_Row_CoL_Bus_Util = 0.114857 
Issued_on_Two_Bus_Simul_Util = 0.007611 
issued_two_Eff = 0.066262 
queue_avg = 0.957032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957032
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664565 n_act=21034 n_pre=21018 n_ref_event=0 n_req=44518 n_rd=42475 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06738
n_activity=460118 dram_eff=0.1101
bk0: 2710a 710650i bk1: 2717a 710649i bk2: 2720a 712327i bk3: 2704a 712706i bk4: 2796a 711601i bk5: 2820a 707714i bk6: 2736a 709413i bk7: 2701a 710765i bk8: 2492a 708432i bk9: 2504a 707262i bk10: 2520a 708772i bk11: 2548a 708459i bk12: 2680a 707220i bk13: 2690a 707649i bk14: 2585a 712197i bk15: 2552a 710990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527517
Row_Buffer_Locality_read = 0.541048
Row_Buffer_Locality_write = 0.246207
Bank_Level_Parallism = 2.138677
Bank_Level_Parallism_Col = 1.755753
Bank_Level_Parallism_Ready = 1.350485
write_to_read_ratio_blp_rw_average = 0.092277
GrpLevelPara = 1.405953 

BW Util details:
bwutil = 0.067376 
total_CMD = 751707 
util_bw = 50647 
Wasted_Col = 176609 
Wasted_Row = 107074 
Idle = 417377 

BW Util Bottlenecks: 
RCDc_limit = 201316 
RCDWRc_limit = 8968 
WTRc_limit = 14750 
RTWc_limit = 33611 
CCDLc_limit = 20236 
rwq = 0 
CCDLc_limit_alone = 16498 
WTRc_limit_alone = 13009 
RTWc_limit_alone = 31614 

Commands details: 
total_CMD = 751707 
n_nop = 664565 
Read = 42475 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 21034 
n_pre = 21018 
n_ref = 0 
n_req = 44518 
total_req = 50647 

Dual Bus Interface Util: 
issued_total_row = 42052 
issued_total_col = 50647 
Row_Bus_Util =  0.055942 
CoL_Bus_Util = 0.067376 
Either_Row_CoL_Bus_Util = 0.115925 
Issued_on_Two_Bus_Simul_Util = 0.007393 
issued_two_Eff = 0.063769 
queue_avg = 0.882577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882577
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664242 n_act=21229 n_pre=21213 n_ref_event=0 n_req=44517 n_rd=42474 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06737
n_activity=459542 dram_eff=0.1102
bk0: 2704a 711878i bk1: 2660a 712751i bk2: 2728a 713027i bk3: 2720a 710411i bk4: 2832a 706372i bk5: 2808a 709688i bk6: 2744a 708893i bk7: 2708a 705706i bk8: 2512a 708405i bk9: 2472a 710916i bk10: 2544a 707692i bk11: 2552a 710211i bk12: 2678a 705569i bk13: 2675a 708407i bk14: 2589a 708605i bk15: 2548a 710923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523126
Row_Buffer_Locality_read = 0.537623
Row_Buffer_Locality_write = 0.221733
Bank_Level_Parallism = 2.148448
Bank_Level_Parallism_Col = 1.770393
Bank_Level_Parallism_Ready = 1.358863
write_to_read_ratio_blp_rw_average = 0.093203
GrpLevelPara = 1.418765 

BW Util details:
bwutil = 0.067375 
total_CMD = 751707 
util_bw = 50646 
Wasted_Col = 177166 
Wasted_Row = 108419 
Idle = 415476 

BW Util Bottlenecks: 
RCDc_limit = 203240 
RCDWRc_limit = 9176 
WTRc_limit = 14423 
RTWc_limit = 36349 
CCDLc_limit = 20092 
rwq = 0 
CCDLc_limit_alone = 15880 
WTRc_limit_alone = 12642 
RTWc_limit_alone = 33918 

Commands details: 
total_CMD = 751707 
n_nop = 664242 
Read = 42474 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 21229 
n_pre = 21213 
n_ref = 0 
n_req = 44517 
total_req = 50646 

Dual Bus Interface Util: 
issued_total_row = 42442 
issued_total_col = 50646 
Row_Bus_Util =  0.056461 
CoL_Bus_Util = 0.067375 
Either_Row_CoL_Bus_Util = 0.116355 
Issued_on_Two_Bus_Simul_Util = 0.007480 
issued_two_Eff = 0.064289 
queue_avg = 0.897241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897241
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665085 n_act=20765 n_pre=20749 n_ref_event=0 n_req=44491 n_rd=42419 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.06746
n_activity=456561 dram_eff=0.1111
bk0: 2668a 712680i bk1: 2672a 713307i bk2: 2716a 712474i bk3: 2772a 712134i bk4: 2848a 707393i bk5: 2848a 706713i bk6: 2752a 708304i bk7: 2680a 710061i bk8: 2499a 710012i bk9: 2500a 708932i bk10: 2533a 710828i bk11: 2524a 710517i bk12: 2612a 705534i bk13: 2654a 708367i bk14: 2585a 710336i bk15: 2556a 710829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533276
Row_Buffer_Locality_read = 0.546147
Row_Buffer_Locality_write = 0.269788
Bank_Level_Parallism = 2.142539
Bank_Level_Parallism_Col = 1.776679
Bank_Level_Parallism_Ready = 1.403988
write_to_read_ratio_blp_rw_average = 0.093467
GrpLevelPara = 1.406582 

BW Util details:
bwutil = 0.067456 
total_CMD = 751707 
util_bw = 50707 
Wasted_Col = 175514 
Wasted_Row = 106740 
Idle = 418746 

BW Util Bottlenecks: 
RCDc_limit = 198397 
RCDWRc_limit = 8886 
WTRc_limit = 14735 
RTWc_limit = 34434 
CCDLc_limit = 20003 
rwq = 0 
CCDLc_limit_alone = 16148 
WTRc_limit_alone = 13006 
RTWc_limit_alone = 32308 

Commands details: 
total_CMD = 751707 
n_nop = 665085 
Read = 42419 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 20765 
n_pre = 20749 
n_ref = 0 
n_req = 44491 
total_req = 50707 

Dual Bus Interface Util: 
issued_total_row = 41514 
issued_total_col = 50707 
Row_Bus_Util =  0.055226 
CoL_Bus_Util = 0.067456 
Either_Row_CoL_Bus_Util = 0.115234 
Issued_on_Two_Bus_Simul_Util = 0.007448 
issued_two_Eff = 0.064637 
queue_avg = 0.975034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.975034
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665509 n_act=20543 n_pre=20527 n_ref_event=0 n_req=44596 n_rd=42522 n_rd_L2_A=0 n_write=0 n_wr_bk=8296 bw_util=0.0676
n_activity=453445 dram_eff=0.1121
bk0: 2665a 712744i bk1: 2676a 712609i bk2: 2724a 713028i bk3: 2712a 710922i bk4: 2864a 708061i bk5: 2856a 707860i bk6: 2762a 708697i bk7: 2716a 706272i bk8: 2511a 709240i bk9: 2527a 707591i bk10: 2532a 708565i bk11: 2523a 708462i bk12: 2649a 709295i bk13: 2648a 705848i bk14: 2593a 710141i bk15: 2564a 709179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539353
Row_Buffer_Locality_read = 0.550774
Row_Buffer_Locality_write = 0.305207
Bank_Level_Parallism = 2.204105
Bank_Level_Parallism_Col = 1.870246
Bank_Level_Parallism_Ready = 1.533098
write_to_read_ratio_blp_rw_average = 0.088691
GrpLevelPara = 1.422454 

BW Util details:
bwutil = 0.067603 
total_CMD = 751707 
util_bw = 50818 
Wasted_Col = 171657 
Wasted_Row = 105728 
Idle = 423504 

BW Util Bottlenecks: 
RCDc_limit = 196786 
RCDWRc_limit = 7872 
WTRc_limit = 13852 
RTWc_limit = 35720 
CCDLc_limit = 19501 
rwq = 0 
CCDLc_limit_alone = 15495 
WTRc_limit_alone = 12273 
RTWc_limit_alone = 33293 

Commands details: 
total_CMD = 751707 
n_nop = 665509 
Read = 42522 
Write = 0 
L2_Alloc = 0 
L2_WB = 8296 
n_act = 20543 
n_pre = 20527 
n_ref = 0 
n_req = 44596 
total_req = 50818 

Dual Bus Interface Util: 
issued_total_row = 41070 
issued_total_col = 50818 
Row_Bus_Util =  0.054636 
CoL_Bus_Util = 0.067603 
Either_Row_CoL_Bus_Util = 0.114670 
Issued_on_Two_Bus_Simul_Util = 0.007569 
issued_two_Eff = 0.066011 
queue_avg = 1.221509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22151
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=665215 n_act=20685 n_pre=20669 n_ref_event=0 n_req=44618 n_rd=42560 n_rd_L2_A=0 n_write=0 n_wr_bk=8232 bw_util=0.06757
n_activity=457845 dram_eff=0.1109
bk0: 2668a 711904i bk1: 2692a 712133i bk2: 2744a 712281i bk3: 2744a 711039i bk4: 2796a 708190i bk5: 2844a 710271i bk6: 2760a 709648i bk7: 2704a 709161i bk8: 2498a 708150i bk9: 2492a 709036i bk10: 2588a 706918i bk11: 2552a 707786i bk12: 2668a 708276i bk13: 2683a 708745i bk14: 2599a 709292i bk15: 2528a 711122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536398
Row_Buffer_Locality_read = 0.549389
Row_Buffer_Locality_write = 0.267736
Bank_Level_Parallism = 2.172209
Bank_Level_Parallism_Col = 1.821363
Bank_Level_Parallism_Ready = 1.442392
write_to_read_ratio_blp_rw_average = 0.090671
GrpLevelPara = 1.419719 

BW Util details:
bwutil = 0.067569 
total_CMD = 751707 
util_bw = 50792 
Wasted_Col = 173328 
Wasted_Row = 106409 
Idle = 421178 

BW Util Bottlenecks: 
RCDc_limit = 197766 
RCDWRc_limit = 8142 
WTRc_limit = 14616 
RTWc_limit = 34555 
CCDLc_limit = 19687 
rwq = 0 
CCDLc_limit_alone = 15577 
WTRc_limit_alone = 12844 
RTWc_limit_alone = 32217 

Commands details: 
total_CMD = 751707 
n_nop = 665215 
Read = 42560 
Write = 0 
L2_Alloc = 0 
L2_WB = 8232 
n_act = 20685 
n_pre = 20669 
n_ref = 0 
n_req = 44618 
total_req = 50792 

Dual Bus Interface Util: 
issued_total_row = 41354 
issued_total_col = 50792 
Row_Bus_Util =  0.055013 
CoL_Bus_Util = 0.067569 
Either_Row_CoL_Bus_Util = 0.115061 
Issued_on_Two_Bus_Simul_Util = 0.007522 
issued_two_Eff = 0.065370 
queue_avg = 1.050427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05043
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664746 n_act=20907 n_pre=20891 n_ref_event=0 n_req=44634 n_rd=42567 n_rd_L2_A=0 n_write=0 n_wr_bk=8268 bw_util=0.06763
n_activity=456661 dram_eff=0.1113
bk0: 2700a 711894i bk1: 2688a 710747i bk2: 2752a 711373i bk3: 2747a 712030i bk4: 2828a 711489i bk5: 2836a 709169i bk6: 2724a 709228i bk7: 2708a 710224i bk8: 2504a 708806i bk9: 2500a 708961i bk10: 2544a 710165i bk11: 2572a 709577i bk12: 2691a 708494i bk13: 2665a 709303i bk14: 2580a 710776i bk15: 2528a 711235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531590
Row_Buffer_Locality_read = 0.546292
Row_Buffer_Locality_write = 0.228834
Bank_Level_Parallism = 2.137682
Bank_Level_Parallism_Col = 1.750833
Bank_Level_Parallism_Ready = 1.365516
write_to_read_ratio_blp_rw_average = 0.090921
GrpLevelPara = 1.410137 

BW Util details:
bwutil = 0.067626 
total_CMD = 751707 
util_bw = 50835 
Wasted_Col = 174397 
Wasted_Row = 106190 
Idle = 420285 

BW Util Bottlenecks: 
RCDc_limit = 198997 
RCDWRc_limit = 9297 
WTRc_limit = 14879 
RTWc_limit = 31472 
CCDLc_limit = 19851 
rwq = 0 
CCDLc_limit_alone = 16024 
WTRc_limit_alone = 12993 
RTWc_limit_alone = 29531 

Commands details: 
total_CMD = 751707 
n_nop = 664746 
Read = 42567 
Write = 0 
L2_Alloc = 0 
L2_WB = 8268 
n_act = 20907 
n_pre = 20891 
n_ref = 0 
n_req = 44634 
total_req = 50835 

Dual Bus Interface Util: 
issued_total_row = 41798 
issued_total_col = 50835 
Row_Bus_Util =  0.055604 
CoL_Bus_Util = 0.067626 
Either_Row_CoL_Bus_Util = 0.115685 
Issued_on_Two_Bus_Simul_Util = 0.007545 
issued_two_Eff = 0.065225 
queue_avg = 0.872799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.872799
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751707 n_nop=664739 n_act=20938 n_pre=20922 n_ref_event=0 n_req=44311 n_rd=42267 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.0671
n_activity=457982 dram_eff=0.1101
bk0: 2700a 712006i bk1: 2676a 713112i bk2: 2732a 711702i bk3: 2728a 710217i bk4: 2807a 711062i bk5: 2832a 710822i bk6: 2744a 708191i bk7: 2712a 709673i bk8: 2492a 709159i bk9: 2492a 709356i bk10: 2540a 708965i bk11: 2488a 710623i bk12: 2611a 709063i bk13: 2585a 708832i bk14: 2584a 712606i bk15: 2544a 710480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527476
Row_Buffer_Locality_read = 0.542740
Row_Buffer_Locality_write = 0.211840
Bank_Level_Parallism = 2.124651
Bank_Level_Parallism_Col = 1.736459
Bank_Level_Parallism_Ready = 1.339777
write_to_read_ratio_blp_rw_average = 0.095902
GrpLevelPara = 1.408407 

BW Util details:
bwutil = 0.067099 
total_CMD = 751707 
util_bw = 50439 
Wasted_Col = 175912 
Wasted_Row = 105823 
Idle = 419533 

BW Util Bottlenecks: 
RCDc_limit = 200472 
RCDWRc_limit = 9689 
WTRc_limit = 16320 
RTWc_limit = 34152 
CCDLc_limit = 20252 
rwq = 0 
CCDLc_limit_alone = 16187 
WTRc_limit_alone = 14278 
RTWc_limit_alone = 32129 

Commands details: 
total_CMD = 751707 
n_nop = 664739 
Read = 42267 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 20938 
n_pre = 20922 
n_ref = 0 
n_req = 44311 
total_req = 50439 

Dual Bus Interface Util: 
issued_total_row = 41860 
issued_total_col = 50439 
Row_Bus_Util =  0.055687 
CoL_Bus_Util = 0.067099 
Either_Row_CoL_Bus_Util = 0.115694 
Issued_on_Two_Bus_Simul_Util = 0.007092 
issued_two_Eff = 0.061298 
queue_avg = 0.740491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131162, Miss = 23655, Miss_rate = 0.180, Pending_hits = 95, Reservation_fails = 383
L2_cache_bank[1]: Access = 128026, Miss = 23684, Miss_rate = 0.185, Pending_hits = 108, Reservation_fails = 1221
L2_cache_bank[2]: Access = 133171, Miss = 23734, Miss_rate = 0.178, Pending_hits = 124, Reservation_fails = 825
L2_cache_bank[3]: Access = 127971, Miss = 23750, Miss_rate = 0.186, Pending_hits = 132, Reservation_fails = 1083
L2_cache_bank[4]: Access = 128753, Miss = 23768, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 1016
L2_cache_bank[5]: Access = 135969, Miss = 23710, Miss_rate = 0.174, Pending_hits = 120, Reservation_fails = 147
L2_cache_bank[6]: Access = 134762, Miss = 23651, Miss_rate = 0.176, Pending_hits = 144, Reservation_fails = 1385
L2_cache_bank[7]: Access = 128183, Miss = 23689, Miss_rate = 0.185, Pending_hits = 108, Reservation_fails = 740
L2_cache_bank[8]: Access = 131999, Miss = 23693, Miss_rate = 0.179, Pending_hits = 132, Reservation_fails = 397
L2_cache_bank[9]: Access = 127550, Miss = 23703, Miss_rate = 0.186, Pending_hits = 116, Reservation_fails = 1094
L2_cache_bank[10]: Access = 130851, Miss = 23703, Miss_rate = 0.181, Pending_hits = 119, Reservation_fails = 284
L2_cache_bank[11]: Access = 128466, Miss = 23768, Miss_rate = 0.185, Pending_hits = 124, Reservation_fails = 1898
L2_cache_bank[12]: Access = 135820, Miss = 23702, Miss_rate = 0.175, Pending_hits = 105, Reservation_fails = 335
L2_cache_bank[13]: Access = 128608, Miss = 23655, Miss_rate = 0.184, Pending_hits = 99, Reservation_fails = 699
L2_cache_bank[14]: Access = 144937, Miss = 23720, Miss_rate = 0.164, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[15]: Access = 125286, Miss = 23844, Miss_rate = 0.190, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[16]: Access = 133488, Miss = 23728, Miss_rate = 0.178, Pending_hits = 163, Reservation_fails = 2188
L2_cache_bank[17]: Access = 135314, Miss = 23771, Miss_rate = 0.176, Pending_hits = 115, Reservation_fails = 813
L2_cache_bank[18]: Access = 132410, Miss = 23766, Miss_rate = 0.179, Pending_hits = 149, Reservation_fails = 1929
L2_cache_bank[19]: Access = 142549, Miss = 23924, Miss_rate = 0.168, Pending_hits = 157, Reservation_fails = 688
L2_cache_bank[20]: Access = 125791, Miss = 23674, Miss_rate = 0.188, Pending_hits = 122, Reservation_fails = 846
L2_cache_bank[21]: Access = 138547, Miss = 23860, Miss_rate = 0.172, Pending_hits = 188, Reservation_fails = 4052
L2_cache_bank[22]: Access = 130984, Miss = 23705, Miss_rate = 0.181, Pending_hits = 124, Reservation_fails = 953
L2_cache_bank[23]: Access = 127042, Miss = 23610, Miss_rate = 0.186, Pending_hits = 119, Reservation_fails = 372
L2_cache_bank[24]: Access = 130532, Miss = 23642, Miss_rate = 0.181, Pending_hits = 131, Reservation_fails = 2101
L2_cache_bank[25]: Access = 128654, Miss = 23845, Miss_rate = 0.185, Pending_hits = 159, Reservation_fails = 2247
L2_cache_bank[26]: Access = 130248, Miss = 23759, Miss_rate = 0.182, Pending_hits = 134, Reservation_fails = 526
L2_cache_bank[27]: Access = 134738, Miss = 23841, Miss_rate = 0.177, Pending_hits = 162, Reservation_fails = 704
L2_cache_bank[28]: Access = 129493, Miss = 23755, Miss_rate = 0.183, Pending_hits = 111, Reservation_fails = 625
L2_cache_bank[29]: Access = 133430, Miss = 23782, Miss_rate = 0.178, Pending_hits = 105, Reservation_fails = 148
L2_cache_bank[30]: Access = 126439, Miss = 23714, Miss_rate = 0.188, Pending_hits = 117, Reservation_fails = 655
L2_cache_bank[31]: Access = 129988, Miss = 23715, Miss_rate = 0.182, Pending_hits = 160, Reservation_fails = 1643
L2_cache_bank[32]: Access = 128761, Miss = 23646, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 281
L2_cache_bank[33]: Access = 132762, Miss = 23690, Miss_rate = 0.178, Pending_hits = 109, Reservation_fails = 922
L2_cache_bank[34]: Access = 128305, Miss = 23671, Miss_rate = 0.184, Pending_hits = 128, Reservation_fails = 3012
L2_cache_bank[35]: Access = 130090, Miss = 23700, Miss_rate = 0.182, Pending_hits = 139, Reservation_fails = 2016
L2_cache_bank[36]: Access = 128532, Miss = 23743, Miss_rate = 0.185, Pending_hits = 155, Reservation_fails = 463
L2_cache_bank[37]: Access = 127526, Miss = 23551, Miss_rate = 0.185, Pending_hits = 131, Reservation_fails = 1265
L2_cache_bank[38]: Access = 129676, Miss = 23705, Miss_rate = 0.183, Pending_hits = 117, Reservation_fails = 877
L2_cache_bank[39]: Access = 132749, Miss = 23750, Miss_rate = 0.179, Pending_hits = 138, Reservation_fails = 1281
L2_cache_bank[40]: Access = 137146, Miss = 23792, Miss_rate = 0.173, Pending_hits = 125, Reservation_fails = 452
L2_cache_bank[41]: Access = 131447, Miss = 23722, Miss_rate = 0.180, Pending_hits = 99, Reservation_fails = 568
L2_cache_bank[42]: Access = 128254, Miss = 23781, Miss_rate = 0.185, Pending_hits = 97, Reservation_fails = 285
L2_cache_bank[43]: Access = 131443, Miss = 23743, Miss_rate = 0.181, Pending_hits = 137, Reservation_fails = 882
L2_cache_bank[44]: Access = 129049, Miss = 23767, Miss_rate = 0.184, Pending_hits = 128, Reservation_fails = 1700
L2_cache_bank[45]: Access = 134399, Miss = 23720, Miss_rate = 0.176, Pending_hits = 81, Reservation_fails = 152
L2_cache_bank[46]: Access = 128926, Miss = 23674, Miss_rate = 0.184, Pending_hits = 124, Reservation_fails = 530
L2_cache_bank[47]: Access = 128051, Miss = 23565, Miss_rate = 0.184, Pending_hits = 110, Reservation_fails = 358
L2_total_cache_accesses = 6298277
L2_total_cache_misses = 1138740
L2_total_cache_miss_rate = 0.1808
L2_total_cache_pending_hits = 6008
L2_total_cache_reservation_fails = 47041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5044737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 747286
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88818
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6070933
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 46159
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6298277
icnt_total_pkts_simt_to_mem=6296037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43328
	minimum = 5
	maximum = 61
Network latency average = 5.23225
	minimum = 5
	maximum = 61
Slowest packet = 8670429
Flit latency average = 5.23225
	minimum = 5
	maximum = 61
Slowest flit = 8670429
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131056
	minimum = 0.114494 (at node 55)
	maximum = 0.159735 (at node 38)
Accepted packet rate average = 0.131056
	minimum = 0.114494 (at node 55)
	maximum = 0.159735 (at node 38)
Injected flit rate average = 0.131056
	minimum = 0.114494 (at node 55)
	maximum = 0.159735 (at node 38)
Accepted flit rate average= 0.131056
	minimum = 0.114494 (at node 55)
	maximum = 0.159735 (at node 38)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32085 (6 samples)
	minimum = 5 (6 samples)
	maximum = 67.6667 (6 samples)
Network latency average = 5.20157 (6 samples)
	minimum = 5 (6 samples)
	maximum = 67.6667 (6 samples)
Flit latency average = 5.20157 (6 samples)
	minimum = 5 (6 samples)
	maximum = 67.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.197218 (6 samples)
	minimum = 0.177176 (6 samples)
	maximum = 0.230152 (6 samples)
Accepted packet rate average = 0.197218 (6 samples)
	minimum = 0.177176 (6 samples)
	maximum = 0.2306 (6 samples)
Injected flit rate average = 0.197218 (6 samples)
	minimum = 0.177176 (6 samples)
	maximum = 0.230152 (6 samples)
Accepted flit rate average = 0.197218 (6 samples)
	minimum = 0.177176 (6 samples)
	maximum = 0.2306 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 48 min, 58 sec (38938 sec)
gpgpu_simulation_rate = 2398 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 9109
gpu_sim_insn = 7478645
gpu_ipc =     821.0172
gpu_tot_sim_cycle = 1070344
gpu_tot_sim_insn = 100876922
gpu_tot_ipc =      94.2472
gpu_tot_issued_cta = 8183
gpu_occupancy = 77.0833% 
gpu_tot_occupancy = 76.9766% 
max_total_param_size = 0
gpu_stall_dramfull = 8653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.3122
partiton_level_parallism_total  =       5.9870
partiton_level_parallism_util =      13.8613
partiton_level_parallism_util_total  =       7.6431
L2_BW  =     472.7892 GB/Sec
L2_BW_total  =     229.9826 GB/Sec
gpu_total_sim_rate=2563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4004242
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 191492, Miss = 31638, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 193105, Miss = 31731, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 191908, Miss = 31725, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 189731, Miss = 30944, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 201857, Miss = 32161, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192581, Miss = 31506, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 191457, Miss = 31506, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 200089, Miss = 32180, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 191488, Miss = 31803, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 189865, Miss = 31034, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 193275, Miss = 33073, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 190443, Miss = 31274, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 201143, Miss = 32741, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 191580, Miss = 31976, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 192618, Miss = 32012, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 191529, Miss = 31728, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 194819, Miss = 32404, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 190071, Miss = 31612, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 190142, Miss = 32034, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 193138, Miss = 32307, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 193807, Miss = 32652, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 191863, Miss = 32401, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 196109, Miss = 32432, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190668, Miss = 31394, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 192371, Miss = 31853, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 192955, Miss = 31991, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 188852, Miss = 31086, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 192911, Miss = 32516, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 193476, Miss = 31411, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 189978, Miss = 31080, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 195019, Miss = 31331, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 193270, Miss = 32022, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 186478, Miss = 30579, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 204171, Miss = 32838, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 190969, Miss = 31667, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 189442, Miss = 31160, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 196799, Miss = 31770, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 191089, Miss = 31065, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 201254, Miss = 32141, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 203505, Miss = 32011, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7737317
	L1D_total_cache_misses = 1272789
	L1D_total_cache_miss_rate = 0.1645
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 280560
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6352376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 583468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502401
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 275440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3983575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7438245
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 280560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4004242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1612, 2060, 2032, 3320, 2088, 2172, 1836, 2648, 1405, 1853, 1685, 1741, 2357, 1545, 1769, 2273, 1824, 2046, 2020, 1740, 2048, 2132, 1768, 1908, 1802, 1410, 1522, 1494, 1550, 1242, 1606, 1298, 1324, 1212, 1436, 1548, 1595, 1296, 1158, 1380, 1164, 1136, 1164, 968, 996, 1528, 996, 1080, 1069, 1153, 957, 901, 929, 901, 1097, 1013, 769, 806, 748, 946, 713, 664, 748, 776, 
gpgpu_n_tot_thrd_icount = 245897920
gpgpu_n_tot_w_icount = 7684310
gpgpu_n_stall_shd_mem = 245284772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6108317
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 20289768
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8977920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232742603	W0_Idle:8834213	W0_Scoreboard:12994486	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71296	W28:54285	W29:47415	W30:36912	W31:19512	W32:1892845
single_issue_nums: WS0:1913275	WS1:1923211	WS2:1914993	WS3:1932831	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8611168 {8:1076396,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43055840 {40:1076396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 7 
mrq_lat_table:431433 	246197 	14015 	20453 	156273 	104942 	49343 	31150 	14056 	1878 	107 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5377362 	1006295 	22980 	908 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3514856 	2699206 	186809 	5688 	714 	531 	343 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5901934 	493414 	10911 	1278 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2096 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        18        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        27        16        24        31        17        29        46 
dram[2]:        64        64        64        64        58        57        22        25        15        21        15        26        40        40        21        39 
dram[3]:        64        64        64        64        64        58        25        20        15        32        22        17        17        28        18        20 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        17        21        23        19        14        23        25        29 
dram[6]:        64        64        64        64        51        53        28        28        20        24        19        16        44        36        32        25 
dram[7]:        64        64        64        64        64        60        23        25        21        20        18        20        33        38        34        26 
dram[8]:        64        64        64        64        64        64        28        22        16        26        22        26        27        42        33        45 
dram[9]:        64        64        64        64        64        61        32        45        14        19        21        25        14        22        25        30 
dram[10]:        64        64        64        64        61        53        24        19        16        19        33        28        36        36        32        30 
dram[11]:        64        64        64        64        60        60        24        29        19        21        20        24        26        15        30        30 
dram[12]:        64        64        64        64        64        64        40        33        15        25        26        20        25        29        48        16 
dram[13]:        64        64        64        64        64        61        25        36        22        40        22        28        18        22        62        24 
dram[14]:        64        64        64        64        58        64        19        21        19        24        19        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        22        34        16        12        17        17        21        19        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        18        22        19        18        27        48        35 
dram[17]:        64        64        64        64        60        64        32        39        21        20        26        18        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        15        29        26        17        36        36        27        35 
dram[19]:        64        64        64        64        60        61        25        28        24        18        29        24        17        20        33        18 
dram[20]:        64        64        64        64        64        64        31        43        21        24        25        24        24        34        24        18 
dram[21]:        64        64        64        64        64        64        32        32        23        24        22        24        17        25        26        38 
dram[22]:        64        64        64        64        57        58        23        27        20        22        20        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        18        16        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     10396     10514     27393     11170      9729      9027      8245     10463     11747     33602     16503     11129     68515 
dram[1]:     10007     15061     11695      5427     11096     10374      5925      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     11732      6737     30052     13010      6377     18453      5837      9698      7351      6939     10433     10879     10826     16087     12951     12649 
dram[3]:     12888     12295      5496     13246     11317     15753      8241      7878      7341     15659      6365     11738      7971      8482      6668      8553 
dram[4]:      8152     15278     10485      7980     20193      8890      5853     10186     12300      9855     10265     22141      8678     19009     14075     18288 
dram[5]:      7751     11287      5625      7681      9659      6272      9422     14856      6223     14976      6064     10159      6946     10607      8836     13350 
dram[6]:      7407     18879      5621     12082      8904      5524      7567     11799     15006     10821      5448      8735     10580     29534     11472     12600 
dram[7]:     13903     17231      5667      7281     12094     22334      8475      7990     52140      8289      9264     10903      5855      8796     12330     10465 
dram[8]:     11108     34250      5746      7894     10658     15311     16063      9720     12769     26117      7196      8391     19810     13519     11638     14241 
dram[9]:     15305     41755      7332     12895     10246      7654      7346      9051     15226     12608      6146     13666      7771      9946     13851     14137 
dram[10]:     11171     85217     12285     19364      9102      8630      4951     10683     11063      9517      7325     14973      7118      7673     11198      9398 
dram[11]:     12360     89544      9712     19920     11621      8535      6500     12095     13632      8969      6569      6768     54049     10383     13011      9451 
dram[12]:     14199     11682      6899     14738     10301     10934      7500     10252     17107      7484      8853      4787      6842     20092     16688     10556 
dram[13]:      8796     22661      8501      8171      7210      7478      9636     10725     12721     13257      7517      7914     10800     12699     18727     12834 
dram[14]:     17847     16675      6857      8003     10388      6763      7524      9252      9808     11181     10252      5280     10074      8577     15112      9366 
dram[15]:     13136      8613      8124      6638      6778      9949      6898      6957     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702      8924      8490     10877     10078      9613      8460      7545      6466      9612      8167     28923      7985     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      8102     11585      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     41879     32770      7946      8535     11196      7963      9716      5773      5937     15768      8047      7608     10649     32016     11125     30098 
dram[19]:     13947     14772     32596      6272     12548     11671      8412     13203     13026     25146     10604      6435      5813      8228     11311     14160 
dram[20]:     32786     10235      8819      6989      6516      6537      9943      9418     45734     10673      8613     10526     18807      7159     12789      5407 
dram[21]:     14650      8773     24477     22822      9305     11766      7412      7200     10667     12321      9121      9244      5184      6874     16433     11349 
dram[22]:     29867      9363      5732     10759     12230      8205      6790     12516     11422      8190     10650     18667     35437      9034      9328     10711 
dram[23]:      8112     16599     14115      9473      8370      6862      7437      9618     14999      9451      9960     13544      6973      7481     27335     15238 
average row accesses per activate:
dram[0]:  2.332485  2.313905  2.240032  2.379715  2.373098  2.436003  2.291109  2.197710  2.063863  1.902439  1.932117  1.997024  2.194290  1.931930  2.011153  2.168530 
dram[1]:  2.255094  2.242496  2.285946  2.247573  2.344445  2.410339  2.157237  2.181198  2.135703  1.946981  1.937911  1.942878  2.164760  1.992953  2.154639  2.116955 
dram[2]:  2.151538  2.207518  2.221434  2.155390  2.207435  2.203773  2.136696  2.076095  1.996997  1.806408  1.972674  2.008277  2.136674  1.962025  1.986804  2.124704 
dram[3]:  2.278049  2.195876  2.145398  2.254732  2.214870  2.282334  2.075986  2.138971  2.027756  1.986456  1.989410  1.937363  2.091798  1.919444  1.977273  2.068913 
dram[4]:  2.182804  2.263415  2.351852  2.317213  2.372895  2.298833  2.182570  2.198925  2.058185  2.029703  1.976119  1.979198  2.173980  1.947183  2.105222  2.137767 
dram[5]:  2.303661  2.242570  2.204402  2.168971  2.246026  2.325799  2.237616  2.216527  2.009119  2.032333  1.985947  2.008876  1.980420  2.121785  2.084877  2.094942 
dram[6]:  2.259080  2.287728  2.279200  2.289516  2.291538  2.244528  2.093499  2.031780  1.906205  1.990847  1.936691  1.988078  2.101199  2.036337  2.125984  1.993323 
dram[7]:  2.230708  2.248193  2.129226  2.160300  2.241535  2.290100  2.237209  2.143069  2.060345  2.093281  1.991654  1.953285  2.105422  2.131398  2.159236  2.229876 
dram[8]:  2.312863  2.292904  2.246619  2.303993  2.396787  2.227376  2.355987  2.022191  2.029726  2.030604  2.018279  1.991742  2.086697  1.973239  2.126884  2.135433 
dram[9]:  2.233923  2.313164  2.223612  2.368246  2.347758  2.293354  2.241058  2.060692  2.132045  2.000000  1.969786  2.062452  2.014979  2.067498  2.198380  2.074330 
dram[10]:  2.272877  2.467972  2.241270  2.364898  2.203113  2.217647  2.062500  2.228043  1.954579  1.886021  1.998509  2.054795  2.176787  2.058394  2.005185  2.176045 
dram[11]:  2.270695  2.260691  2.146453  2.413822  2.192251  2.241010  2.128093  2.215944  2.073841  1.972993  1.924638  1.919656  1.958655  1.886379  2.077161  2.080683 
dram[12]:  2.434061  2.381523  2.270465  2.320678  2.346793  2.383693  2.168821  2.123644  1.911383  2.006038  1.997741  1.929083  2.106818  2.141546  2.127760  2.118804 
dram[13]:  2.276699  2.260626  2.232484  2.231783  2.217326  2.196006  2.235066  2.174271  2.119904  2.081123  1.926777  2.052471  1.961192  2.024982  2.159328  2.027108 
dram[14]:  2.369805  2.162015  2.089640  2.226884  2.281226  2.299539  2.249214  2.245342  1.845511  1.903763  1.889123  2.004435  2.159178  2.000706  1.985988  1.941606 
dram[15]:  2.296575  2.228070  2.313051  2.297125  2.287365  2.421182  2.251759  2.156600  1.898917  1.817867  2.018209  1.901138  1.943515  2.066470  2.060837  1.986517 
dram[16]:  2.329432  2.170279  2.320895  2.376559  2.316731  2.197466  2.229814  2.320065  1.953745  1.933866  2.015129  1.958763  1.981599  1.999279  2.171990  2.111811 
dram[17]:  2.143293  2.164236  2.290349  2.290850  2.307510  2.197917  2.194677  2.272510  1.906657  1.941306  1.992509  2.018769  2.011396  2.040317  2.144444  2.016667 
dram[18]:  2.173643  2.209807  2.363636  2.243050  2.096181  2.267388  2.207317  1.992345  1.952206  2.037500  1.958424  2.067485  1.957004  2.107704  1.978086  2.017464 
dram[19]:  2.179305  2.243506  2.331679  2.499135  2.226866  2.170182  2.262626  2.240887  2.019099  1.998488  2.102906  2.073038  1.843269  2.075668  2.090487  2.032774 
dram[20]:  2.218196  2.284653  2.464286  2.228029  2.346875  2.320930  2.307814  2.074368  2.106349  1.993284  2.089844  1.966765  2.182316  2.055965  2.156598  2.015813 
dram[21]:  2.152106  2.274878  2.435153  2.231431  2.282252  2.373705  2.311164  2.198462  1.958488  2.008390  1.984023  2.010448  2.076127  2.164751  2.068441  2.057858 
dram[22]:  2.153077  2.131700  2.280255  2.285600  2.425410  2.235693  2.161533  2.263241  1.957132  1.961396  2.056662  2.035982  2.089167  2.111362  2.037009  2.023059 
dram[23]:  2.191856  2.208134  2.265762  2.163359  2.289618  2.281755  2.150482  2.219814  1.954748  2.006855  2.012763  1.993171  2.043833  1.974601  2.196748  1.952872 
average row locality = 1069848/501675 = 2.132552
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2663      2684      2708      2732      2832      2821      2757      2726      2508      2509      2504      2541      2628      2612      2587      2595 
dram[1]:      2676      2732      2712      2684      2824      2848      2776      2724      2500      2500      2512      2544      2694      2685      2596      2580 
dram[2]:      2700      2716      2717      2780      2836      2797      2766      2736      2516      2508      2527      2528      2671      2649      2591      2576 
dram[3]:      2704      2676      2680      2748      2844      2776      2744      2752      2488      2496      2488      2521      2639      2620      2580      2584 
dram[4]:      2716      2688      2696      2723      2828      2824      2750      2714      2509      2521      2504      2520      2680      2622      2582      2583 
dram[5]:      2676      2695      2704      2720      2835      2848      2740      2740      2500      2496      2544      2572      2688      2665      2584      2576 
dram[6]:      2700      2668      2740      2732      2844      2840      2720      2724      2500      2472      2548      2528      2663      2663      2583      2572 
dram[7]:      2704      2700      2728      2768      2844      2848      2736      2736      2488      2504      2484      2533      2652      2647      2592      2572 
dram[8]:      2691      2684      2720      2723      2848      2804      2757      2756      2519      2512      2510      2509      2651      2659      2568      2592 
dram[9]:      2684      2724      2736      2740      2848      2863      2733      2760      2504      2504      2532      2568      2683      2677      2594      2588 
dram[10]:      2667      2680      2720      2779      2839      2874      2724      2736      2484      2489      2536      2560      2688      2678      2588      2588 
dram[11]:      2654      2661      2712      2724      2860      2804      2768      2713      2496      2488      2512      2532      2651      2616      2576      2568 
dram[12]:      2691      2688      2724      2758      2832      2847      2709      2775      2509      2514      2511      2549      2637      2657      2581      2577 
dram[13]:      2712      2716      2704      2764      2836      2836      2732      2748      2508      2524      2540      2556      2687      2693      2580      2576 
dram[14]:      2696      2692      2736      2754      2843      2856      2716      2736      2508      2490      2548      2568      2691      2691      2577      2551 
dram[15]:      2660      2696      2772      2762      2836      2820      2732      2736      2488      2484      2516      2532      2647      2657      2591      2544 
dram[16]:      2690      2704      2700      2748      2843      2820      2725      2709      2517      2520      2520      2520      2655      2629      2544      2568 
dram[17]:      2711      2717      2720      2704      2796      2824      2736      2701      2492      2504      2520      2548      2680      2690      2585      2552 
dram[18]:      2704      2660      2728      2720      2832      2808      2744      2708      2512      2472      2544      2552      2678      2675      2589      2548 
dram[19]:      2668      2672      2716      2772      2848      2848      2752      2680      2499      2500      2533      2524      2612      2654      2585      2556 
dram[20]:      2665      2676      2724      2712      2864      2856      2762      2716      2511      2527      2532      2523      2649      2648      2593      2564 
dram[21]:      2668      2692      2744      2744      2796      2844      2760      2704      2498      2492      2588      2552      2668      2683      2599      2528 
dram[22]:      2700      2688      2752      2747      2828      2836      2724      2708      2504      2500      2544      2572      2691      2665      2580      2528 
dram[23]:      2700      2676      2732      2728      2807      2832      2744      2712      2492      2492      2540      2488      2611      2585      2584      2544 
total dram reads = 1020328
bank skew: 2874/2472 = 1.16
chip skew: 42738/42267 = 1.01
number of total write accesses:
dram[0]:        87        95       101       107       132       129       155       153       142       143       143       143       139       141       118       120 
dram[1]:        91       107       102        94       130       136       160       153       144       144       141       143       144       143       121       117 
dram[2]:        97       103       102       119       133       123       157       156       144       142       144       141       143       141       119       116 
dram[3]:        98        93        94       111       135       118       152       157       142       144       142       139       141       144       117       118 
dram[4]:       102        96        98       104       131       130       155       149       144       144       144       144       144       143       119       117 
dram[5]:        93        97       100       104       132       136       151       157       144       144       141       144       144       140       118       116 
dram[6]:        99        91       109       107       135       134       146       153       142       138       144       140       140       139       117       115 
dram[7]:       100        99       106       116       135       136       150       155       141       144       141       143       144       143       120       115 
dram[8]:        96        95       104       104       136       125       155       160       144       142       140       144       141       143       114       120 
dram[9]:        95       105       108       109       136       139       149       160       144       144       141       140       142       141       121       119 
dram[10]:        90        94       104       118       133       142       147       156       141       142       144       140       144       142       119       119 
dram[11]:        89        88       102       105       139       125       156       150       144       142       144       144       144       140       116       114 
dram[12]:        96        96       105       115       132       135       143       162       144       144       142       144       144       142       117       116 
dram[13]:       102       103       100       115       133       133       149       159       144       144       144       143       143       144       117       116 
dram[14]:        98        97       108       112       134       138       145       156       144       141       144       144       144       144       116       109 
dram[15]:        89        98       117       114       133       129       148       156       142       141       144       141       140       141       119       108 
dram[16]:        96       100        99       111       134       129       147       147       144       141       144       140       145       142       108       114 
dram[17]:       101       103       104       100       123       130       150       151       143       142       140       141       144       144       117       110 
dram[18]:       100        89       106       104       132       126       152       155       143       136       141       144       144       143       119       109 
dram[19]:        91        92       103       117       136       136       160       148       144       144       144       144       140       144       118       111 
dram[20]:        90        93       105       102       140       138       162       157       143       144       143       140       140       144       120       113 
dram[21]:        91        97       110       110       123       135       159       154       144       141       144       142       141       142       121       104 
dram[22]:        99        96       112       110       131       133       153       155       144       142       142       144       144       141       117       104 
dram[23]:        99        93       107       106       126       132       157       156       143       143       141       139       140       136       118       108 
total dram writes = 49520
bank skew: 162/87 = 1.86
chip skew: 2093/2041 = 1.03
average mf latency per bank:
dram[0]:       1380      1410      1147      1204      1045      1025       877       912       827       730       727       689       670       665      1197      1096
dram[1]:       1571      1458      1269      1196      1001       949       840       883       825       754       721       693       637       641      1109      1168
dram[2]:       1365      1500      1155      1178       930      1125       912       900       841       836       729       752       635       663      1142      1122
dram[3]:       1469      1473      1334      1131       997      1041       813       878       751       752       662       699       629       663      1376      1086
dram[4]:       1369      1354      1294      1259       969       988       926       848       767       758       731       733       637       642      1244      1174
dram[5]:       1685      1366      1187      1206       922      1009       924       880       733       730       699       703       624       634      1091      1209
dram[6]:       1383      1552      1322      1177      1071       996       841       828       853       750       660       680       635       631      1347      1140
dram[7]:       1457      1433      1302      1247      1007       949      1023       824       777       739       680       667       615       634      1725      1060
dram[8]:       1562      1554      1153      1156      1000      1030       820       913       809       843       721       686       648       659      1323      1260
dram[9]:       1585      1400      1169      1368      1030       980       861       955       826       777       702       713       622       635      1160      1606
dram[10]:       1262      1516      1145      1363      1146       955       884       892       769       787       686       699       641       654      1103      1458
dram[11]:       1455      1467      1229      1196      1004      1030       886       846       772       754       739       665       634       591      1150      1157
dram[12]:       1312      1511      1218      1165      1025       990       875       894       771       802       687       736       676       652      1371      1172
dram[13]:       1429      1501      1246      1108      1013      1117       850       851       747       723       702       684       612       624      1218      1393
dram[14]:       1441      1395      1094      1194       977       962       845       867       777       824       686       715       645       634      1321      1406
dram[15]:       1350      1362      1149      1300       934      1007       896       873       792       797       688       705       649       647      1203      1151
dram[16]:       1461      1367      1157      1234       946      1014       879       833       805       810       694       652       629       644      1226      1433
dram[17]:       1430      1415      1186      1117      1011      1062       874       875       777       829       693       707       623       613      1191      1251
dram[18]:       1415      1456      1192      1123      1024      1051       883       797       764       807       698       681       618       661      1119      1175
dram[19]:       1374      1581      1162      1174       990      1064       952       852       834       770       700       727       638       615      1158      1216
dram[20]:       1652      1583      1205      1250      1062       981       904       865       791       801       750       719       678       650      1257      1168
dram[21]:       1312      1387      1129      1204      1094      1009       879       876       779       779       695       688       612       666      1245      1337
dram[22]:       1393      1544      1196      1412       978       963       895       842       776       710       697       677       633       627      1192      1276
dram[23]:       1312      1428      1237      1235      1141       988       861       876       759       780       677       681       616       598      1115      1147
maximum mf latency per bank:
dram[0]:        924       850       717       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       875       994      2014      2175       843      1023      1176       817       950       876       958       846       858       813
dram[2]:        777       958       699       930       839       723       843       731       720       658       654       707       734       778       646       637
dram[3]:        649       623       646      1237       747       702       671       725       722       607       567      1160      1151       814       708       726
dram[4]:        851      1024      1026       836      1077      1275       811      1014       938      1048       796      1024      1993      1176       830       852
dram[5]:        690       738       820      1058       831       955       744      1090       794      1081       977      1283       914       743       774       957
dram[6]:        756       665      1478       703       809       823      1002       782       699       763       914       638       788       726       821       752
dram[7]:        799       910       865      1011       864       980       748      1005       752       593       637       866      1260      1938       847       696
dram[8]:        806       942      1217       758       951      1092       805       673      1158       846      1050       765      1029       867       643       702
dram[9]:        869       986      1012       974      1260       740       917      1020       878      1038      1005       950       900      1089       824       846
dram[10]:        724       829       952      1252       966      1162       927      1475       687      1410       798      1144       958      1322      1009      1202
dram[11]:        679       704       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1417      1634      1007      1220       910      1647      1004      1092      1598      1204       747      1206
dram[13]:        829       760       815      1190       931       912       927       895       767       857       729       786       965       858       739       799
dram[14]:        840       745       818      1523       982      1060       838       817       691       837       677       842       926      1069       674       961
dram[15]:        772       849      1174       970      1059       985       944      1437      1077       709       826       943      1089      1376       900       982
dram[16]:        803       788       916       722       895       772      1015       861       988       738       772       870      1132      1062       796       863
dram[17]:        940      1285       918      1002       870      1394       884      1156       874      1074       720      1230       748      1028       782       800
dram[18]:        967       791       888       936       828       823      1033       719       725       706       914       746       863       709       769       716
dram[19]:        721       889       874      1739       747       918       889       986       736       854       767      1029       922      1377       797       866
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532       985      1350      1014      1459      2141      1362       942
dram[21]:        767       683      1266       976       974       961       835       896       865       910      1423       890       878      1026       746       902
dram[22]:        803       858       924       665       767       879       723       942       856       697       626       959       664       755       827       806
dram[23]:        601       691       692       694       833       849       638       659       693       706       725       562      1049       655       674       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671940 n_act=20544 n_pre=20528 n_ref_event=0 n_req=44455 n_rd=42407 n_rd_L2_A=0 n_write=0 n_wr_bk=8192 bw_util=0.06674
n_activity=456466 dram_eff=0.1108
bk0: 2663a 721352i bk1: 2684a 720245i bk2: 2708a 719442i bk3: 2732a 718943i bk4: 2832a 718058i bk5: 2821a 717720i bk6: 2757a 717109i bk7: 2726a 715894i bk8: 2508a 715714i bk9: 2509a 713627i bk10: 2504a 714644i bk11: 2541a 716035i bk12: 2628a 717163i bk13: 2612a 712627i bk14: 2587a 715884i bk15: 2595a 718896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537892
Row_Buffer_Locality_read = 0.551135
Row_Buffer_Locality_write = 0.263672
Bank_Level_Parallism = 2.132105
Bank_Level_Parallism_Col = 1.767087
Bank_Level_Parallism_Ready = 1.396767
write_to_read_ratio_blp_rw_average = 0.093920
GrpLevelPara = 1.406695 

BW Util details:
bwutil = 0.066739 
total_CMD = 758159 
util_bw = 50599 
Wasted_Col = 173158 
Wasted_Row = 105329 
Idle = 429073 

BW Util Bottlenecks: 
RCDc_limit = 196731 
RCDWRc_limit = 8783 
WTRc_limit = 15157 
RTWc_limit = 32216 
CCDLc_limit = 19594 
rwq = 0 
CCDLc_limit_alone = 15763 
WTRc_limit_alone = 13357 
RTWc_limit_alone = 30185 

Commands details: 
total_CMD = 758159 
n_nop = 671940 
Read = 42407 
Write = 0 
L2_Alloc = 0 
L2_WB = 8192 
n_act = 20544 
n_pre = 20528 
n_ref = 0 
n_req = 44455 
total_req = 50599 

Dual Bus Interface Util: 
issued_total_row = 41072 
issued_total_col = 50599 
Row_Bus_Util =  0.054173 
CoL_Bus_Util = 0.066739 
Either_Row_CoL_Bus_Util = 0.113722 
Issued_on_Two_Bus_Simul_Util = 0.007191 
issued_two_Eff = 0.063234 
queue_avg = 0.928845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.928845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671344 n_act=20751 n_pre=20735 n_ref_event=0 n_req=44657 n_rd=42587 n_rd_L2_A=0 n_write=0 n_wr_bk=8280 bw_util=0.06709
n_activity=458572 dram_eff=0.1109
bk0: 2676a 719290i bk1: 2732a 717227i bk2: 2712a 718440i bk3: 2684a 718314i bk4: 2824a 716151i bk5: 2848a 715696i bk6: 2776a 714347i bk7: 2724a 715011i bk8: 2500a 716723i bk9: 2500a 714677i bk10: 2512a 714535i bk11: 2544a 714208i bk12: 2694a 715900i bk13: 2685a 713025i bk14: 2596a 718104i bk15: 2580a 716964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535325
Row_Buffer_Locality_read = 0.546200
Row_Buffer_Locality_write = 0.311594
Bank_Level_Parallism = 2.150769
Bank_Level_Parallism_Col = 1.797597
Bank_Level_Parallism_Ready = 1.439814
write_to_read_ratio_blp_rw_average = 0.089750
GrpLevelPara = 1.410561 

BW Util details:
bwutil = 0.067093 
total_CMD = 758159 
util_bw = 50867 
Wasted_Col = 174771 
Wasted_Row = 107540 
Idle = 424981 

BW Util Bottlenecks: 
RCDc_limit = 199452 
RCDWRc_limit = 8054 
WTRc_limit = 14650 
RTWc_limit = 31451 
CCDLc_limit = 19622 
rwq = 0 
CCDLc_limit_alone = 15897 
WTRc_limit_alone = 12957 
RTWc_limit_alone = 29419 

Commands details: 
total_CMD = 758159 
n_nop = 671344 
Read = 42587 
Write = 0 
L2_Alloc = 0 
L2_WB = 8280 
n_act = 20751 
n_pre = 20735 
n_ref = 0 
n_req = 44657 
total_req = 50867 

Dual Bus Interface Util: 
issued_total_row = 41486 
issued_total_col = 50867 
Row_Bus_Util =  0.054719 
CoL_Bus_Util = 0.067093 
Either_Row_CoL_Bus_Util = 0.114508 
Issued_on_Two_Bus_Simul_Util = 0.007305 
issued_two_Eff = 0.063791 
queue_avg = 1.003850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670080 n_act=21474 n_pre=21458 n_ref_event=0 n_req=44694 n_rd=42614 n_rd_L2_A=0 n_write=0 n_wr_bk=8320 bw_util=0.06718
n_activity=461290 dram_eff=0.1104
bk0: 2700a 717626i bk1: 2716a 717089i bk2: 2717a 717657i bk3: 2780a 714852i bk4: 2836a 714148i bk5: 2797a 714995i bk6: 2766a 713510i bk7: 2736a 713660i bk8: 2516a 715055i bk9: 2508a 712894i bk10: 2527a 715554i bk11: 2528a 715845i bk12: 2671a 715747i bk13: 2649a 713573i bk14: 2591a 716434i bk15: 2576a 718415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519533
Row_Buffer_Locality_read = 0.534214
Row_Buffer_Locality_write = 0.218750
Bank_Level_Parallism = 2.159719
Bank_Level_Parallism_Col = 1.761857
Bank_Level_Parallism_Ready = 1.361134
write_to_read_ratio_blp_rw_average = 0.093428
GrpLevelPara = 1.419549 

BW Util details:
bwutil = 0.067181 
total_CMD = 758159 
util_bw = 50934 
Wasted_Col = 178676 
Wasted_Row = 107556 
Idle = 420993 

BW Util Bottlenecks: 
RCDc_limit = 205109 
RCDWRc_limit = 9389 
WTRc_limit = 16181 
RTWc_limit = 35252 
CCDLc_limit = 20125 
rwq = 0 
CCDLc_limit_alone = 16030 
WTRc_limit_alone = 14237 
RTWc_limit_alone = 33101 

Commands details: 
total_CMD = 758159 
n_nop = 670080 
Read = 42614 
Write = 0 
L2_Alloc = 0 
L2_WB = 8320 
n_act = 21474 
n_pre = 21458 
n_ref = 0 
n_req = 44694 
total_req = 50934 

Dual Bus Interface Util: 
issued_total_row = 42932 
issued_total_col = 50934 
Row_Bus_Util =  0.056627 
CoL_Bus_Util = 0.067181 
Either_Row_CoL_Bus_Util = 0.116175 
Issued_on_Two_Bus_Simul_Util = 0.007633 
issued_two_Eff = 0.065702 
queue_avg = 0.837400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.8374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670748 n_act=21180 n_pre=21164 n_ref_event=0 n_req=44385 n_rd=42340 n_rd_L2_A=0 n_write=0 n_wr_bk=8180 bw_util=0.06664
n_activity=461418 dram_eff=0.1095
bk0: 2704a 719673i bk1: 2676a 719752i bk2: 2680a 718224i bk3: 2748a 717635i bk4: 2844a 715240i bk5: 2776a 718214i bk6: 2744a 714870i bk7: 2752a 714038i bk8: 2488a 716746i bk9: 2496a 716091i bk10: 2488a 717069i bk11: 2521a 714080i bk12: 2639a 715304i bk13: 2620a 714139i bk14: 2580a 715662i bk15: 2584a 716925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522812
Row_Buffer_Locality_read = 0.537364
Row_Buffer_Locality_write = 0.221516
Bank_Level_Parallism = 2.110948
Bank_Level_Parallism_Col = 1.719575
Bank_Level_Parallism_Ready = 1.317933
write_to_read_ratio_blp_rw_average = 0.096461
GrpLevelPara = 1.399171 

BW Util details:
bwutil = 0.066635 
total_CMD = 758159 
util_bw = 50520 
Wasted_Col = 178623 
Wasted_Row = 107799 
Idle = 421217 

BW Util Bottlenecks: 
RCDc_limit = 203440 
RCDWRc_limit = 9412 
WTRc_limit = 14972 
RTWc_limit = 33758 
CCDLc_limit = 20567 
rwq = 0 
CCDLc_limit_alone = 16434 
WTRc_limit_alone = 13047 
RTWc_limit_alone = 31550 

Commands details: 
total_CMD = 758159 
n_nop = 670748 
Read = 42340 
Write = 0 
L2_Alloc = 0 
L2_WB = 8180 
n_act = 21180 
n_pre = 21164 
n_ref = 0 
n_req = 44385 
total_req = 50520 

Dual Bus Interface Util: 
issued_total_row = 42344 
issued_total_col = 50520 
Row_Bus_Util =  0.055851 
CoL_Bus_Util = 0.066635 
Either_Row_CoL_Bus_Util = 0.115294 
Issued_on_Two_Bus_Simul_Util = 0.007192 
issued_two_Eff = 0.062383 
queue_avg = 0.802978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.802978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671836 n_act=20647 n_pre=20631 n_ref_event=0 n_req=44524 n_rd=42460 n_rd_L2_A=0 n_write=0 n_wr_bk=8244 bw_util=0.06688
n_activity=454644 dram_eff=0.1115
bk0: 2716a 717654i bk1: 2688a 719008i bk2: 2696a 719173i bk3: 2723a 718694i bk4: 2828a 717133i bk5: 2824a 715620i bk6: 2750a 714797i bk7: 2714a 715134i bk8: 2509a 715786i bk9: 2521a 715691i bk10: 2504a 714381i bk11: 2520a 713888i bk12: 2680a 714594i bk13: 2622a 712629i bk14: 2582a 717341i bk15: 2583a 717400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536273
Row_Buffer_Locality_read = 0.548822
Row_Buffer_Locality_write = 0.278101
Bank_Level_Parallism = 2.171426
Bank_Level_Parallism_Col = 1.812319
Bank_Level_Parallism_Ready = 1.445921
write_to_read_ratio_blp_rw_average = 0.091898
GrpLevelPara = 1.417529 

BW Util details:
bwutil = 0.066878 
total_CMD = 758159 
util_bw = 50704 
Wasted_Col = 173249 
Wasted_Row = 105851 
Idle = 428355 

BW Util Bottlenecks: 
RCDc_limit = 197748 
RCDWRc_limit = 8380 
WTRc_limit = 15320 
RTWc_limit = 34135 
CCDLc_limit = 19817 
rwq = 0 
CCDLc_limit_alone = 15848 
WTRc_limit_alone = 13455 
RTWc_limit_alone = 32031 

Commands details: 
total_CMD = 758159 
n_nop = 671836 
Read = 42460 
Write = 0 
L2_Alloc = 0 
L2_WB = 8244 
n_act = 20647 
n_pre = 20631 
n_ref = 0 
n_req = 44524 
total_req = 50704 

Dual Bus Interface Util: 
issued_total_row = 41278 
issued_total_col = 50704 
Row_Bus_Util =  0.054445 
CoL_Bus_Util = 0.066878 
Either_Row_CoL_Bus_Util = 0.113859 
Issued_on_Two_Bus_Simul_Util = 0.007464 
issued_two_Eff = 0.065556 
queue_avg = 1.042091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04209
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671231 n_act=20876 n_pre=20860 n_ref_event=0 n_req=44644 n_rd=42583 n_rd_L2_A=0 n_write=0 n_wr_bk=8244 bw_util=0.06704
n_activity=456991 dram_eff=0.1112
bk0: 2676a 720375i bk1: 2695a 718952i bk2: 2704a 717413i bk3: 2720a 716340i bk4: 2835a 715340i bk5: 2848a 717190i bk6: 2740a 716379i bk7: 2740a 715834i bk8: 2500a 715905i bk9: 2496a 716816i bk10: 2544a 714354i bk11: 2572a 713944i bk12: 2688a 712555i bk13: 2665a 716672i bk14: 2584a 718316i bk15: 2576a 717284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532390
Row_Buffer_Locality_read = 0.546767
Row_Buffer_Locality_write = 0.235323
Bank_Level_Parallism = 2.142807
Bank_Level_Parallism_Col = 1.758180
Bank_Level_Parallism_Ready = 1.370256
write_to_read_ratio_blp_rw_average = 0.095097
GrpLevelPara = 1.409962 

BW Util details:
bwutil = 0.067040 
total_CMD = 758159 
util_bw = 50827 
Wasted_Col = 175610 
Wasted_Row = 105613 
Idle = 426109 

BW Util Bottlenecks: 
RCDc_limit = 199476 
RCDWRc_limit = 9105 
WTRc_limit = 14486 
RTWc_limit = 34330 
CCDLc_limit = 20215 
rwq = 0 
CCDLc_limit_alone = 16200 
WTRc_limit_alone = 12742 
RTWc_limit_alone = 32059 

Commands details: 
total_CMD = 758159 
n_nop = 671231 
Read = 42583 
Write = 0 
L2_Alloc = 0 
L2_WB = 8244 
n_act = 20876 
n_pre = 20860 
n_ref = 0 
n_req = 44644 
total_req = 50827 

Dual Bus Interface Util: 
issued_total_row = 41736 
issued_total_col = 50827 
Row_Bus_Util =  0.055049 
CoL_Bus_Util = 0.067040 
Either_Row_CoL_Bus_Util = 0.114657 
Issued_on_Two_Bus_Simul_Util = 0.007432 
issued_two_Eff = 0.064824 
queue_avg = 0.888734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888734
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671013 n_act=21102 n_pre=21086 n_ref_event=0 n_req=44546 n_rd=42497 n_rd_L2_A=0 n_write=0 n_wr_bk=8196 bw_util=0.06686
n_activity=457159 dram_eff=0.1109
bk0: 2700a 719176i bk1: 2668a 720247i bk2: 2740a 717133i bk3: 2732a 718026i bk4: 2844a 716586i bk5: 2840a 715750i bk6: 2720a 714262i bk7: 2724a 713893i bk8: 2500a 715385i bk9: 2472a 716653i bk10: 2548a 713961i bk11: 2528a 715507i bk12: 2663a 715402i bk13: 2663a 714549i bk14: 2583a 718046i bk15: 2572a 716299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526287
Row_Buffer_Locality_read = 0.540344
Row_Buffer_Locality_write = 0.234749
Bank_Level_Parallism = 2.139829
Bank_Level_Parallism_Col = 1.757012
Bank_Level_Parallism_Ready = 1.370880
write_to_read_ratio_blp_rw_average = 0.089493
GrpLevelPara = 1.414403 

BW Util details:
bwutil = 0.066863 
total_CMD = 758159 
util_bw = 50693 
Wasted_Col = 176197 
Wasted_Row = 106882 
Idle = 424387 

BW Util Bottlenecks: 
RCDc_limit = 201536 
RCDWRc_limit = 8828 
WTRc_limit = 15108 
RTWc_limit = 31719 
CCDLc_limit = 19863 
rwq = 0 
CCDLc_limit_alone = 16104 
WTRc_limit_alone = 13363 
RTWc_limit_alone = 29705 

Commands details: 
total_CMD = 758159 
n_nop = 671013 
Read = 42497 
Write = 0 
L2_Alloc = 0 
L2_WB = 8196 
n_act = 21102 
n_pre = 21086 
n_ref = 0 
n_req = 44546 
total_req = 50693 

Dual Bus Interface Util: 
issued_total_row = 42188 
issued_total_col = 50693 
Row_Bus_Util =  0.055645 
CoL_Bus_Util = 0.066863 
Either_Row_CoL_Bus_Util = 0.114944 
Issued_on_Two_Bus_Simul_Util = 0.007564 
issued_two_Eff = 0.065809 
queue_avg = 0.876275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671477 n_act=20766 n_pre=20750 n_ref_event=0 n_req=44624 n_rd=42536 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.06712
n_activity=455770 dram_eff=0.1117
bk0: 2704a 718257i bk1: 2700a 718091i bk2: 2728a 716141i bk3: 2768a 715172i bk4: 2844a 714310i bk5: 2848a 716042i bk6: 2736a 716113i bk7: 2736a 714185i bk8: 2488a 716744i bk9: 2504a 716976i bk10: 2484a 716720i bk11: 2533a 714272i bk12: 2652a 714859i bk13: 2647a 715068i bk14: 2592a 717905i bk15: 2572a 719462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534645
Row_Buffer_Locality_read = 0.548571
Row_Buffer_Locality_write = 0.250958
Bank_Level_Parallism = 2.172773
Bank_Level_Parallism_Col = 1.799829
Bank_Level_Parallism_Ready = 1.389895
write_to_read_ratio_blp_rw_average = 0.097149
GrpLevelPara = 1.423427 

BW Util details:
bwutil = 0.067120 
total_CMD = 758159 
util_bw = 50888 
Wasted_Col = 172934 
Wasted_Row = 105182 
Idle = 429155 

BW Util Bottlenecks: 
RCDc_limit = 197241 
RCDWRc_limit = 9144 
WTRc_limit = 15909 
RTWc_limit = 35064 
CCDLc_limit = 20527 
rwq = 0 
CCDLc_limit_alone = 16312 
WTRc_limit_alone = 13949 
RTWc_limit_alone = 32809 

Commands details: 
total_CMD = 758159 
n_nop = 671477 
Read = 42536 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 20766 
n_pre = 20750 
n_ref = 0 
n_req = 44624 
total_req = 50888 

Dual Bus Interface Util: 
issued_total_row = 41516 
issued_total_col = 50888 
Row_Bus_Util =  0.054759 
CoL_Bus_Util = 0.067120 
Either_Row_CoL_Bus_Util = 0.114332 
Issued_on_Two_Bus_Simul_Util = 0.007547 
issued_two_Eff = 0.066011 
queue_avg = 0.957388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671610 n_act=20692 n_pre=20676 n_ref_event=0 n_req=44566 n_rd=42503 n_rd_L2_A=0 n_write=0 n_wr_bk=8252 bw_util=0.06695
n_activity=455379 dram_eff=0.1115
bk0: 2691a 720186i bk1: 2684a 719424i bk2: 2720a 718104i bk3: 2723a 718552i bk4: 2848a 717332i bk5: 2804a 715388i bk6: 2757a 717091i bk7: 2756a 711801i bk8: 2519a 714930i bk9: 2512a 715490i bk10: 2510a 715624i bk11: 2509a 715871i bk12: 2651a 715161i bk13: 2659a 712572i bk14: 2568a 718622i bk15: 2592a 718009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535700
Row_Buffer_Locality_read = 0.549820
Row_Buffer_Locality_write = 0.244789
Bank_Level_Parallism = 2.155239
Bank_Level_Parallism_Col = 1.784689
Bank_Level_Parallism_Ready = 1.393084
write_to_read_ratio_blp_rw_average = 0.095213
GrpLevelPara = 1.415952 

BW Util details:
bwutil = 0.066945 
total_CMD = 758159 
util_bw = 50755 
Wasted_Col = 173542 
Wasted_Row = 105575 
Idle = 428287 

BW Util Bottlenecks: 
RCDc_limit = 197163 
RCDWRc_limit = 8965 
WTRc_limit = 14976 
RTWc_limit = 34522 
CCDLc_limit = 20221 
rwq = 0 
CCDLc_limit_alone = 16251 
WTRc_limit_alone = 13199 
RTWc_limit_alone = 32329 

Commands details: 
total_CMD = 758159 
n_nop = 671610 
Read = 42503 
Write = 0 
L2_Alloc = 0 
L2_WB = 8252 
n_act = 20692 
n_pre = 20676 
n_ref = 0 
n_req = 44566 
total_req = 50755 

Dual Bus Interface Util: 
issued_total_row = 41368 
issued_total_col = 50755 
Row_Bus_Util =  0.054564 
CoL_Bus_Util = 0.066945 
Either_Row_CoL_Bus_Util = 0.114157 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.064403 
queue_avg = 0.934085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934085
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671352 n_act=20773 n_pre=20757 n_ref_event=0 n_req=44831 n_rd=42738 n_rd_L2_A=0 n_write=0 n_wr_bk=8369 bw_util=0.06741
n_activity=459236 dram_eff=0.1113
bk0: 2684a 719607i bk1: 2724a 718726i bk2: 2736a 716433i bk3: 2740a 718246i bk4: 2848a 716419i bk5: 2863a 714662i bk6: 2733a 716191i bk7: 2760a 712268i bk8: 2504a 716884i bk9: 2504a 714870i bk10: 2532a 714525i bk11: 2568a 714535i bk12: 2683a 712357i bk13: 2677a 714054i bk14: 2594a 717783i bk15: 2588a 716773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536638
Row_Buffer_Locality_read = 0.549605
Row_Buffer_Locality_write = 0.271859
Bank_Level_Parallism = 2.158640
Bank_Level_Parallism_Col = 1.814528
Bank_Level_Parallism_Ready = 1.460446
write_to_read_ratio_blp_rw_average = 0.089132
GrpLevelPara = 1.413597 

BW Util details:
bwutil = 0.067409 
total_CMD = 758159 
util_bw = 51107 
Wasted_Col = 174856 
Wasted_Row = 108063 
Idle = 424133 

BW Util Bottlenecks: 
RCDc_limit = 198190 
RCDWRc_limit = 8487 
WTRc_limit = 14581 
RTWc_limit = 33943 
CCDLc_limit = 19452 
rwq = 0 
CCDLc_limit_alone = 15660 
WTRc_limit_alone = 12911 
RTWc_limit_alone = 31821 

Commands details: 
total_CMD = 758159 
n_nop = 671352 
Read = 42738 
Write = 0 
L2_Alloc = 0 
L2_WB = 8369 
n_act = 20773 
n_pre = 20757 
n_ref = 0 
n_req = 44831 
total_req = 51107 

Dual Bus Interface Util: 
issued_total_row = 41530 
issued_total_col = 51107 
Row_Bus_Util =  0.054777 
CoL_Bus_Util = 0.067409 
Either_Row_CoL_Bus_Util = 0.114497 
Issued_on_Two_Bus_Simul_Util = 0.007690 
issued_two_Eff = 0.067160 
queue_avg = 1.033071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671128 n_act=20879 n_pre=20863 n_ref_event=0 n_req=44705 n_rd=42630 n_rd_L2_A=0 n_write=0 n_wr_bk=8297 bw_util=0.06717
n_activity=458647 dram_eff=0.111
bk0: 2667a 718890i bk1: 2680a 721629i bk2: 2720a 717768i bk3: 2779a 717607i bk4: 2839a 712897i bk5: 2874a 713111i bk6: 2724a 713452i bk7: 2736a 715348i bk8: 2484a 714546i bk9: 2489a 713148i bk10: 2536a 714042i bk11: 2560a 715142i bk12: 2688a 715721i bk13: 2678a 714349i bk14: 2588a 715279i bk15: 2588a 717912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532961
Row_Buffer_Locality_read = 0.546446
Row_Buffer_Locality_write = 0.255904
Bank_Level_Parallism = 2.178252
Bank_Level_Parallism_Col = 1.818178
Bank_Level_Parallism_Ready = 1.432325
write_to_read_ratio_blp_rw_average = 0.089307
GrpLevelPara = 1.424169 

BW Util details:
bwutil = 0.067172 
total_CMD = 758159 
util_bw = 50927 
Wasted_Col = 174812 
Wasted_Row = 106825 
Idle = 425595 

BW Util Bottlenecks: 
RCDc_limit = 199479 
RCDWRc_limit = 8728 
WTRc_limit = 14904 
RTWc_limit = 36117 
CCDLc_limit = 19896 
rwq = 0 
CCDLc_limit_alone = 15717 
WTRc_limit_alone = 13031 
RTWc_limit_alone = 33811 

Commands details: 
total_CMD = 758159 
n_nop = 671128 
Read = 42630 
Write = 0 
L2_Alloc = 0 
L2_WB = 8297 
n_act = 20879 
n_pre = 20863 
n_ref = 0 
n_req = 44705 
total_req = 50927 

Dual Bus Interface Util: 
issued_total_row = 41742 
issued_total_col = 50927 
Row_Bus_Util =  0.055057 
CoL_Bus_Util = 0.067172 
Either_Row_CoL_Bus_Util = 0.114793 
Issued_on_Two_Bus_Simul_Util = 0.007436 
issued_two_Eff = 0.064782 
queue_avg = 1.056166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670898 n_act=21101 n_pre=21085 n_ref_event=0 n_req=44377 n_rd=42335 n_rd_L2_A=0 n_write=0 n_wr_bk=8162 bw_util=0.0666
n_activity=460954 dram_eff=0.1095
bk0: 2654a 720583i bk1: 2661a 719840i bk2: 2712a 716617i bk3: 2724a 719890i bk4: 2860a 713976i bk5: 2804a 716335i bk6: 2768a 714027i bk7: 2713a 716118i bk8: 2496a 717630i bk9: 2488a 716583i bk10: 2512a 714052i bk11: 2532a 713357i bk12: 2651a 712849i bk13: 2616a 712617i bk14: 2576a 716403i bk15: 2568a 717498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524506
Row_Buffer_Locality_read = 0.537971
Row_Buffer_Locality_write = 0.245348
Bank_Level_Parallism = 2.131397
Bank_Level_Parallism_Col = 1.757704
Bank_Level_Parallism_Ready = 1.357665
write_to_read_ratio_blp_rw_average = 0.094839
GrpLevelPara = 1.406673 

BW Util details:
bwutil = 0.066605 
total_CMD = 758159 
util_bw = 50497 
Wasted_Col = 177386 
Wasted_Row = 108303 
Idle = 421973 

BW Util Bottlenecks: 
RCDc_limit = 202519 
RCDWRc_limit = 9024 
WTRc_limit = 14571 
RTWc_limit = 34692 
CCDLc_limit = 19993 
rwq = 0 
CCDLc_limit_alone = 15984 
WTRc_limit_alone = 12823 
RTWc_limit_alone = 32431 

Commands details: 
total_CMD = 758159 
n_nop = 670898 
Read = 42335 
Write = 0 
L2_Alloc = 0 
L2_WB = 8162 
n_act = 21101 
n_pre = 21085 
n_ref = 0 
n_req = 44377 
total_req = 50497 

Dual Bus Interface Util: 
issued_total_row = 42186 
issued_total_col = 50497 
Row_Bus_Util =  0.055643 
CoL_Bus_Util = 0.066605 
Either_Row_CoL_Bus_Util = 0.115096 
Issued_on_Two_Bus_Simul_Util = 0.007152 
issued_two_Eff = 0.062135 
queue_avg = 0.865789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865789
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671714 n_act=20613 n_pre=20597 n_ref_event=0 n_req=44636 n_rd=42559 n_rd_L2_A=0 n_write=0 n_wr_bk=8299 bw_util=0.06708
n_activity=456612 dram_eff=0.1114
bk0: 2691a 721118i bk1: 2688a 720192i bk2: 2724a 717718i bk3: 2758a 717044i bk4: 2832a 715533i bk5: 2847a 715768i bk6: 2709a 715749i bk7: 2775a 711594i bk8: 2509a 713301i bk9: 2514a 714545i bk10: 2511a 715141i bk11: 2549a 711985i bk12: 2637a 714814i bk13: 2657a 715661i bk14: 2581a 717546i bk15: 2577a 717256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538198
Row_Buffer_Locality_read = 0.549379
Row_Buffer_Locality_write = 0.309100
Bank_Level_Parallism = 2.180316
Bank_Level_Parallism_Col = 1.833521
Bank_Level_Parallism_Ready = 1.485528
write_to_read_ratio_blp_rw_average = 0.087302
GrpLevelPara = 1.413316 

BW Util details:
bwutil = 0.067081 
total_CMD = 758159 
util_bw = 50858 
Wasted_Col = 172890 
Wasted_Row = 106578 
Idle = 427833 

BW Util Bottlenecks: 
RCDc_limit = 197510 
RCDWRc_limit = 7931 
WTRc_limit = 14685 
RTWc_limit = 32366 
CCDLc_limit = 19518 
rwq = 0 
CCDLc_limit_alone = 15638 
WTRc_limit_alone = 12958 
RTWc_limit_alone = 30213 

Commands details: 
total_CMD = 758159 
n_nop = 671714 
Read = 42559 
Write = 0 
L2_Alloc = 0 
L2_WB = 8299 
n_act = 20613 
n_pre = 20597 
n_ref = 0 
n_req = 44636 
total_req = 50858 

Dual Bus Interface Util: 
issued_total_row = 41210 
issued_total_col = 50858 
Row_Bus_Util =  0.054355 
CoL_Bus_Util = 0.067081 
Either_Row_CoL_Bus_Util = 0.114020 
Issued_on_Two_Bus_Simul_Util = 0.007417 
issued_two_Eff = 0.065047 
queue_avg = 1.129809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12981
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670933 n_act=21008 n_pre=20992 n_ref_event=0 n_req=44801 n_rd=42712 n_rd_L2_A=0 n_write=0 n_wr_bk=8356 bw_util=0.06736
n_activity=459175 dram_eff=0.1112
bk0: 2712a 718390i bk1: 2716a 718758i bk2: 2704a 717417i bk3: 2764a 716163i bk4: 2836a 715554i bk5: 2836a 713613i bk6: 2732a 716454i bk7: 2748a 714738i bk8: 2508a 717360i bk9: 2524a 715884i bk10: 2540a 714251i bk11: 2556a 715929i bk12: 2687a 713140i bk13: 2693a 713478i bk14: 2580a 719028i bk15: 2576a 717477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531082
Row_Buffer_Locality_read = 0.544367
Row_Buffer_Locality_write = 0.259454
Bank_Level_Parallism = 2.151399
Bank_Level_Parallism_Col = 1.776375
Bank_Level_Parallism_Ready = 1.388130
write_to_read_ratio_blp_rw_average = 0.087275
GrpLevelPara = 1.411215 

BW Util details:
bwutil = 0.067358 
total_CMD = 758159 
util_bw = 51068 
Wasted_Col = 175379 
Wasted_Row = 107155 
Idle = 424557 

BW Util Bottlenecks: 
RCDc_limit = 200109 
RCDWRc_limit = 8471 
WTRc_limit = 16143 
RTWc_limit = 30611 
CCDLc_limit = 19710 
rwq = 0 
CCDLc_limit_alone = 15942 
WTRc_limit_alone = 14235 
RTWc_limit_alone = 28751 

Commands details: 
total_CMD = 758159 
n_nop = 670933 
Read = 42712 
Write = 0 
L2_Alloc = 0 
L2_WB = 8356 
n_act = 21008 
n_pre = 20992 
n_ref = 0 
n_req = 44801 
total_req = 51068 

Dual Bus Interface Util: 
issued_total_row = 42000 
issued_total_col = 51068 
Row_Bus_Util =  0.055397 
CoL_Bus_Util = 0.067358 
Either_Row_CoL_Bus_Util = 0.115050 
Issued_on_Two_Bus_Simul_Util = 0.007706 
issued_two_Eff = 0.066975 
queue_avg = 0.913278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913278
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670201 n_act=21337 n_pre=21321 n_ref_event=0 n_req=44727 n_rd=42653 n_rd_L2_A=0 n_write=0 n_wr_bk=8296 bw_util=0.0672
n_activity=461879 dram_eff=0.1103
bk0: 2696a 720377i bk1: 2692a 718136i bk2: 2736a 715880i bk3: 2754a 716361i bk4: 2843a 715076i bk5: 2856a 715634i bk6: 2716a 716233i bk7: 2736a 715712i bk8: 2508a 712227i bk9: 2490a 714790i bk10: 2548a 713896i bk11: 2568a 714228i bk12: 2691a 714970i bk13: 2691a 712463i bk14: 2577a 716317i bk15: 2551a 715312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522950
Row_Buffer_Locality_read = 0.536258
Row_Buffer_Locality_write = 0.249277
Bank_Level_Parallism = 2.152786
Bank_Level_Parallism_Col = 1.772800
Bank_Level_Parallism_Ready = 1.372196
write_to_read_ratio_blp_rw_average = 0.091673
GrpLevelPara = 1.416461 

BW Util details:
bwutil = 0.067201 
total_CMD = 758159 
util_bw = 50949 
Wasted_Col = 178539 
Wasted_Row = 108520 
Idle = 420151 

BW Util Bottlenecks: 
RCDc_limit = 204415 
RCDWRc_limit = 9043 
WTRc_limit = 15611 
RTWc_limit = 35275 
CCDLc_limit = 20187 
rwq = 0 
CCDLc_limit_alone = 16117 
WTRc_limit_alone = 13707 
RTWc_limit_alone = 33109 

Commands details: 
total_CMD = 758159 
n_nop = 670201 
Read = 42653 
Write = 0 
L2_Alloc = 0 
L2_WB = 8296 
n_act = 21337 
n_pre = 21321 
n_ref = 0 
n_req = 44727 
total_req = 50949 

Dual Bus Interface Util: 
issued_total_row = 42658 
issued_total_col = 50949 
Row_Bus_Util =  0.056265 
CoL_Bus_Util = 0.067201 
Either_Row_CoL_Bus_Util = 0.116015 
Issued_on_Two_Bus_Simul_Util = 0.007451 
issued_two_Eff = 0.064224 
queue_avg = 0.920792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.920792
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670862 n_act=21079 n_pre=21063 n_ref_event=0 n_req=44533 n_rd=42473 n_rd_L2_A=0 n_write=0 n_wr_bk=8240 bw_util=0.06689
n_activity=460001 dram_eff=0.1102
bk0: 2660a 720369i bk1: 2696a 719153i bk2: 2772a 717176i bk3: 2762a 717684i bk4: 2836a 716139i bk5: 2820a 717711i bk6: 2732a 716514i bk7: 2736a 713849i bk8: 2488a 714402i bk9: 2484a 713169i bk10: 2516a 715845i bk11: 2532a 713402i bk12: 2647a 712743i bk13: 2657a 713921i bk14: 2591a 716918i bk15: 2544a 716639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526666
Row_Buffer_Locality_read = 0.539449
Row_Buffer_Locality_write = 0.263107
Bank_Level_Parallism = 2.144621
Bank_Level_Parallism_Col = 1.769789
Bank_Level_Parallism_Ready = 1.383491
write_to_read_ratio_blp_rw_average = 0.089495
GrpLevelPara = 1.410598 

BW Util details:
bwutil = 0.066890 
total_CMD = 758159 
util_bw = 50713 
Wasted_Col = 176923 
Wasted_Row = 107828 
Idle = 422695 

BW Util Bottlenecks: 
RCDc_limit = 201860 
RCDWRc_limit = 8669 
WTRc_limit = 15590 
RTWc_limit = 32738 
CCDLc_limit = 19962 
rwq = 0 
CCDLc_limit_alone = 16012 
WTRc_limit_alone = 13673 
RTWc_limit_alone = 30705 

Commands details: 
total_CMD = 758159 
n_nop = 670862 
Read = 42473 
Write = 0 
L2_Alloc = 0 
L2_WB = 8240 
n_act = 21079 
n_pre = 21063 
n_ref = 0 
n_req = 44533 
total_req = 50713 

Dual Bus Interface Util: 
issued_total_row = 42142 
issued_total_col = 50713 
Row_Bus_Util =  0.055585 
CoL_Bus_Util = 0.066890 
Either_Row_CoL_Bus_Util = 0.115143 
Issued_on_Two_Bus_Simul_Util = 0.007331 
issued_two_Eff = 0.063668 
queue_avg = 0.937772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937772
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671820 n_act=20751 n_pre=20735 n_ref_event=0 n_req=44453 n_rd=42412 n_rd_L2_A=0 n_write=0 n_wr_bk=8162 bw_util=0.06671
n_activity=453804 dram_eff=0.1114
bk0: 2690a 720359i bk1: 2704a 716884i bk2: 2700a 719042i bk3: 2748a 718786i bk4: 2843a 715651i bk5: 2820a 714128i bk6: 2725a 716064i bk7: 2709a 717919i bk8: 2517a 714025i bk9: 2520a 712833i bk10: 2520a 714713i bk11: 2520a 714397i bk12: 2655a 712637i bk13: 2629a 713607i bk14: 2544a 719177i bk15: 2568a 717906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533192
Row_Buffer_Locality_read = 0.546378
Row_Buffer_Locality_write = 0.259187
Bank_Level_Parallism = 2.179536
Bank_Level_Parallism_Col = 1.811082
Bank_Level_Parallism_Ready = 1.437616
write_to_read_ratio_blp_rw_average = 0.093269
GrpLevelPara = 1.423958 

BW Util details:
bwutil = 0.066706 
total_CMD = 758159 
util_bw = 50574 
Wasted_Col = 173442 
Wasted_Row = 104893 
Idle = 429250 

BW Util Bottlenecks: 
RCDc_limit = 198140 
RCDWRc_limit = 8528 
WTRc_limit = 14131 
RTWc_limit = 36007 
CCDLc_limit = 19457 
rwq = 0 
CCDLc_limit_alone = 15684 
WTRc_limit_alone = 12478 
RTWc_limit_alone = 33887 

Commands details: 
total_CMD = 758159 
n_nop = 671820 
Read = 42412 
Write = 0 
L2_Alloc = 0 
L2_WB = 8162 
n_act = 20751 
n_pre = 20735 
n_ref = 0 
n_req = 44453 
total_req = 50574 

Dual Bus Interface Util: 
issued_total_row = 41486 
issued_total_col = 50574 
Row_Bus_Util =  0.054719 
CoL_Bus_Util = 0.066706 
Either_Row_CoL_Bus_Util = 0.113880 
Issued_on_Two_Bus_Simul_Util = 0.007546 
issued_two_Eff = 0.066262 
queue_avg = 0.948888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.948888
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671008 n_act=21036 n_pre=21020 n_ref_event=0 n_req=44523 n_rd=42480 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06681
n_activity=460222 dram_eff=0.1101
bk0: 2711a 717078i bk1: 2717a 717101i bk2: 2720a 718779i bk3: 2704a 719158i bk4: 2796a 718053i bk5: 2824a 714139i bk6: 2736a 715865i bk7: 2701a 717217i bk8: 2492a 714884i bk9: 2504a 713714i bk10: 2520a 715224i bk11: 2548a 714911i bk12: 2680a 713672i bk13: 2690a 714101i bk14: 2585a 718649i bk15: 2552a 717442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527525
Row_Buffer_Locality_read = 0.541055
Row_Buffer_Locality_write = 0.246207
Bank_Level_Parallism = 2.138487
Bank_Level_Parallism_Col = 1.755648
Bank_Level_Parallism_Ready = 1.350450
write_to_read_ratio_blp_rw_average = 0.092265
GrpLevelPara = 1.405896 

BW Util details:
bwutil = 0.066809 
total_CMD = 758159 
util_bw = 50652 
Wasted_Col = 176636 
Wasted_Row = 107098 
Idle = 423773 

BW Util Bottlenecks: 
RCDc_limit = 201340 
RCDWRc_limit = 8968 
WTRc_limit = 14750 
RTWc_limit = 33611 
CCDLc_limit = 20239 
rwq = 0 
CCDLc_limit_alone = 16501 
WTRc_limit_alone = 13009 
RTWc_limit_alone = 31614 

Commands details: 
total_CMD = 758159 
n_nop = 671008 
Read = 42480 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 21036 
n_pre = 21020 
n_ref = 0 
n_req = 44523 
total_req = 50652 

Dual Bus Interface Util: 
issued_total_row = 42056 
issued_total_col = 50652 
Row_Bus_Util =  0.055471 
CoL_Bus_Util = 0.066809 
Either_Row_CoL_Bus_Util = 0.114951 
Issued_on_Two_Bus_Simul_Util = 0.007330 
issued_two_Eff = 0.063763 
queue_avg = 0.875142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.875142
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=670694 n_act=21229 n_pre=21213 n_ref_event=0 n_req=44517 n_rd=42474 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.0668
n_activity=459542 dram_eff=0.1102
bk0: 2704a 718330i bk1: 2660a 719203i bk2: 2728a 719479i bk3: 2720a 716863i bk4: 2832a 712824i bk5: 2808a 716140i bk6: 2744a 715345i bk7: 2708a 712158i bk8: 2512a 714857i bk9: 2472a 717368i bk10: 2544a 714144i bk11: 2552a 716663i bk12: 2678a 712021i bk13: 2675a 714859i bk14: 2589a 715057i bk15: 2548a 717375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523126
Row_Buffer_Locality_read = 0.537623
Row_Buffer_Locality_write = 0.221733
Bank_Level_Parallism = 2.148448
Bank_Level_Parallism_Col = 1.770393
Bank_Level_Parallism_Ready = 1.358863
write_to_read_ratio_blp_rw_average = 0.093203
GrpLevelPara = 1.418765 

BW Util details:
bwutil = 0.066801 
total_CMD = 758159 
util_bw = 50646 
Wasted_Col = 177166 
Wasted_Row = 108419 
Idle = 421928 

BW Util Bottlenecks: 
RCDc_limit = 203240 
RCDWRc_limit = 9176 
WTRc_limit = 14423 
RTWc_limit = 36349 
CCDLc_limit = 20092 
rwq = 0 
CCDLc_limit_alone = 15880 
WTRc_limit_alone = 12642 
RTWc_limit_alone = 33918 

Commands details: 
total_CMD = 758159 
n_nop = 670694 
Read = 42474 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 21229 
n_pre = 21213 
n_ref = 0 
n_req = 44517 
total_req = 50646 

Dual Bus Interface Util: 
issued_total_row = 42442 
issued_total_col = 50646 
Row_Bus_Util =  0.055980 
CoL_Bus_Util = 0.066801 
Either_Row_CoL_Bus_Util = 0.115365 
Issued_on_Two_Bus_Simul_Util = 0.007417 
issued_two_Eff = 0.064289 
queue_avg = 0.889605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889605
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671537 n_act=20765 n_pre=20749 n_ref_event=0 n_req=44491 n_rd=42419 n_rd_L2_A=0 n_write=0 n_wr_bk=8288 bw_util=0.06688
n_activity=456561 dram_eff=0.1111
bk0: 2668a 719132i bk1: 2672a 719759i bk2: 2716a 718926i bk3: 2772a 718586i bk4: 2848a 713845i bk5: 2848a 713165i bk6: 2752a 714756i bk7: 2680a 716513i bk8: 2499a 716464i bk9: 2500a 715384i bk10: 2533a 717280i bk11: 2524a 716969i bk12: 2612a 711986i bk13: 2654a 714819i bk14: 2585a 716788i bk15: 2556a 717281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533276
Row_Buffer_Locality_read = 0.546147
Row_Buffer_Locality_write = 0.269788
Bank_Level_Parallism = 2.142539
Bank_Level_Parallism_Col = 1.776679
Bank_Level_Parallism_Ready = 1.403988
write_to_read_ratio_blp_rw_average = 0.093467
GrpLevelPara = 1.406582 

BW Util details:
bwutil = 0.066882 
total_CMD = 758159 
util_bw = 50707 
Wasted_Col = 175514 
Wasted_Row = 106740 
Idle = 425198 

BW Util Bottlenecks: 
RCDc_limit = 198397 
RCDWRc_limit = 8886 
WTRc_limit = 14735 
RTWc_limit = 34434 
CCDLc_limit = 20003 
rwq = 0 
CCDLc_limit_alone = 16148 
WTRc_limit_alone = 13006 
RTWc_limit_alone = 32308 

Commands details: 
total_CMD = 758159 
n_nop = 671537 
Read = 42419 
Write = 0 
L2_Alloc = 0 
L2_WB = 8288 
n_act = 20765 
n_pre = 20749 
n_ref = 0 
n_req = 44491 
total_req = 50707 

Dual Bus Interface Util: 
issued_total_row = 41514 
issued_total_col = 50707 
Row_Bus_Util =  0.054756 
CoL_Bus_Util = 0.066882 
Either_Row_CoL_Bus_Util = 0.114253 
Issued_on_Two_Bus_Simul_Util = 0.007385 
issued_two_Eff = 0.064637 
queue_avg = 0.966737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.966737
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671961 n_act=20543 n_pre=20527 n_ref_event=0 n_req=44596 n_rd=42522 n_rd_L2_A=0 n_write=0 n_wr_bk=8296 bw_util=0.06703
n_activity=453445 dram_eff=0.1121
bk0: 2665a 719196i bk1: 2676a 719061i bk2: 2724a 719480i bk3: 2712a 717374i bk4: 2864a 714513i bk5: 2856a 714312i bk6: 2762a 715149i bk7: 2716a 712724i bk8: 2511a 715692i bk9: 2527a 714043i bk10: 2532a 715017i bk11: 2523a 714914i bk12: 2649a 715747i bk13: 2648a 712300i bk14: 2593a 716593i bk15: 2564a 715631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539353
Row_Buffer_Locality_read = 0.550774
Row_Buffer_Locality_write = 0.305207
Bank_Level_Parallism = 2.204105
Bank_Level_Parallism_Col = 1.870246
Bank_Level_Parallism_Ready = 1.533098
write_to_read_ratio_blp_rw_average = 0.088691
GrpLevelPara = 1.422454 

BW Util details:
bwutil = 0.067028 
total_CMD = 758159 
util_bw = 50818 
Wasted_Col = 171657 
Wasted_Row = 105728 
Idle = 429956 

BW Util Bottlenecks: 
RCDc_limit = 196786 
RCDWRc_limit = 7872 
WTRc_limit = 13852 
RTWc_limit = 35720 
CCDLc_limit = 19501 
rwq = 0 
CCDLc_limit_alone = 15495 
WTRc_limit_alone = 12273 
RTWc_limit_alone = 33293 

Commands details: 
total_CMD = 758159 
n_nop = 671961 
Read = 42522 
Write = 0 
L2_Alloc = 0 
L2_WB = 8296 
n_act = 20543 
n_pre = 20527 
n_ref = 0 
n_req = 44596 
total_req = 50818 

Dual Bus Interface Util: 
issued_total_row = 41070 
issued_total_col = 50818 
Row_Bus_Util =  0.054171 
CoL_Bus_Util = 0.067028 
Either_Row_CoL_Bus_Util = 0.113694 
Issued_on_Two_Bus_Simul_Util = 0.007505 
issued_two_Eff = 0.066011 
queue_avg = 1.211114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21111
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671667 n_act=20685 n_pre=20669 n_ref_event=0 n_req=44618 n_rd=42560 n_rd_L2_A=0 n_write=0 n_wr_bk=8232 bw_util=0.06699
n_activity=457845 dram_eff=0.1109
bk0: 2668a 718356i bk1: 2692a 718585i bk2: 2744a 718733i bk3: 2744a 717491i bk4: 2796a 714642i bk5: 2844a 716723i bk6: 2760a 716100i bk7: 2704a 715613i bk8: 2498a 714602i bk9: 2492a 715488i bk10: 2588a 713370i bk11: 2552a 714238i bk12: 2668a 714728i bk13: 2683a 715197i bk14: 2599a 715744i bk15: 2528a 717574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536398
Row_Buffer_Locality_read = 0.549389
Row_Buffer_Locality_write = 0.267736
Bank_Level_Parallism = 2.172209
Bank_Level_Parallism_Col = 1.821363
Bank_Level_Parallism_Ready = 1.442392
write_to_read_ratio_blp_rw_average = 0.090671
GrpLevelPara = 1.419719 

BW Util details:
bwutil = 0.066994 
total_CMD = 758159 
util_bw = 50792 
Wasted_Col = 173328 
Wasted_Row = 106409 
Idle = 427630 

BW Util Bottlenecks: 
RCDc_limit = 197766 
RCDWRc_limit = 8142 
WTRc_limit = 14616 
RTWc_limit = 34555 
CCDLc_limit = 19687 
rwq = 0 
CCDLc_limit_alone = 15577 
WTRc_limit_alone = 12844 
RTWc_limit_alone = 32217 

Commands details: 
total_CMD = 758159 
n_nop = 671667 
Read = 42560 
Write = 0 
L2_Alloc = 0 
L2_WB = 8232 
n_act = 20685 
n_pre = 20669 
n_ref = 0 
n_req = 44618 
total_req = 50792 

Dual Bus Interface Util: 
issued_total_row = 41354 
issued_total_col = 50792 
Row_Bus_Util =  0.054545 
CoL_Bus_Util = 0.066994 
Either_Row_CoL_Bus_Util = 0.114082 
Issued_on_Two_Bus_Simul_Util = 0.007458 
issued_two_Eff = 0.065370 
queue_avg = 1.041487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04149
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671198 n_act=20907 n_pre=20891 n_ref_event=0 n_req=44634 n_rd=42567 n_rd_L2_A=0 n_write=0 n_wr_bk=8268 bw_util=0.06705
n_activity=456661 dram_eff=0.1113
bk0: 2700a 718346i bk1: 2688a 717199i bk2: 2752a 717825i bk3: 2747a 718482i bk4: 2828a 717941i bk5: 2836a 715621i bk6: 2724a 715680i bk7: 2708a 716676i bk8: 2504a 715258i bk9: 2500a 715413i bk10: 2544a 716617i bk11: 2572a 716029i bk12: 2691a 714946i bk13: 2665a 715755i bk14: 2580a 717228i bk15: 2528a 717687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531590
Row_Buffer_Locality_read = 0.546292
Row_Buffer_Locality_write = 0.228834
Bank_Level_Parallism = 2.137682
Bank_Level_Parallism_Col = 1.750833
Bank_Level_Parallism_Ready = 1.365516
write_to_read_ratio_blp_rw_average = 0.090921
GrpLevelPara = 1.410137 

BW Util details:
bwutil = 0.067051 
total_CMD = 758159 
util_bw = 50835 
Wasted_Col = 174397 
Wasted_Row = 106190 
Idle = 426737 

BW Util Bottlenecks: 
RCDc_limit = 198997 
RCDWRc_limit = 9297 
WTRc_limit = 14879 
RTWc_limit = 31472 
CCDLc_limit = 19851 
rwq = 0 
CCDLc_limit_alone = 16024 
WTRc_limit_alone = 12993 
RTWc_limit_alone = 29531 

Commands details: 
total_CMD = 758159 
n_nop = 671198 
Read = 42567 
Write = 0 
L2_Alloc = 0 
L2_WB = 8268 
n_act = 20907 
n_pre = 20891 
n_ref = 0 
n_req = 44634 
total_req = 50835 

Dual Bus Interface Util: 
issued_total_row = 41798 
issued_total_col = 50835 
Row_Bus_Util =  0.055131 
CoL_Bus_Util = 0.067051 
Either_Row_CoL_Bus_Util = 0.114700 
Issued_on_Two_Bus_Simul_Util = 0.007481 
issued_two_Eff = 0.065225 
queue_avg = 0.865371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865371
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758159 n_nop=671191 n_act=20938 n_pre=20922 n_ref_event=0 n_req=44311 n_rd=42267 n_rd_L2_A=0 n_write=0 n_wr_bk=8172 bw_util=0.06653
n_activity=457982 dram_eff=0.1101
bk0: 2700a 718458i bk1: 2676a 719564i bk2: 2732a 718154i bk3: 2728a 716669i bk4: 2807a 717514i bk5: 2832a 717274i bk6: 2744a 714643i bk7: 2712a 716125i bk8: 2492a 715611i bk9: 2492a 715808i bk10: 2540a 715417i bk11: 2488a 717075i bk12: 2611a 715515i bk13: 2585a 715284i bk14: 2584a 719058i bk15: 2544a 716932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527476
Row_Buffer_Locality_read = 0.542740
Row_Buffer_Locality_write = 0.211840
Bank_Level_Parallism = 2.124651
Bank_Level_Parallism_Col = 1.736459
Bank_Level_Parallism_Ready = 1.339777
write_to_read_ratio_blp_rw_average = 0.095902
GrpLevelPara = 1.408407 

BW Util details:
bwutil = 0.066528 
total_CMD = 758159 
util_bw = 50439 
Wasted_Col = 175912 
Wasted_Row = 105823 
Idle = 425985 

BW Util Bottlenecks: 
RCDc_limit = 200472 
RCDWRc_limit = 9689 
WTRc_limit = 16320 
RTWc_limit = 34152 
CCDLc_limit = 20252 
rwq = 0 
CCDLc_limit_alone = 16187 
WTRc_limit_alone = 14278 
RTWc_limit_alone = 32129 

Commands details: 
total_CMD = 758159 
n_nop = 671191 
Read = 42267 
Write = 0 
L2_Alloc = 0 
L2_WB = 8172 
n_act = 20938 
n_pre = 20922 
n_ref = 0 
n_req = 44311 
total_req = 50439 

Dual Bus Interface Util: 
issued_total_row = 41860 
issued_total_col = 50439 
Row_Bus_Util =  0.055213 
CoL_Bus_Util = 0.066528 
Either_Row_CoL_Bus_Util = 0.114709 
Issued_on_Two_Bus_Simul_Util = 0.007032 
issued_two_Eff = 0.061298 
queue_avg = 0.734189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.734189

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133506, Miss = 24107, Miss_rate = 0.181, Pending_hits = 95, Reservation_fails = 383
L2_cache_bank[1]: Access = 130362, Miss = 24160, Miss_rate = 0.185, Pending_hits = 108, Reservation_fails = 1221
L2_cache_bank[2]: Access = 135515, Miss = 24186, Miss_rate = 0.178, Pending_hits = 124, Reservation_fails = 825
L2_cache_bank[3]: Access = 130307, Miss = 24217, Miss_rate = 0.186, Pending_hits = 132, Reservation_fails = 1083
L2_cache_bank[4]: Access = 131097, Miss = 24216, Miss_rate = 0.185, Pending_hits = 123, Reservation_fails = 1016
L2_cache_bank[5]: Access = 138305, Miss = 24154, Miss_rate = 0.175, Pending_hits = 120, Reservation_fails = 147
L2_cache_bank[6]: Access = 137106, Miss = 24099, Miss_rate = 0.176, Pending_hits = 144, Reservation_fails = 1385
L2_cache_bank[7]: Access = 130519, Miss = 24197, Miss_rate = 0.185, Pending_hits = 108, Reservation_fails = 740
L2_cache_bank[8]: Access = 134343, Miss = 24153, Miss_rate = 0.180, Pending_hits = 132, Reservation_fails = 397
L2_cache_bank[9]: Access = 129886, Miss = 24183, Miss_rate = 0.186, Pending_hits = 116, Reservation_fails = 1094
L2_cache_bank[10]: Access = 133179, Miss = 24139, Miss_rate = 0.181, Pending_hits = 119, Reservation_fails = 284
L2_cache_bank[11]: Access = 130802, Miss = 24220, Miss_rate = 0.185, Pending_hits = 124, Reservation_fails = 1898
L2_cache_bank[12]: Access = 138148, Miss = 24134, Miss_rate = 0.175, Pending_hits = 105, Reservation_fails = 335
L2_cache_bank[13]: Access = 130944, Miss = 24123, Miss_rate = 0.184, Pending_hits = 99, Reservation_fails = 699
L2_cache_bank[14]: Access = 147265, Miss = 24184, Miss_rate = 0.164, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[15]: Access = 127622, Miss = 24332, Miss_rate = 0.191, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[16]: Access = 135816, Miss = 24184, Miss_rate = 0.178, Pending_hits = 163, Reservation_fails = 2188
L2_cache_bank[17]: Access = 137650, Miss = 24247, Miss_rate = 0.176, Pending_hits = 115, Reservation_fails = 813
L2_cache_bank[18]: Access = 134738, Miss = 24206, Miss_rate = 0.180, Pending_hits = 149, Reservation_fails = 1929
L2_cache_bank[19]: Access = 144885, Miss = 24396, Miss_rate = 0.168, Pending_hits = 157, Reservation_fails = 688
L2_cache_bank[20]: Access = 128119, Miss = 24110, Miss_rate = 0.188, Pending_hits = 122, Reservation_fails = 846
L2_cache_bank[21]: Access = 140883, Miss = 24320, Miss_rate = 0.173, Pending_hits = 188, Reservation_fails = 4052
L2_cache_bank[22]: Access = 133312, Miss = 24161, Miss_rate = 0.181, Pending_hits = 124, Reservation_fails = 953
L2_cache_bank[23]: Access = 129378, Miss = 24070, Miss_rate = 0.186, Pending_hits = 119, Reservation_fails = 372
L2_cache_bank[24]: Access = 132860, Miss = 24094, Miss_rate = 0.181, Pending_hits = 131, Reservation_fails = 2101
L2_cache_bank[25]: Access = 130998, Miss = 24309, Miss_rate = 0.186, Pending_hits = 159, Reservation_fails = 2247
L2_cache_bank[26]: Access = 132576, Miss = 24215, Miss_rate = 0.183, Pending_hits = 134, Reservation_fails = 526
L2_cache_bank[27]: Access = 137082, Miss = 24281, Miss_rate = 0.177, Pending_hits = 162, Reservation_fails = 704
L2_cache_bank[28]: Access = 131821, Miss = 24191, Miss_rate = 0.184, Pending_hits = 111, Reservation_fails = 625
L2_cache_bank[29]: Access = 135774, Miss = 24234, Miss_rate = 0.178, Pending_hits = 105, Reservation_fails = 148
L2_cache_bank[30]: Access = 128767, Miss = 24166, Miss_rate = 0.188, Pending_hits = 117, Reservation_fails = 655
L2_cache_bank[31]: Access = 132332, Miss = 24187, Miss_rate = 0.183, Pending_hits = 160, Reservation_fails = 1643
L2_cache_bank[32]: Access = 131089, Miss = 24090, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 281
L2_cache_bank[33]: Access = 135106, Miss = 24154, Miss_rate = 0.179, Pending_hits = 109, Reservation_fails = 922
L2_cache_bank[34]: Access = 130633, Miss = 24108, Miss_rate = 0.185, Pending_hits = 128, Reservation_fails = 3012
L2_cache_bank[35]: Access = 132434, Miss = 24148, Miss_rate = 0.182, Pending_hits = 139, Reservation_fails = 2016
L2_cache_bank[36]: Access = 130860, Miss = 24171, Miss_rate = 0.185, Pending_hits = 155, Reservation_fails = 463
L2_cache_bank[37]: Access = 129870, Miss = 23983, Miss_rate = 0.185, Pending_hits = 131, Reservation_fails = 1265
L2_cache_bank[38]: Access = 132012, Miss = 24161, Miss_rate = 0.183, Pending_hits = 117, Reservation_fails = 877
L2_cache_bank[39]: Access = 135093, Miss = 24214, Miss_rate = 0.179, Pending_hits = 138, Reservation_fails = 1281
L2_cache_bank[40]: Access = 139482, Miss = 24256, Miss_rate = 0.174, Pending_hits = 125, Reservation_fails = 452
L2_cache_bank[41]: Access = 133791, Miss = 24170, Miss_rate = 0.181, Pending_hits = 99, Reservation_fails = 568
L2_cache_bank[42]: Access = 130590, Miss = 24217, Miss_rate = 0.185, Pending_hits = 97, Reservation_fails = 285
L2_cache_bank[43]: Access = 133787, Miss = 24175, Miss_rate = 0.181, Pending_hits = 137, Reservation_fails = 882
L2_cache_bank[44]: Access = 131385, Miss = 24199, Miss_rate = 0.184, Pending_hits = 128, Reservation_fails = 1700
L2_cache_bank[45]: Access = 136743, Miss = 24152, Miss_rate = 0.177, Pending_hits = 81, Reservation_fails = 152
L2_cache_bank[46]: Access = 131262, Miss = 24146, Miss_rate = 0.184, Pending_hits = 124, Reservation_fails = 530
L2_cache_bank[47]: Access = 130395, Miss = 24033, Miss_rate = 0.184, Pending_hits = 110, Reservation_fails = 358
L2_total_cache_accesses = 6410429
L2_total_cache_misses = 1160552
L2_total_cache_miss_rate = 0.1810
L2_total_cache_pending_hits = 6008
L2_total_cache_reservation_fails = 47041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5082109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 747296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6108317
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 46159
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6410429
icnt_total_pkts_simt_to_mem=6408189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2787
	minimum = 5
	maximum = 31
Network latency average = 5.24089
	minimum = 5
	maximum = 31
Slowest packet = 12595762
Flit latency average = 5.24089
	minimum = 5
	maximum = 31
Slowest flit = 12595762
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.279823
	minimum = 0.255571 (at node 50)
	maximum = 0.32671 (at node 22)
Accepted packet rate average = 0.279823
	minimum = 0.255571 (at node 50)
	maximum = 0.32671 (at node 22)
Injected flit rate average = 0.279823
	minimum = 0.255571 (at node 50)
	maximum = 0.32671 (at node 22)
Accepted flit rate average= 0.279823
	minimum = 0.255571 (at node 50)
	maximum = 0.32671 (at node 22)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31483 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.4286 (7 samples)
Network latency average = 5.20718 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.4286 (7 samples)
Flit latency average = 5.20718 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.209019 (7 samples)
	minimum = 0.188375 (7 samples)
	maximum = 0.243946 (7 samples)
Accepted packet rate average = 0.209019 (7 samples)
	minimum = 0.188375 (7 samples)
	maximum = 0.24433 (7 samples)
Injected flit rate average = 0.209019 (7 samples)
	minimum = 0.188375 (7 samples)
	maximum = 0.243946 (7 samples)
Accepted flit rate average = 0.209019 (7 samples)
	minimum = 0.188375 (7 samples)
	maximum = 0.24433 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 55 min, 49 sec (39349 sec)
gpgpu_simulation_rate = 2563 (inst/sec)
gpgpu_simulation_rate = 27 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 344451
gpu_sim_insn = 24252248
gpu_ipc =      70.4084
gpu_tot_sim_cycle = 1414795
gpu_tot_sim_insn = 125129170
gpu_tot_ipc =      88.4433
gpu_tot_issued_cta = 9352
gpu_occupancy = 76.9074% 
gpu_tot_occupancy = 76.9598% 
max_total_param_size = 0
gpu_stall_dramfull = 11191
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8026
partiton_level_parallism_total  =       5.9421
partiton_level_parallism_util =       7.4391
partiton_level_parallism_util_total  =       7.5936
L2_BW  =     222.8217 GB/Sec
L2_BW_total  =     228.2392 GB/Sec
gpu_total_sim_rate=2483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5186290
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 252058, Miss = 39693, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 254569, Miss = 40420, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 252124, Miss = 39425, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 258813, Miss = 39572, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 261902, Miss = 39863, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 254633, Miss = 39599, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 250228, Miss = 39112, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 259234, Miss = 39765, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251388, Miss = 39694, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 249672, Miss = 39196, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 253746, Miss = 41187, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 252138, Miss = 39628, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 261531, Miss = 41020, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 252890, Miss = 40158, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 252511, Miss = 39803, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 254026, Miss = 40374, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 254231, Miss = 40436, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 249852, Miss = 39618, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 251400, Miss = 40586, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 253394, Miss = 40554, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 254801, Miss = 41135, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 253523, Miss = 40756, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257067, Miss = 40917, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 249377, Miss = 39219, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 254667, Miss = 40292, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 253480, Miss = 40268, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 249426, Miss = 39381, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 256157, Miss = 40591, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 251973, Miss = 38742, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 250413, Miss = 38826, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 256410, Miss = 39300, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 252546, Miss = 39595, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 248175, Miss = 38810, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 263878, Miss = 40548, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 249842, Miss = 39081, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 251038, Miss = 38927, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 258703, Miss = 40101, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 251565, Miss = 39257, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 272093, Miss = 41020, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 263874, Miss = 40309, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10179348
	L1D_total_cache_misses = 1596778
	L1D_total_cache_miss_rate = 0.1569
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 336672
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8470418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 740680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 669178
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5165623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9880276
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 336672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5186290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2267, 3135, 3051, 3863, 2519, 2715, 2379, 3499, 1847, 2351, 2239, 2603, 2771, 1987, 2435, 2771, 2238, 2488, 2490, 2406, 2854, 2826, 2602, 2266, 2253, 1861, 2029, 2003, 1947, 1833, 2225, 1908, 1766, 1710, 1822, 1934, 1897, 1626, 1544, 1794, 1436, 1410, 1606, 1298, 1352, 1830, 1382, 1466, 1276, 1304, 1108, 1080, 1192, 1080, 1360, 1220, 948, 957, 899, 1181, 864, 815, 927, 927, 
gpgpu_n_tot_thrd_icount = 318091648
gpgpu_n_tot_w_icount = 9940364
gpgpu_n_stall_shd_mem = 324189486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8107045
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 26753957
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10773504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307659639	W0_Idle:11353461	W0_Scoreboard:17178296	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95042	W28:72380	W29:63220	W30:49216	W31:26016	W32:2218430
single_issue_nums: WS0:2474678	WS1:2487926	WS2:2476988	WS3:2500772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11182536 {8:1397817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55912680 {40:1397817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 7 
mrq_lat_table:574582 	327787 	18559 	26821 	208795 	141787 	65900 	41296 	18518 	2460 	118 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7032136 	1342555 	30503 	1079 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4685483 	3478730 	232622 	8030 	906 	685 	419 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7733129 	657285 	14137 	1682 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2770 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        19        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        32        32        24        31        17        44        46 
dram[2]:        64        64        64        64        58        57        22        27        17        21        17        26        40        40        23        39 
dram[3]:        64        64        64        64        64        58        25        28        28        32        22        17        17        28        20        29 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        20        21        23        20        14        23        25        29 
dram[6]:        64        64        64        64        52        53        28        28        20        24        19        16        44        36        37        25 
dram[7]:        64        64        64        64        64        60        32        25        21        20        24        20        33        38        41        26 
dram[8]:        64        64        64        64        64        64        28        29        16        38        22        26        27        42        41        45 
dram[9]:        64        64        64        64        64        61        32        45        19        19        21        25        14        28        25        30 
dram[10]:        64        64        64        64        61        53        24        19        16        19        33        28        44        36        32        30 
dram[11]:        64        64        64        64        60        60        24        29        24        21        20        24        26        15        30        30 
dram[12]:        64        64        64        64        64        64        40        33        16        25        26        20        25        29        48        16 
dram[13]:        64        64        64        64        64        61        29        36        22        40        22        28        19        22        62        24 
dram[14]:        64        64        64        64        58        64        21        25        19        36        19        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        32        34        16        17        17        17        21        23        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        23        22        19        24        27        48        35 
dram[17]:        64        64        64        64        62        64        32        45        21        21        26        25        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        15        35        26        17        36        40        27        40 
dram[19]:        64        64        64        64        60        61        25        28        24        28        29        24        17        22        33        18 
dram[20]:        64        64        64        64        64        64        38        43        21        29        25        24        24        34        24        32 
dram[21]:        64        64        64        64        64        64        32        32        23        33        22        24        17        25        26        45 
dram[22]:        64        64        64        64        57        58        23        27        20        22        28        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        20        19        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     11433     10514     27393     13085      9729      9847      8245     10557     11747     33602     16503     11129     68515 
dram[1]:     10007     15061     14542      9099     11096     10374      5925      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     13707     11133     30052     13010      6377     18453     16068      9698      8452      6939     10433     10879     10826     16087     12951     12649 
dram[3]:     12888     12295      5800     13246     11317     15753      8241      7878     10762     15659      6365     11738      7971      8482      6668      8754 
dram[4]:      8456     15278     10485      7980     20193      8890      7743     10186     12300      9855     10265     22141      8678     19009     16234     18360 
dram[5]:      7751     11287      7199      7681      9659      8076      9422     14856      6793     14976      6192     10159     11188     10607      9301     13350 
dram[6]:      7407     18879      5721     12082      8904      7168      7567     11799     15006     10821      5448      8735     13170     29534     11620     12600 
dram[7]:     15261     17231      6287      9070     12094     22334     11160      7990     52140      8928      9264     10903      9076      8796     12330     10465 
dram[8]:     11108     34797      5746      7894     10658     15311     16063      9720     12769     27401      7196      8391     19810     13519     13313     14241 
dram[9]:     15305     41755      7332     12895     10246      8325      7346      9051     15226     12608      8720     13666      7771      9946     13851     14137 
dram[10]:     11171     86403     12998     19364      9102      8630      5081     10683     11063      9517      7764     14973      8040      7673     11198      9398 
dram[11]:     12360     89544      9712     19920     11621      8535      7320     12095     13632      8969      6569      6768     54049     10383     13011      9451 
dram[12]:     15535     11682      6899     14738     11711     10934      7500     10252     17107      7484      8853      4787      7963     20092     16688     10556 
dram[13]:      8796     25322      8501      8171      7210      7478      9636     10725     12721     17020      7517      7914     10800     12699     18727     12834 
dram[14]:     17847     16675      6857      8003     10388      6792      7757      9440     10175     11280     10252      5280     10074     10113     15112     12378 
dram[15]:     13136     10834     12174      6638      8668      9949      7185      6957     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702     10136      8490     11943     11857      9613     10145      7545      7949      9740      8167     28923      7985     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      8102     13298      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     41879     32770      7946      8892     11196      7963      9716      7987      5937     15768      9955      7608     10649     32016     11125     30933 
dram[19]:     13947     14772     32596      8820     12548     11671      8412     13203     13026     25146     10604     10996      5813      8228     11311     14160 
dram[20]:     35601     10235      8819      6989      6516     11829      9943      9418     45734     10673     11675     10568     18807      8691     13253      9385 
dram[21]:     14650      8773     26306     22822      9305     11766      7412      7200     12262     12321      9121      9244      5184      8871     16433     12405 
dram[22]:     29867      9363      5894     10759     12230      8205      7838     12516     11422      8190     10650     18667     35437      9034      9328     10711 
dram[23]:      8112     16599     14115      9473      8370      6961      7437     12639     14999     11842      9960     13544      6973      7481     28982     15238 
average row accesses per activate:
dram[0]:  2.304840  2.318324  2.222749  2.398353  2.366467  2.389563  2.278592  2.213011  2.058927  1.877193  1.941630  2.003358  2.168042  1.926316  2.035573  2.162888 
dram[1]:  2.274691  2.236686  2.258103  2.254866  2.357826  2.369928  2.163074  2.184510  2.140948  1.933077  1.958495  1.968784  2.156785  1.977976  2.166069  2.125295 
dram[2]:  2.144502  2.192870  2.203855  2.170034  2.216171  2.215385  2.128962  2.074234  1.978806  1.804903  1.982222  2.012450  2.118940  1.950262  1.996135  2.127370 
dram[3]:  2.264724  2.223091  2.143187  2.245593  2.214047  2.286053  2.070664  2.145152  2.027730  1.966984  1.970803  1.938697  2.072269  1.925248  1.984547  2.079099 
dram[4]:  2.171478  2.282903  2.371029  2.312309  2.414067  2.282066  2.205916  2.182599  2.049826  2.019920  1.999435  1.986585  2.157200  1.953464  2.114369  2.141582 
dram[5]:  2.299751  2.236921  2.208629  2.181608  2.248014  2.318950  2.242724  2.222798  2.016018  2.037037  1.973510  2.029083  1.959004  2.110107  2.091647  2.087311 
dram[6]:  2.244137  2.296135  2.258199  2.287093  2.288018  2.234331  2.090213  2.029054  1.916803  1.997704  1.936319  1.988281  2.106599  2.049288  2.150538  1.970330 
dram[7]:  2.228384  2.245181  2.139943  2.141982  2.216518  2.316249  2.232329  2.128516  2.052724  2.082645  2.006315  1.954471  2.123934  2.128645  2.169166  2.227329 
dram[8]:  2.299753  2.292773  2.261391  2.315371  2.395783  2.220204  2.404084  2.014515  2.008494  2.035653  2.021739  1.985979  2.081006  1.971007  2.143885  2.125808 
dram[9]:  2.203571  2.298844  2.213994  2.371803  2.332551  2.295233  2.226798  2.050079  2.116237  1.997738  1.994410  2.074713  2.010684  2.059759  2.203895  2.093333 
dram[10]:  2.269684  2.497976  2.210341  2.342615  2.179967  2.242052  2.043780  2.199658  1.949861  1.900325  2.000000  2.046101  2.181608  2.064250  2.013363  2.174594 
dram[11]:  2.275047  2.262995  2.135873  2.411425  2.162075  2.240252  2.100162  2.232164  2.090855  1.950473  1.944048  1.892838  1.965771  1.881930  2.068548  2.044597 
dram[12]:  2.435124  2.351044  2.255981  2.317633  2.329017  2.374702  2.146479  2.133661  1.932824  2.006229  1.976004  1.915688  2.098696  2.143431  2.107665  2.093878 
dram[13]:  2.252398  2.252398  2.232378  2.232112  2.216201  2.204786  2.239511  2.178391  2.088600  2.053118  1.936251  2.035634  1.963078  2.019282  2.151135  2.011217 
dram[14]:  2.389102  2.164822  2.094319  2.202422  2.276632  2.295572  2.244261  2.264240  1.846315  1.897186  1.865695  1.992278  2.165901  1.994195  1.975798  1.949478 
dram[15]:  2.294228  2.244873  2.305903  2.293309  2.299245  2.409202  2.232733  2.177301  1.895619  1.824818  2.010187  1.912741  1.934238  2.060188  2.034949  1.988751 
dram[16]:  2.331867  2.150173  2.332290  2.372281  2.319087  2.227762  2.235260  2.325596  1.949423  1.943531  2.011325  1.957459  1.989345  2.002717  2.137848  2.118483 
dram[17]:  2.152874  2.152968  2.291616  2.284493  2.299115  2.197332  2.180170  2.291391  1.916985  1.941144  1.999436  2.008979  1.995758  2.067834  2.141246  2.007349 
dram[18]:  2.174317  2.195224  2.349256  2.249255  2.119355  2.268095  2.209954  2.005244  1.952013  2.036950  1.950847  2.031603  1.937178  2.101961  1.967812  2.031555 
dram[19]:  2.198802  2.241631  2.329200  2.477170  2.225210  2.175956  2.237190  2.254480  2.009698  1.994347  2.083675  2.078317  1.845921  2.060740  2.072372  2.040161 
dram[20]:  2.225650  2.292910  2.452536  2.214915  2.340537  2.343915  2.303782  2.082564  2.093436  2.003380  2.081002  1.972191  2.178404  2.038272  2.147862  2.034758 
dram[21]:  2.168042  2.286503  2.417037  2.218203  2.285630  2.382583  2.281360  2.188181  1.959332  2.010292  2.000000  2.006142  2.061674  2.162550  2.068946  2.066314 
dram[22]:  2.171412  2.132108  2.273916  2.296029  2.397934  2.239389  2.155056  2.246172  1.927869  1.957801  2.052783  2.024609  2.104677  2.109357  2.012311  2.015455 
dram[23]:  2.193643  2.206938  2.258199  2.165711  2.306014  2.259302  2.106267  2.206578  1.947368  2.004569  2.021505  1.997148  2.031509  1.979825  2.207848  1.942403 
average row locality = 1426624/669716 = 2.130193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3550      3580      3616      3644      3776      3765      3678      3639      3340      3341      3336      3389      3492      3472      3448      3464 
dram[1]:      3564      3637      3624      3581      3772      3792      3700      3632      3332      3332      3352      3404      3591      3581      3464      3440 
dram[2]:      3596      3616      3634      3708      3772      3725      3687      3648      3356      3344      3376      3368      3568      3537      3456      3436 
dram[3]:      3600      3572      3584      3672      3792      3696      3664      3664      3320      3324      3320      3357      3512      3492      3440      3444 
dram[4]:      3624      3584      3600      3636      3772      3760      3671      3615      3346      3357      3345      3362      3568      3503      3446      3444 
dram[5]:      3573      3591      3604      3632      3784      3796      3652      3652      3332      3328      3388      3436      3582      3551      3448      3432 
dram[6]:      3600      3561      3644      3648      3792      3780      3628      3636      3336      3296      3396      3376      3548      3556      3444      3432 
dram[7]:      3604      3596      3636      3692      3792      3796      3652      3652      3316      3336      3308      3373      3544      3532      3456      3432 
dram[8]:      3592      3584      3632      3640      3796      3744      3678      3673      3355      3350      3347      3349      3537      3548      3424      3456 
dram[9]:      3576      3636      3652      3656      3796      3812      3641      3676      3340      3340      3380      3424      3575      3569      3459      3452 
dram[10]:      3544      3576      3624      3711      3784      3831      3632      3648      3312      3318      3380      3408      3580      3570      3456      3453 
dram[11]:      3538      3541      3620      3620      3816      3740      3692      3617      3329      3316      3352      3376      3541      3480      3436      3424 
dram[12]:      3588      3588      3632      3683      3780      3799      3618      3695      3347      3351      3351      3398      3508      3547      3445      3436 
dram[13]:      3620      3620      3604      3684      3788      3784      3644      3660      3344      3364      3392      3408      3584      3579      3444      3432 
dram[14]:      3596      3588      3652      3670      3795      3808      3620      3648      3340      3318      3392      3420      3581      3587      3437      3404 
dram[15]:      3540      3592      3708      3686      3780      3756      3648      3648      3316      3312      3360      3384      3520      3543      3452      3392 
dram[16]:      3583      3604      3596      3668      3784      3760      3633      3611      3354      3357      3360      3357      3541      3497      3392      3424 
dram[17]:      3612      3632      3632      3608      3732      3776      3648      3604      3320      3340      3360      3392      3572      3587      3451      3404 
dram[18]:      3608      3556      3644      3632      3768      3748      3660      3616      3348      3292      3384      3408      3570      3563      3449      3396 
dram[19]:      3552      3561      3620      3696      3792      3800      3672      3576      3331      3336      3369      3364      3480      3540      3450      3408 
dram[20]:      3558      3564      3632      3632      3820      3804      3682      3624      3349      3364      3380      3360      3525      3536      3457      3420 
dram[21]:      3556      3596      3656      3656      3732      3788      3680      3608      3326      3328      3448      3404      3556      3576      3469      3380 
dram[22]:      3604      3584      3676      3668      3772      3780      3632      3608      3336      3336      3388      3428      3588      3554      3440      3380 
dram[23]:      3596      3566      3644      3636      3743      3772      3656      3616      3324      3320      3384      3316      3488      3449      3444      3396 
total dram reads = 1360546
bank skew: 3831/3292 = 1.16
chip skew: 56984/56350 = 1.01
number of total write accesses:
dram[0]:       117       127       136       143       176       173       207       205       189       190       190       191       185       188       157       161 
dram[1]:       121       143       138       126       175       180       213       204       192       192       187       191       192       191       162       156 
dram[2]:       129       136       139       159       175       163       209       208       192       190       192       188       191       188       159       155 
dram[3]:       130       125       128       150       180       156       204       208       190       191       190       185       187       191       156       157 
dram[4]:       137       128       132       140       175       172       207       198       192       192       192       192       192       191       159       156 
dram[5]:       125       129       133       140       177       181       201       209       192       192       188       192       193       186       158       154 
dram[6]:       132       122       143       144       180       177       195       205       189       184       192       187       187       186       156       154 
dram[7]:       133       131       141       155       180       181       201       207       188       192       187       190       192       191       160       154 
dram[8]:       129       128       140       141       181       168       207       213       192       190       187       192       188       191       152       160 
dram[9]:       126       141       145       146       181       184       198       213       192       192       188       186       189       188       162       159 
dram[10]:       117       126       138       159       177       189       196       208       188       190       192       187       192       189       160       159 
dram[11]:       118       116       137       137       186       167       208       200       192       189       192       192       192       186       155       152 
dram[12]:       128       129       140       155       177       181       192       216       192       192       190       192       192       189       157       155 
dram[13]:       137       137       133       153       179       178       199       211       192       192       192       191       191       191       157       154 
dram[14]:       131       129       145       149       180       184       193       208       192       188       192       192       192       192       155       146 
dram[15]:       117       130       159       153       177       171       199       208       189       188       192       189       186       188       158       144 
dram[16]:       127       133       131       149       177       172       196       196       192       188       192       186       193       188       144       152 
dram[17]:       134       140       140       134       165       177       200       202       190       189       187       188       192       193       157       147 
dram[18]:       134       121       143       140       174       169       203       208       191       181       188       192       192       189       158       145 
dram[19]:       120       122       137       156       180       182       214       198       192       192       192       192       186       192       158       148 
dram[20]:       121       123       140       140       187       183       216       210       191       192       191       186       187       192       160       151 
dram[21]:       121       131       146       146       165       179       212       206       191       188       192       189       188       189       162       141 
dram[22]:       133       128       151       148       175       177       204       206       192       190       190       192       192       188       156       141 
dram[23]:       131       124       143       141       168       175       209       208       191       190       188       185       187       182       157       145 
total dram writes = 66078
bank skew: 216/116 = 1.86
chip skew: 2790/2716 = 1.03
average mf latency per bank:
dram[0]:       1361      1393      1133      1188      1032      1008       862       896       813       716       715       676       657       652      1183      1081
dram[1]:       1558      1448      1253      1179       982       934       825       869       813       742       707       679       624       627      1096      1154
dram[2]:       1353      1489      1138      1164       917      1113       897       885       829       823       716       739       622       649      1127      1107
dram[3]:       1457      1458      1316      1116       983      1029       799       865       740       739       648       687       617       652      1362      1073
dram[4]:       1354      1340      1277      1243       954       975       912       835       754       745       717       719       626       629      1230      1159
dram[5]:       1671      1353      1172      1189       908       997       911       868       720       715       686       689       611       623      1076      1193
dram[6]:       1369      1537      1309      1160      1057       984       827       813       840       737       646       666       623       619      1333      1125
dram[7]:       1443      1417      1289      1232       996       935      1009       808       765       727       667       654       602       620      1709      1045
dram[8]:       1546      1536      1136      1141       989      1014       806       899       795       828       708       672       636       649      1309      1245
dram[9]:       1572      1385      1152      1354      1017       968       849       942       813       762       691       699       610       621      1149      1591
dram[10]:       1252      1502      1133      1351      1133       940       870       878       755       775       672       689       629       642      1086      1444
dram[11]:       1442      1455      1214      1185       991      1015       872       831       758       741       727       652       621       578      1137      1143
dram[12]:       1297      1497      1204      1152      1009       978       860       875       758       790       672       724       662       640      1355      1154
dram[13]:       1416      1488      1231      1093      1000      1103       836       839       736       713       689       674       599       613      1206      1380
dram[14]:       1425      1382      1078      1180       961       948       830       852       763       811       673       703       633       622      1306      1391
dram[15]:       1339      1348      1133      1285       921       995       881       857       780       783       674       691       639       635      1190      1135
dram[16]:       1449      1354      1146      1221       935      1002       865       820       793       797       682       641       616       631      1212      1424
dram[17]:       1414      1396      1169      1102       997      1044       859       859       763       814       680       693       611       600      1176      1233
dram[18]:       1400      1440      1178      1105      1013      1036       867       780       751       796       686       668       605       649      1107      1160
dram[19]:       1361      1567      1148      1159       977      1049       936       837       820       755       687       713       624       606      1142      1201
dram[20]:       1632      1569      1187      1228      1044       969       889       848       776       786       735       707       664       633      1241      1152
dram[21]:       1298      1372      1115      1190      1079       997       865       860       767       769       682       675       599       654      1232      1318
dram[22]:       1379      1530      1182      1398       964       950       881       827       763       696       685       664       623       614      1177      1257
dram[23]:       1299      1413      1222      1220      1127       975       847       861       745       767       665       669       603       584      1102      1131
maximum mf latency per bank:
dram[0]:        924       850       717       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       989       994      2014      2175       843      1023      1176       839       950       876       967       846       858       813
dram[2]:        777       958       699       930       839       723       843       731       720       658       654       707       734       778       646       637
dram[3]:        655       659       740      1237       747       743       746       734       976       727       567      1160      1151       860       708       746
dram[4]:        851      1024      1026       981      1077      1275       896      1014       969      1048       854      1024      1993      1176       830       852
dram[5]:       1248       738       820      1058       831      1078       822      1090       794      1081       977      1283       914       921       851       957
dram[6]:        756       675      1478       703       809       823      1002       841       699       763       914       638       788       726       842       752
dram[7]:        799       910       865      1011      1148       980       748      1005       956       810       639       866      1260      1938       847       901
dram[8]:        806       942      1217       758      1189      1104       982       673      1158       846      1050       765      1029      1275       684       702
dram[9]:        869       986      1012      1059      1260       788       917      1020       878      1038      1026       950       926      1089      1289       846
dram[10]:        724       904       952      1252       966      1162       927      1475       778      1410       798      1144       958      1322      1009      1202
dram[11]:        679       704       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1417      1802      1007      1220       929      1647      1004      1092      1598      1277       762      1206
dram[13]:        829       881       815      1190      1037      1129       937       895       767       857       759      1061       965       858       838       809
dram[14]:        840       745       833      1523       982      1060       838       817       691       837       677       848       926      1069       674       961
dram[15]:        904       849      1200      1114      1059       985       944      1437      1077       709       826       956      1089      1376       900       982
dram[16]:        875       788       916       899       895       772      1015       912       988       881       867       886      1132      1147       796       863
dram[17]:        940      1285       918      1002       870      1394       987      1156       874      1074       720      1230       948      1028       782       800
dram[18]:        967       806       888       936       828       873      1033       719       725       753       914       746       863       709       769       716
dram[19]:        721       889       874      1739       747       918      1005       986       736       854       767      1029       922      1377       797       866
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532       985      1350      1014      1459      2141      1362       942
dram[21]:        767       849      1266       976       974       961       855       896       865       910      1423       913       878      1026       746       902
dram[22]:        869       858       995      1029       767       879       846       942       856       743       776       959       873       755       827       806
dram[23]:        725       691       692       851       833       849       638       659       693       706       725       666      1049       655       762       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=887002 n_act=27459 n_pre=27443 n_ref_event=0 n_req=59265 n_rd=56530 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.06733
n_activity=609203 dram_eff=0.1108
bk0: 3550a 952504i bk1: 3580a 952129i bk2: 3616a 949709i bk3: 3644a 950012i bk4: 3776a 947784i bk5: 3765a 947601i bk6: 3678a 947287i bk7: 3639a 946121i bk8: 3340a 945600i bk9: 3341a 942406i bk10: 3336a 944395i bk11: 3389a 946054i bk12: 3492a 947152i bk13: 3472a 941642i bk14: 3448a 946643i bk15: 3464a 949394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536691
Row_Buffer_Locality_read = 0.550486
Row_Buffer_Locality_write = 0.251554
Bank_Level_Parallism = 2.130947
Bank_Level_Parallism_Col = 1.761518
Bank_Level_Parallism_Ready = 1.380391
write_to_read_ratio_blp_rw_average = 0.095718
GrpLevelPara = 1.407358 

BW Util details:
bwutil = 0.067326 
total_CMD = 1002145 
util_bw = 67470 
Wasted_Col = 231536 
Wasted_Row = 140776 
Idle = 562363 

BW Util Bottlenecks: 
RCDc_limit = 262959 
RCDWRc_limit = 11950 
WTRc_limit = 19823 
RTWc_limit = 44671 
CCDLc_limit = 26418 
rwq = 0 
CCDLc_limit_alone = 21252 
WTRc_limit_alone = 17486 
RTWc_limit_alone = 41842 

Commands details: 
total_CMD = 1002145 
n_nop = 887002 
Read = 56530 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 27459 
n_pre = 27443 
n_ref = 0 
n_req = 59265 
total_req = 67470 

Dual Bus Interface Util: 
issued_total_row = 54902 
issued_total_col = 67470 
Row_Bus_Util =  0.054784 
CoL_Bus_Util = 0.067326 
Either_Row_CoL_Bus_Util = 0.114897 
Issued_on_Two_Bus_Simul_Util = 0.007214 
issued_two_Eff = 0.062783 
queue_avg = 0.903057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.903057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886408 n_act=27664 n_pre=27648 n_ref_event=0 n_req=59561 n_rd=56798 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.0677
n_activity=611252 dram_eff=0.111
bk0: 3564a 950866i bk1: 3637a 947552i bk2: 3624a 948209i bk3: 3581a 949175i bk4: 3772a 946397i bk5: 3792a 945112i bk6: 3700a 943897i bk7: 3632a 944729i bk8: 3332a 946721i bk9: 3332a 943751i bk10: 3352a 944526i bk11: 3404a 944074i bk12: 3591a 945434i bk13: 3581a 941650i bk14: 3464a 948998i bk15: 3440a 947425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535535
Row_Buffer_Locality_read = 0.546498
Row_Buffer_Locality_write = 0.310170
Bank_Level_Parallism = 2.149017
Bank_Level_Parallism_Col = 1.796128
Bank_Level_Parallism_Ready = 1.444967
write_to_read_ratio_blp_rw_average = 0.089666
GrpLevelPara = 1.409938 

BW Util details:
bwutil = 0.067705 
total_CMD = 1002145 
util_bw = 67850 
Wasted_Col = 233032 
Wasted_Row = 143677 
Idle = 557586 

BW Util Bottlenecks: 
RCDc_limit = 265671 
RCDWRc_limit = 10761 
WTRc_limit = 19012 
RTWc_limit = 41783 
CCDLc_limit = 26003 
rwq = 0 
CCDLc_limit_alone = 21127 
WTRc_limit_alone = 16818 
RTWc_limit_alone = 39101 

Commands details: 
total_CMD = 1002145 
n_nop = 886408 
Read = 56798 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 27664 
n_pre = 27648 
n_ref = 0 
n_req = 59561 
total_req = 67850 

Dual Bus Interface Util: 
issued_total_row = 55312 
issued_total_col = 67850 
Row_Bus_Util =  0.055194 
CoL_Bus_Util = 0.067705 
Either_Row_CoL_Bus_Util = 0.115489 
Issued_on_Two_Bus_Simul_Util = 0.007409 
issued_two_Eff = 0.064154 
queue_avg = 1.005060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=884635 n_act=28668 n_pre=28652 n_ref_event=0 n_req=59600 n_rd=56827 n_rd_L2_A=0 n_write=0 n_wr_bk=11092 bw_util=0.06777
n_activity=613325 dram_eff=0.1107
bk0: 3596a 947990i bk1: 3616a 947326i bk2: 3634a 947050i bk3: 3708a 944427i bk4: 3772a 944274i bk5: 3725a 945104i bk6: 3687a 942674i bk7: 3648a 942497i bk8: 3356a 943858i bk9: 3344a 942099i bk10: 3376a 945155i bk11: 3368a 945987i bk12: 3568a 944925i bk13: 3537a 942652i bk14: 3456a 946331i bk15: 3436a 949258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518993
Row_Buffer_Locality_read = 0.533972
Row_Buffer_Locality_write = 0.212045
Bank_Level_Parallism = 2.167487
Bank_Level_Parallism_Col = 1.762442
Bank_Level_Parallism_Ready = 1.357117
write_to_read_ratio_blp_rw_average = 0.093531
GrpLevelPara = 1.420567 

BW Util details:
bwutil = 0.067774 
total_CMD = 1002145 
util_bw = 67919 
Wasted_Col = 238052 
Wasted_Row = 142619 
Idle = 553555 

BW Util Bottlenecks: 
RCDc_limit = 273527 
RCDWRc_limit = 12608 
WTRc_limit = 21405 
RTWc_limit = 47175 
CCDLc_limit = 26726 
rwq = 0 
CCDLc_limit_alone = 21200 
WTRc_limit_alone = 18725 
RTWc_limit_alone = 44329 

Commands details: 
total_CMD = 1002145 
n_nop = 884635 
Read = 56827 
Write = 0 
L2_Alloc = 0 
L2_WB = 11092 
n_act = 28668 
n_pre = 28652 
n_ref = 0 
n_req = 59600 
total_req = 67919 

Dual Bus Interface Util: 
issued_total_row = 57320 
issued_total_col = 67919 
Row_Bus_Util =  0.057197 
CoL_Bus_Util = 0.067774 
Either_Row_CoL_Bus_Util = 0.117258 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.065773 
queue_avg = 0.839422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885534 n_act=28264 n_pre=28248 n_ref_event=0 n_req=59181 n_rd=56453 n_rd_L2_A=0 n_write=0 n_wr_bk=10912 bw_util=0.06722
n_activity=615161 dram_eff=0.1095
bk0: 3600a 950655i bk1: 3572a 951205i bk2: 3584a 948861i bk3: 3672a 947351i bk4: 3792a 944843i bk5: 3696a 949039i bk6: 3664a 943486i bk7: 3664a 943666i bk8: 3320a 946667i bk9: 3324a 946028i bk10: 3320a 947078i bk11: 3357a 943516i bk12: 3512a 944865i bk13: 3492a 943367i bk14: 3440a 945620i bk15: 3444a 947391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522414
Row_Buffer_Locality_read = 0.536907
Row_Buffer_Locality_write = 0.222507
Bank_Level_Parallism = 2.112896
Bank_Level_Parallism_Col = 1.720123
Bank_Level_Parallism_Ready = 1.324649
write_to_read_ratio_blp_rw_average = 0.096916
GrpLevelPara = 1.397028 

BW Util details:
bwutil = 0.067221 
total_CMD = 1002145 
util_bw = 67365 
Wasted_Col = 238701 
Wasted_Row = 143489 
Idle = 552590 

BW Util Bottlenecks: 
RCDc_limit = 271567 
RCDWRc_limit = 12476 
WTRc_limit = 19439 
RTWc_limit = 45264 
CCDLc_limit = 27403 
rwq = 0 
CCDLc_limit_alone = 22100 
WTRc_limit_alone = 17091 
RTWc_limit_alone = 42309 

Commands details: 
total_CMD = 1002145 
n_nop = 885534 
Read = 56453 
Write = 0 
L2_Alloc = 0 
L2_WB = 10912 
n_act = 28264 
n_pre = 28248 
n_ref = 0 
n_req = 59181 
total_req = 67365 

Dual Bus Interface Util: 
issued_total_row = 56512 
issued_total_col = 67365 
Row_Bus_Util =  0.056391 
CoL_Bus_Util = 0.067221 
Either_Row_CoL_Bus_Util = 0.116361 
Issued_on_Two_Bus_Simul_Util = 0.007250 
issued_two_Eff = 0.062310 
queue_avg = 0.825748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.825748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=887081 n_act=27489 n_pre=27473 n_ref_event=0 n_req=59388 n_rd=56633 n_rd_L2_A=0 n_write=0 n_wr_bk=11008 bw_util=0.0675
n_activity=605922 dram_eff=0.1116
bk0: 3624a 947659i bk1: 3584a 950214i bk2: 3600a 950273i bk3: 3636a 949219i bk4: 3772a 948049i bk5: 3760a 945227i bk6: 3671a 944660i bk7: 3615a 944349i bk8: 3346a 945443i bk9: 3357a 945206i bk10: 3345a 944377i bk11: 3362a 943749i bk12: 3568a 943841i bk13: 3503a 941034i bk14: 3446a 947978i bk15: 3444a 948112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537129
Row_Buffer_Locality_read = 0.549944
Row_Buffer_Locality_write = 0.273684
Bank_Level_Parallism = 2.171283
Bank_Level_Parallism_Col = 1.812454
Bank_Level_Parallism_Ready = 1.442114
write_to_read_ratio_blp_rw_average = 0.092631
GrpLevelPara = 1.416104 

BW Util details:
bwutil = 0.067496 
total_CMD = 1002145 
util_bw = 67641 
Wasted_Col = 231145 
Wasted_Row = 140732 
Idle = 562627 

BW Util Bottlenecks: 
RCDc_limit = 263186 
RCDWRc_limit = 11321 
WTRc_limit = 20505 
RTWc_limit = 46561 
CCDLc_limit = 26290 
rwq = 0 
CCDLc_limit_alone = 21032 
WTRc_limit_alone = 18107 
RTWc_limit_alone = 43701 

Commands details: 
total_CMD = 1002145 
n_nop = 887081 
Read = 56633 
Write = 0 
L2_Alloc = 0 
L2_WB = 11008 
n_act = 27489 
n_pre = 27473 
n_ref = 0 
n_req = 59388 
total_req = 67641 

Dual Bus Interface Util: 
issued_total_row = 54962 
issued_total_col = 67641 
Row_Bus_Util =  0.054844 
CoL_Bus_Util = 0.067496 
Either_Row_CoL_Bus_Util = 0.114818 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.065520 
queue_avg = 1.045913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886201 n_act=27840 n_pre=27824 n_ref_event=0 n_req=59531 n_rd=56781 n_rd_L2_A=0 n_write=0 n_wr_bk=10997 bw_util=0.06763
n_activity=609288 dram_eff=0.1112
bk0: 3573a 951248i bk1: 3591a 949433i bk2: 3604a 948042i bk3: 3632a 946764i bk4: 3784a 944843i bk5: 3796a 946957i bk6: 3652a 946592i bk7: 3652a 945603i bk8: 3332a 945852i bk9: 3328a 946917i bk10: 3388a 943939i bk11: 3436a 943580i bk12: 3582a 940935i bk13: 3551a 946650i bk14: 3448a 948745i bk15: 3432a 947804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532345
Row_Buffer_Locality_read = 0.546679
Row_Buffer_Locality_write = 0.236364
Bank_Level_Parallism = 2.145047
Bank_Level_Parallism_Col = 1.763986
Bank_Level_Parallism_Ready = 1.370518
write_to_read_ratio_blp_rw_average = 0.095151
GrpLevelPara = 1.412203 

BW Util details:
bwutil = 0.067633 
total_CMD = 1002145 
util_bw = 67778 
Wasted_Col = 233765 
Wasted_Row = 141313 
Idle = 559289 

BW Util Bottlenecks: 
RCDc_limit = 265763 
RCDWRc_limit = 12251 
WTRc_limit = 19963 
RTWc_limit = 46049 
CCDLc_limit = 27292 
rwq = 0 
CCDLc_limit_alone = 21779 
WTRc_limit_alone = 17519 
RTWc_limit_alone = 42980 

Commands details: 
total_CMD = 1002145 
n_nop = 886201 
Read = 56781 
Write = 0 
L2_Alloc = 0 
L2_WB = 10997 
n_act = 27840 
n_pre = 27824 
n_ref = 0 
n_req = 59531 
total_req = 67778 

Dual Bus Interface Util: 
issued_total_row = 55664 
issued_total_col = 67778 
Row_Bus_Util =  0.055545 
CoL_Bus_Util = 0.067633 
Either_Row_CoL_Bus_Util = 0.115696 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.064669 
queue_avg = 0.905752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905752
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885981 n_act=28150 n_pre=28134 n_ref_event=0 n_req=59406 n_rd=56673 n_rd_L2_A=0 n_write=0 n_wr_bk=10932 bw_util=0.06746
n_activity=608271 dram_eff=0.1111
bk0: 3600a 949978i bk1: 3561a 951371i bk2: 3644a 946900i bk3: 3648a 948427i bk4: 3792a 946363i bk5: 3780a 945409i bk6: 3628a 943337i bk7: 3636a 942519i bk8: 3336a 945173i bk9: 3296a 946735i bk10: 3396a 942850i bk11: 3376a 945421i bk12: 3548a 945199i bk13: 3556a 944061i bk14: 3444a 949274i bk15: 3432a 945430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526142
Row_Buffer_Locality_read = 0.540328
Row_Buffer_Locality_write = 0.231980
Bank_Level_Parallism = 2.152989
Bank_Level_Parallism_Col = 1.768563
Bank_Level_Parallism_Ready = 1.379439
write_to_read_ratio_blp_rw_average = 0.090010
GrpLevelPara = 1.418868 

BW Util details:
bwutil = 0.067460 
total_CMD = 1002145 
util_bw = 67605 
Wasted_Col = 234235 
Wasted_Row = 141859 
Idle = 558446 

BW Util Bottlenecks: 
RCDc_limit = 268394 
RCDWRc_limit = 11884 
WTRc_limit = 20295 
RTWc_limit = 43111 
CCDLc_limit = 26498 
rwq = 0 
CCDLc_limit_alone = 21467 
WTRc_limit_alone = 17976 
RTWc_limit_alone = 40399 

Commands details: 
total_CMD = 1002145 
n_nop = 885981 
Read = 56673 
Write = 0 
L2_Alloc = 0 
L2_WB = 10932 
n_act = 28150 
n_pre = 28134 
n_ref = 0 
n_req = 59406 
total_req = 67605 

Dual Bus Interface Util: 
issued_total_row = 56284 
issued_total_col = 67605 
Row_Bus_Util =  0.056164 
CoL_Bus_Util = 0.067460 
Either_Row_CoL_Bus_Util = 0.115915 
Issued_on_Two_Bus_Simul_Util = 0.007708 
issued_two_Eff = 0.066501 
queue_avg = 0.876363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876363
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886579 n_act=27697 n_pre=27681 n_ref_event=0 n_req=59500 n_rd=56717 n_rd_L2_A=0 n_write=0 n_wr_bk=11132 bw_util=0.0677
n_activity=608583 dram_eff=0.1115
bk0: 3604a 948727i bk1: 3596a 949377i bk2: 3636a 946284i bk3: 3692a 944307i bk4: 3792a 942929i bk5: 3796a 946386i bk6: 3652a 945544i bk7: 3652a 943149i bk8: 3316a 946610i bk9: 3336a 947316i bk10: 3308a 947238i bk11: 3373a 943711i bk12: 3544a 944530i bk13: 3532a 945304i bk14: 3456a 948706i bk15: 3432a 950276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534504
Row_Buffer_Locality_read = 0.548548
Row_Buffer_Locality_write = 0.248293
Bank_Level_Parallism = 2.171437
Bank_Level_Parallism_Col = 1.796762
Bank_Level_Parallism_Ready = 1.390676
write_to_read_ratio_blp_rw_average = 0.097024
GrpLevelPara = 1.423849 

BW Util details:
bwutil = 0.067704 
total_CMD = 1002145 
util_bw = 67849 
Wasted_Col = 230962 
Wasted_Row = 140265 
Idle = 563069 

BW Util Bottlenecks: 
RCDc_limit = 262884 
RCDWRc_limit = 12191 
WTRc_limit = 21071 
RTWc_limit = 46762 
CCDLc_limit = 27191 
rwq = 0 
CCDLc_limit_alone = 21676 
WTRc_limit_alone = 18498 
RTWc_limit_alone = 43820 

Commands details: 
total_CMD = 1002145 
n_nop = 886579 
Read = 56717 
Write = 0 
L2_Alloc = 0 
L2_WB = 11132 
n_act = 27697 
n_pre = 27681 
n_ref = 0 
n_req = 59500 
total_req = 67849 

Dual Bus Interface Util: 
issued_total_row = 55378 
issued_total_col = 67849 
Row_Bus_Util =  0.055259 
CoL_Bus_Util = 0.067704 
Either_Row_CoL_Bus_Util = 0.115319 
Issued_on_Two_Bus_Simul_Util = 0.007645 
issued_two_Eff = 0.066291 
queue_avg = 0.958638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.958638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886690 n_act=27597 n_pre=27581 n_ref_event=0 n_req=59464 n_rd=56705 n_rd_L2_A=0 n_write=0 n_wr_bk=11036 bw_util=0.0676
n_activity=607385 dram_eff=0.1115
bk0: 3592a 950928i bk1: 3584a 950631i bk2: 3632a 948897i bk3: 3640a 949177i bk4: 3796a 947580i bk5: 3744a 944911i bk6: 3678a 947987i bk7: 3673a 940004i bk8: 3355a 944620i bk9: 3350a 944864i bk10: 3347a 945390i bk11: 3349a 945645i bk12: 3537a 944630i bk13: 3548a 941152i bk14: 3424a 949587i bk15: 3456a 948657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535904
Row_Buffer_Locality_read = 0.549846
Row_Buffer_Locality_write = 0.249366
Bank_Level_Parallism = 2.159780
Bank_Level_Parallism_Col = 1.790218
Bank_Level_Parallism_Ready = 1.391890
write_to_read_ratio_blp_rw_average = 0.095797
GrpLevelPara = 1.419151 

BW Util details:
bwutil = 0.067596 
total_CMD = 1002145 
util_bw = 67741 
Wasted_Col = 231259 
Wasted_Row = 140454 
Idle = 562691 

BW Util Bottlenecks: 
RCDc_limit = 263019 
RCDWRc_limit = 11929 
WTRc_limit = 20087 
RTWc_limit = 46612 
CCDLc_limit = 26964 
rwq = 0 
CCDLc_limit_alone = 21600 
WTRc_limit_alone = 17705 
RTWc_limit_alone = 43630 

Commands details: 
total_CMD = 1002145 
n_nop = 886690 
Read = 56705 
Write = 0 
L2_Alloc = 0 
L2_WB = 11036 
n_act = 27597 
n_pre = 27581 
n_ref = 0 
n_req = 59464 
total_req = 67741 

Dual Bus Interface Util: 
issued_total_row = 55178 
issued_total_col = 67741 
Row_Bus_Util =  0.055060 
CoL_Bus_Util = 0.067596 
Either_Row_CoL_Bus_Util = 0.115208 
Issued_on_Two_Bus_Simul_Util = 0.007448 
issued_two_Eff = 0.064649 
queue_avg = 0.942607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942607
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886323 n_act=27738 n_pre=27722 n_ref_event=0 n_req=59774 n_rd=56984 n_rd_L2_A=0 n_write=0 n_wr_bk=11154 bw_util=0.06799
n_activity=612378 dram_eff=0.1113
bk0: 3576a 950010i bk1: 3636a 948894i bk2: 3652a 946572i bk3: 3656a 948934i bk4: 3796a 945782i bk5: 3812a 944348i bk6: 3641a 946344i bk7: 3676a 940540i bk8: 3340a 946811i bk9: 3340a 944092i bk10: 3380a 944484i bk11: 3424a 944549i bk12: 3575a 941297i bk13: 3569a 943441i bk14: 3459a 948357i bk15: 3452a 947477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535952
Row_Buffer_Locality_read = 0.549066
Row_Buffer_Locality_write = 0.268100
Bank_Level_Parallism = 2.161448
Bank_Level_Parallism_Col = 1.812950
Bank_Level_Parallism_Ready = 1.452582
write_to_read_ratio_blp_rw_average = 0.089951
GrpLevelPara = 1.414883 

BW Util details:
bwutil = 0.067992 
total_CMD = 1002145 
util_bw = 68138 
Wasted_Col = 233200 
Wasted_Row = 143809 
Idle = 556998 

BW Util Bottlenecks: 
RCDc_limit = 264773 
RCDWRc_limit = 11358 
WTRc_limit = 19648 
RTWc_limit = 45473 
CCDLc_limit = 26281 
rwq = 0 
CCDLc_limit_alone = 21149 
WTRc_limit_alone = 17373 
RTWc_limit_alone = 42616 

Commands details: 
total_CMD = 1002145 
n_nop = 886323 
Read = 56984 
Write = 0 
L2_Alloc = 0 
L2_WB = 11154 
n_act = 27738 
n_pre = 27722 
n_ref = 0 
n_req = 59774 
total_req = 68138 

Dual Bus Interface Util: 
issued_total_row = 55460 
issued_total_col = 68138 
Row_Bus_Util =  0.055341 
CoL_Bus_Util = 0.067992 
Either_Row_CoL_Bus_Util = 0.115574 
Issued_on_Two_Bus_Simul_Util = 0.007759 
issued_two_Eff = 0.067138 
queue_avg = 1.039367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886065 n_act=27876 n_pre=27860 n_ref_event=0 n_req=59594 n_rd=56827 n_rd_L2_A=0 n_write=0 n_wr_bk=11062 bw_util=0.06774
n_activity=611108 dram_eff=0.1111
bk0: 3544a 950740i bk1: 3576a 954014i bk2: 3624a 947641i bk3: 3711a 947327i bk4: 3784a 942006i bk5: 3831a 942959i bk6: 3632a 941821i bk7: 3648a 944500i bk8: 3312a 943802i bk9: 3318a 942830i bk10: 3380a 943788i bk11: 3408a 944282i bk12: 3580a 945554i bk13: 3570a 943886i bk14: 3456a 945458i bk15: 3453a 948199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532235
Row_Buffer_Locality_read = 0.545568
Row_Buffer_Locality_write = 0.258403
Bank_Level_Parallism = 2.177313
Bank_Level_Parallism_Col = 1.812653
Bank_Level_Parallism_Ready = 1.428980
write_to_read_ratio_blp_rw_average = 0.088781
GrpLevelPara = 1.422519 

BW Util details:
bwutil = 0.067744 
total_CMD = 1002145 
util_bw = 67889 
Wasted_Col = 233274 
Wasted_Row = 142093 
Idle = 558889 

BW Util Bottlenecks: 
RCDc_limit = 266635 
RCDWRc_limit = 11561 
WTRc_limit = 20230 
RTWc_limit = 46691 
CCDLc_limit = 26577 
rwq = 0 
CCDLc_limit_alone = 21129 
WTRc_limit_alone = 17748 
RTWc_limit_alone = 43725 

Commands details: 
total_CMD = 1002145 
n_nop = 886065 
Read = 56827 
Write = 0 
L2_Alloc = 0 
L2_WB = 11062 
n_act = 27876 
n_pre = 27860 
n_ref = 0 
n_req = 59594 
total_req = 67889 

Dual Bus Interface Util: 
issued_total_row = 55736 
issued_total_col = 67889 
Row_Bus_Util =  0.055617 
CoL_Bus_Util = 0.067744 
Either_Row_CoL_Bus_Util = 0.115832 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.064998 
queue_avg = 1.064009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06401
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885726 n_act=28223 n_pre=28207 n_ref_event=0 n_req=59157 n_rd=56438 n_rd_L2_A=0 n_write=0 n_wr_bk=10870 bw_util=0.06716
n_activity=613986 dram_eff=0.1096
bk0: 3538a 952139i bk1: 3541a 951263i bk2: 3620a 946237i bk3: 3620a 951772i bk4: 3816a 942463i bk5: 3740a 946209i bk6: 3692a 942967i bk7: 3617a 946232i bk8: 3329a 948896i bk9: 3316a 945918i bk10: 3352a 943798i bk11: 3376a 942022i bk12: 3541a 941825i bk13: 3480a 941602i bk14: 3436a 946433i bk15: 3424a 947223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522914
Row_Buffer_Locality_read = 0.536483
Row_Buffer_Locality_write = 0.241265
Bank_Level_Parallism = 2.133172
Bank_Level_Parallism_Col = 1.755677
Bank_Level_Parallism_Ready = 1.354505
write_to_read_ratio_blp_rw_average = 0.094496
GrpLevelPara = 1.408087 

BW Util details:
bwutil = 0.067164 
total_CMD = 1002145 
util_bw = 67308 
Wasted_Col = 236824 
Wasted_Row = 144251 
Idle = 553762 

BW Util Bottlenecks: 
RCDc_limit = 270747 
RCDWRc_limit = 12053 
WTRc_limit = 19594 
RTWc_limit = 45992 
CCDLc_limit = 26717 
rwq = 0 
CCDLc_limit_alone = 21420 
WTRc_limit_alone = 17226 
RTWc_limit_alone = 43063 

Commands details: 
total_CMD = 1002145 
n_nop = 885726 
Read = 56438 
Write = 0 
L2_Alloc = 0 
L2_WB = 10870 
n_act = 28223 
n_pre = 28207 
n_ref = 0 
n_req = 59157 
total_req = 67308 

Dual Bus Interface Util: 
issued_total_row = 56430 
issued_total_col = 67308 
Row_Bus_Util =  0.056309 
CoL_Bus_Util = 0.067164 
Either_Row_CoL_Bus_Util = 0.116170 
Issued_on_Two_Bus_Simul_Util = 0.007303 
issued_two_Eff = 0.062868 
queue_avg = 0.866918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.866918
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886668 n_act=27611 n_pre=27595 n_ref_event=0 n_req=59543 n_rd=56766 n_rd_L2_A=0 n_write=0 n_wr_bk=11096 bw_util=0.06772
n_activity=608986 dram_eff=0.1114
bk0: 3588a 952228i bk1: 3588a 950513i bk2: 3632a 947493i bk3: 3683a 946930i bk4: 3780a 944761i bk5: 3799a 945282i bk6: 3618a 944905i bk7: 3695a 940776i bk8: 3347a 942792i bk9: 3351a 944124i bk10: 3351a 944082i bk11: 3398a 940722i bk12: 3508a 944469i bk13: 3547a 945806i bk14: 3445a 947365i bk15: 3436a 946694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536285
Row_Buffer_Locality_read = 0.547194
Row_Buffer_Locality_write = 0.313288
Bank_Level_Parallism = 2.185972
Bank_Level_Parallism_Col = 1.836032
Bank_Level_Parallism_Ready = 1.487578
write_to_read_ratio_blp_rw_average = 0.086884
GrpLevelPara = 1.414280 

BW Util details:
bwutil = 0.067717 
total_CMD = 1002145 
util_bw = 67862 
Wasted_Col = 231209 
Wasted_Row = 142344 
Idle = 560730 

BW Util Bottlenecks: 
RCDc_limit = 264616 
RCDWRc_limit = 10519 
WTRc_limit = 19903 
RTWc_limit = 42741 
CCDLc_limit = 26190 
rwq = 0 
CCDLc_limit_alone = 21032 
WTRc_limit_alone = 17566 
RTWc_limit_alone = 39920 

Commands details: 
total_CMD = 1002145 
n_nop = 886668 
Read = 56766 
Write = 0 
L2_Alloc = 0 
L2_WB = 11096 
n_act = 27611 
n_pre = 27595 
n_ref = 0 
n_req = 59543 
total_req = 67862 

Dual Bus Interface Util: 
issued_total_row = 55206 
issued_total_col = 67862 
Row_Bus_Util =  0.055088 
CoL_Bus_Util = 0.067717 
Either_Row_CoL_Bus_Util = 0.115230 
Issued_on_Two_Bus_Simul_Util = 0.007575 
issued_two_Eff = 0.065736 
queue_avg = 1.147631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14763
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885706 n_act=28100 n_pre=28084 n_ref_event=0 n_req=59738 n_rd=56951 n_rd_L2_A=0 n_write=0 n_wr_bk=11148 bw_util=0.06795
n_activity=612510 dram_eff=0.1112
bk0: 3620a 948388i bk1: 3620a 949251i bk2: 3604a 947774i bk3: 3684a 946488i bk4: 3788a 944892i bk5: 3784a 942706i bk6: 3644a 946374i bk7: 3660a 944488i bk8: 3344a 946769i bk9: 3364a 944911i bk10: 3392a 943389i bk11: 3408a 945199i bk12: 3584a 942126i bk13: 3579a 942722i bk14: 3444a 949024i bk15: 3432a 946920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529613
Row_Buffer_Locality_read = 0.542695
Row_Buffer_Locality_write = 0.262289
Bank_Level_Parallism = 2.161762
Bank_Level_Parallism_Col = 1.788171
Bank_Level_Parallism_Ready = 1.400946
write_to_read_ratio_blp_rw_average = 0.088837
GrpLevelPara = 1.417076 

BW Util details:
bwutil = 0.067953 
total_CMD = 1002145 
util_bw = 68099 
Wasted_Col = 233940 
Wasted_Row = 143263 
Idle = 556843 

BW Util Bottlenecks: 
RCDc_limit = 267735 
RCDWRc_limit = 11333 
WTRc_limit = 20976 
RTWc_limit = 42748 
CCDLc_limit = 26456 
rwq = 0 
CCDLc_limit_alone = 21335 
WTRc_limit_alone = 18475 
RTWc_limit_alone = 40128 

Commands details: 
total_CMD = 1002145 
n_nop = 885706 
Read = 56951 
Write = 0 
L2_Alloc = 0 
L2_WB = 11148 
n_act = 28100 
n_pre = 28084 
n_ref = 0 
n_req = 59738 
total_req = 68099 

Dual Bus Interface Util: 
issued_total_row = 56184 
issued_total_col = 68099 
Row_Bus_Util =  0.056064 
CoL_Bus_Util = 0.067953 
Either_Row_CoL_Bus_Util = 0.116190 
Issued_on_Two_Bus_Simul_Util = 0.007827 
issued_two_Eff = 0.067366 
queue_avg = 0.950094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.950094
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=884801 n_act=28482 n_pre=28466 n_ref_event=0 n_req=59624 n_rd=56856 n_rd_L2_A=0 n_write=0 n_wr_bk=11072 bw_util=0.06778
n_activity=616045 dram_eff=0.1103
bk0: 3596a 951644i bk1: 3588a 948606i bk2: 3652a 945887i bk3: 3670a 945762i bk4: 3795a 944569i bk5: 3808a 945306i bk6: 3620a 946658i bk7: 3648a 946080i bk8: 3340a 941550i bk9: 3318a 944092i bk10: 3392a 943204i bk11: 3420a 943451i bk12: 3581a 945076i bk13: 3587a 941401i bk14: 3437a 946424i bk15: 3404a 945198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522306
Row_Buffer_Locality_read = 0.536109
Row_Buffer_Locality_write = 0.238801
Bank_Level_Parallism = 2.148867
Bank_Level_Parallism_Col = 1.764629
Bank_Level_Parallism_Ready = 1.365991
write_to_read_ratio_blp_rw_average = 0.091991
GrpLevelPara = 1.414235 

BW Util details:
bwutil = 0.067783 
total_CMD = 1002145 
util_bw = 67928 
Wasted_Col = 238445 
Wasted_Row = 144579 
Idle = 551193 

BW Util Bottlenecks: 
RCDc_limit = 272680 
RCDWRc_limit = 12289 
WTRc_limit = 20899 
RTWc_limit = 46817 
CCDLc_limit = 26930 
rwq = 0 
CCDLc_limit_alone = 21596 
WTRc_limit_alone = 18407 
RTWc_limit_alone = 43975 

Commands details: 
total_CMD = 1002145 
n_nop = 884801 
Read = 56856 
Write = 0 
L2_Alloc = 0 
L2_WB = 11072 
n_act = 28482 
n_pre = 28466 
n_ref = 0 
n_req = 59624 
total_req = 67928 

Dual Bus Interface Util: 
issued_total_row = 56948 
issued_total_col = 67928 
Row_Bus_Util =  0.056826 
CoL_Bus_Util = 0.067783 
Either_Row_CoL_Bus_Util = 0.117093 
Issued_on_Two_Bus_Simul_Util = 0.007516 
issued_two_Eff = 0.064187 
queue_avg = 0.911081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.911081
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885731 n_act=28129 n_pre=28113 n_ref_event=0 n_req=59385 n_rd=56637 n_rd_L2_A=0 n_write=0 n_wr_bk=10992 bw_util=0.06748
n_activity=613264 dram_eff=0.1103
bk0: 3540a 951844i bk1: 3592a 950504i bk2: 3708a 947174i bk3: 3686a 947909i bk4: 3780a 945813i bk5: 3756a 948071i bk6: 3648a 945998i bk7: 3648a 943419i bk8: 3316a 943708i bk9: 3312a 942717i bk10: 3360a 945555i bk11: 3384a 942309i bk12: 3520a 941721i bk13: 3543a 943019i bk14: 3452a 946392i bk15: 3392a 947034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526328
Row_Buffer_Locality_read = 0.539065
Row_Buffer_Locality_write = 0.263828
Bank_Level_Parallism = 2.143152
Bank_Level_Parallism_Col = 1.770511
Bank_Level_Parallism_Ready = 1.389315
write_to_read_ratio_blp_rw_average = 0.090099
GrpLevelPara = 1.409308 

BW Util details:
bwutil = 0.067484 
total_CMD = 1002145 
util_bw = 67629 
Wasted_Col = 236353 
Wasted_Row = 144198 
Idle = 553965 

BW Util Bottlenecks: 
RCDc_limit = 269388 
RCDWRc_limit = 11634 
WTRc_limit = 20677 
RTWc_limit = 43658 
CCDLc_limit = 26434 
rwq = 0 
CCDLc_limit_alone = 21244 
WTRc_limit_alone = 18172 
RTWc_limit_alone = 40973 

Commands details: 
total_CMD = 1002145 
n_nop = 885731 
Read = 56637 
Write = 0 
L2_Alloc = 0 
L2_WB = 10992 
n_act = 28129 
n_pre = 28113 
n_ref = 0 
n_req = 59385 
total_req = 67629 

Dual Bus Interface Util: 
issued_total_row = 56242 
issued_total_col = 67629 
Row_Bus_Util =  0.056122 
CoL_Bus_Util = 0.067484 
Either_Row_CoL_Bus_Util = 0.116165 
Issued_on_Two_Bus_Simul_Util = 0.007441 
issued_two_Eff = 0.064056 
queue_avg = 0.943883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.943883
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=887059 n_act=27637 n_pre=27621 n_ref_event=0 n_req=59237 n_rd=56521 n_rd_L2_A=0 n_write=0 n_wr_bk=10862 bw_util=0.06724
n_activity=606187 dram_eff=0.1112
bk0: 3583a 951735i bk1: 3604a 946853i bk2: 3596a 949928i bk3: 3668a 949463i bk4: 3784a 945936i bk5: 3760a 943743i bk6: 3633a 945990i bk7: 3611a 948331i bk8: 3354a 943496i bk9: 3357a 942527i bk10: 3360a 944090i bk11: 3357a 944313i bk12: 3541a 941804i bk13: 3497a 942845i bk14: 3392a 949190i bk15: 3424a 948160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533450
Row_Buffer_Locality_read = 0.546646
Row_Buffer_Locality_write = 0.258837
Bank_Level_Parallism = 2.177722
Bank_Level_Parallism_Col = 1.810403
Bank_Level_Parallism_Ready = 1.434887
write_to_read_ratio_blp_rw_average = 0.092449
GrpLevelPara = 1.423221 

BW Util details:
bwutil = 0.067239 
total_CMD = 1002145 
util_bw = 67383 
Wasted_Col = 230895 
Wasted_Row = 140324 
Idle = 563543 

BW Util Bottlenecks: 
RCDc_limit = 263965 
RCDWRc_limit = 11434 
WTRc_limit = 19525 
RTWc_limit = 46682 
CCDLc_limit = 26009 
rwq = 0 
CCDLc_limit_alone = 20946 
WTRc_limit_alone = 17257 
RTWc_limit_alone = 43887 

Commands details: 
total_CMD = 1002145 
n_nop = 887059 
Read = 56521 
Write = 0 
L2_Alloc = 0 
L2_WB = 10862 
n_act = 27637 
n_pre = 27621 
n_ref = 0 
n_req = 59237 
total_req = 67383 

Dual Bus Interface Util: 
issued_total_row = 55258 
issued_total_col = 67383 
Row_Bus_Util =  0.055140 
CoL_Bus_Util = 0.067239 
Either_Row_CoL_Bus_Util = 0.114840 
Issued_on_Two_Bus_Simul_Util = 0.007539 
issued_two_Eff = 0.065647 
queue_avg = 0.954282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954282
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885837 n_act=28069 n_pre=28053 n_ref_event=0 n_req=59405 n_rd=56670 n_rd_L2_A=0 n_write=0 n_wr_bk=10937 bw_util=0.06746
n_activity=613133 dram_eff=0.1103
bk0: 3612a 947603i bk1: 3632a 946999i bk2: 3632a 949340i bk3: 3608a 949912i bk4: 3732a 948318i bk5: 3776a 943557i bk6: 3648a 945519i bk7: 3604a 948052i bk8: 3320a 944861i bk9: 3340a 943544i bk10: 3360a 945268i bk11: 3392a 944859i bk12: 3572a 942510i bk13: 3587a 943980i bk14: 3451a 949557i bk15: 3404a 947768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527498
Row_Buffer_Locality_read = 0.541327
Row_Buffer_Locality_write = 0.240951
Bank_Level_Parallism = 2.136146
Bank_Level_Parallism_Col = 1.749410
Bank_Level_Parallism_Ready = 1.345083
write_to_read_ratio_blp_rw_average = 0.091217
GrpLevelPara = 1.404526 

BW Util details:
bwutil = 0.067462 
total_CMD = 1002145 
util_bw = 67607 
Wasted_Col = 235524 
Wasted_Row = 142568 
Idle = 556446 

BW Util Bottlenecks: 
RCDc_limit = 268335 
RCDWRc_limit = 12065 
WTRc_limit = 19808 
RTWc_limit = 43963 
CCDLc_limit = 27028 
rwq = 0 
CCDLc_limit_alone = 21999 
WTRc_limit_alone = 17392 
RTWc_limit_alone = 41350 

Commands details: 
total_CMD = 1002145 
n_nop = 885837 
Read = 56670 
Write = 0 
L2_Alloc = 0 
L2_WB = 10937 
n_act = 28069 
n_pre = 28053 
n_ref = 0 
n_req = 59405 
total_req = 67607 

Dual Bus Interface Util: 
issued_total_row = 56122 
issued_total_col = 67607 
Row_Bus_Util =  0.056002 
CoL_Bus_Util = 0.067462 
Either_Row_CoL_Bus_Util = 0.116059 
Issued_on_Two_Bus_Simul_Util = 0.007405 
issued_two_Eff = 0.063805 
queue_avg = 0.865400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.8654
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885467 n_act=28351 n_pre=28335 n_ref_event=0 n_req=59370 n_rd=56642 n_rd_L2_A=0 n_write=0 n_wr_bk=10912 bw_util=0.06741
n_activity=612436 dram_eff=0.1103
bk0: 3608a 948493i bk1: 3556a 949164i bk2: 3644a 950200i bk3: 3632a 947469i bk4: 3768a 942474i bk5: 3748a 945857i bk6: 3660a 945331i bk7: 3616a 941049i bk8: 3348a 944094i bk9: 3292a 947536i bk10: 3384a 943684i bk11: 3408a 945429i bk12: 3570a 940230i bk13: 3563a 944871i bk14: 3449a 944448i bk15: 3396a 948376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522469
Row_Buffer_Locality_read = 0.536863
Row_Buffer_Locality_write = 0.223607
Bank_Level_Parallism = 2.156039
Bank_Level_Parallism_Col = 1.772712
Bank_Level_Parallism_Ready = 1.359742
write_to_read_ratio_blp_rw_average = 0.092358
GrpLevelPara = 1.421934 

BW Util details:
bwutil = 0.067409 
total_CMD = 1002145 
util_bw = 67554 
Wasted_Col = 236084 
Wasted_Row = 143935 
Idle = 554572 

BW Util Bottlenecks: 
RCDc_limit = 271485 
RCDWRc_limit = 12193 
WTRc_limit = 19490 
RTWc_limit = 48444 
CCDLc_limit = 26749 
rwq = 0 
CCDLc_limit_alone = 21151 
WTRc_limit_alone = 17116 
RTWc_limit_alone = 45220 

Commands details: 
total_CMD = 1002145 
n_nop = 885467 
Read = 56642 
Write = 0 
L2_Alloc = 0 
L2_WB = 10912 
n_act = 28351 
n_pre = 28335 
n_ref = 0 
n_req = 59370 
total_req = 67554 

Dual Bus Interface Util: 
issued_total_row = 56686 
issued_total_col = 67554 
Row_Bus_Util =  0.056565 
CoL_Bus_Util = 0.067409 
Either_Row_CoL_Bus_Util = 0.116428 
Issued_on_Two_Bus_Simul_Util = 0.007546 
issued_two_Eff = 0.064811 
queue_avg = 0.889908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889908
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886638 n_act=27730 n_pre=27714 n_ref_event=0 n_req=59308 n_rd=56547 n_rd_L2_A=0 n_write=0 n_wr_bk=11044 bw_util=0.06745
n_activity=608881 dram_eff=0.111
bk0: 3552a 950683i bk1: 3561a 950879i bk2: 3620a 949554i bk3: 3696a 949121i bk4: 3792a 943469i bk5: 3800a 942398i bk6: 3672a 943679i bk7: 3576a 946788i bk8: 3331a 946254i bk9: 3336a 945263i bk10: 3369a 947469i bk11: 3364a 947452i bk12: 3480a 940800i bk13: 3540a 943951i bk14: 3450a 946587i bk15: 3408a 948060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532441
Row_Buffer_Locality_read = 0.545475
Row_Buffer_Locality_write = 0.265484
Bank_Level_Parallism = 2.145990
Bank_Level_Parallism_Col = 1.774818
Bank_Level_Parallism_Ready = 1.395837
write_to_read_ratio_blp_rw_average = 0.094470
GrpLevelPara = 1.407984 

BW Util details:
bwutil = 0.067446 
total_CMD = 1002145 
util_bw = 67591 
Wasted_Col = 233834 
Wasted_Row = 141830 
Idle = 558890 

BW Util Bottlenecks: 
RCDc_limit = 264859 
RCDWRc_limit = 11918 
WTRc_limit = 19844 
RTWc_limit = 45697 
CCDLc_limit = 26859 
rwq = 0 
CCDLc_limit_alone = 21677 
WTRc_limit_alone = 17486 
RTWc_limit_alone = 42873 

Commands details: 
total_CMD = 1002145 
n_nop = 886638 
Read = 56547 
Write = 0 
L2_Alloc = 0 
L2_WB = 11044 
n_act = 27730 
n_pre = 27714 
n_ref = 0 
n_req = 59308 
total_req = 67591 

Dual Bus Interface Util: 
issued_total_row = 55444 
issued_total_col = 67591 
Row_Bus_Util =  0.055325 
CoL_Bus_Util = 0.067446 
Either_Row_CoL_Bus_Util = 0.115260 
Issued_on_Two_Bus_Simul_Util = 0.007512 
issued_two_Eff = 0.065174 
queue_avg = 0.963632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963632
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=887162 n_act=27400 n_pre=27384 n_ref_event=0 n_req=59477 n_rd=56707 n_rd_L2_A=0 n_write=0 n_wr_bk=11080 bw_util=0.06764
n_activity=605147 dram_eff=0.112
bk0: 3558a 950045i bk1: 3564a 950214i bk2: 3632a 950574i bk3: 3632a 947136i bk4: 3820a 944393i bk5: 3804a 944384i bk6: 3682a 944614i bk7: 3624a 941806i bk8: 3349a 945130i bk9: 3364a 943724i bk10: 3380a 944641i bk11: 3360a 944706i bk12: 3525a 945499i bk13: 3536a 940828i bk14: 3457a 946999i bk15: 3420a 946060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539318
Row_Buffer_Locality_read = 0.550814
Row_Buffer_Locality_write = 0.303971
Bank_Level_Parallism = 2.196484
Bank_Level_Parallism_Col = 1.857976
Bank_Level_Parallism_Ready = 1.512252
write_to_read_ratio_blp_rw_average = 0.088410
GrpLevelPara = 1.419870 

BW Util details:
bwutil = 0.067642 
total_CMD = 1002145 
util_bw = 67787 
Wasted_Col = 229282 
Wasted_Row = 141379 
Idle = 563697 

BW Util Bottlenecks: 
RCDc_limit = 262652 
RCDWRc_limit = 10510 
WTRc_limit = 18523 
RTWc_limit = 46595 
CCDLc_limit = 25922 
rwq = 0 
CCDLc_limit_alone = 20729 
WTRc_limit_alone = 16419 
RTWc_limit_alone = 43506 

Commands details: 
total_CMD = 1002145 
n_nop = 887162 
Read = 56707 
Write = 0 
L2_Alloc = 0 
L2_WB = 11080 
n_act = 27400 
n_pre = 27384 
n_ref = 0 
n_req = 59477 
total_req = 67787 

Dual Bus Interface Util: 
issued_total_row = 54784 
issued_total_col = 67787 
Row_Bus_Util =  0.054667 
CoL_Bus_Util = 0.067642 
Either_Row_CoL_Bus_Util = 0.114737 
Issued_on_Two_Bus_Simul_Util = 0.007572 
issued_two_Eff = 0.065992 
queue_avg = 1.206770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20677
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886758 n_act=27603 n_pre=27587 n_ref_event=0 n_req=59505 n_rd=56759 n_rd_L2_A=0 n_write=0 n_wr_bk=10984 bw_util=0.0676
n_activity=611463 dram_eff=0.1108
bk0: 3556a 949345i bk1: 3596a 949322i bk2: 3656a 949772i bk3: 3656a 947760i bk4: 3732a 944615i bk5: 3788a 947195i bk6: 3680a 945368i bk7: 3608a 945306i bk8: 3326a 944462i bk9: 3328a 944928i bk10: 3448a 942846i bk11: 3404a 943952i bk12: 3556a 944145i bk13: 3576a 944967i bk14: 3469a 945878i bk15: 3380a 947886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536123
Row_Buffer_Locality_read = 0.549199
Row_Buffer_Locality_write = 0.265841
Bank_Level_Parallism = 2.165537
Bank_Level_Parallism_Col = 1.812254
Bank_Level_Parallism_Ready = 1.438245
write_to_read_ratio_blp_rw_average = 0.089905
GrpLevelPara = 1.418885 

BW Util details:
bwutil = 0.067598 
total_CMD = 1002145 
util_bw = 67743 
Wasted_Col = 231404 
Wasted_Row = 142350 
Idle = 560648 

BW Util Bottlenecks: 
RCDc_limit = 263839 
RCDWRc_limit = 10840 
WTRc_limit = 20084 
RTWc_limit = 44315 
CCDLc_limit = 26129 
rwq = 0 
CCDLc_limit_alone = 20763 
WTRc_limit_alone = 17661 
RTWc_limit_alone = 41372 

Commands details: 
total_CMD = 1002145 
n_nop = 886758 
Read = 56759 
Write = 0 
L2_Alloc = 0 
L2_WB = 10984 
n_act = 27603 
n_pre = 27587 
n_ref = 0 
n_req = 59505 
total_req = 67743 

Dual Bus Interface Util: 
issued_total_row = 55190 
issued_total_col = 67743 
Row_Bus_Util =  0.055072 
CoL_Bus_Util = 0.067598 
Either_Row_CoL_Bus_Util = 0.115140 
Issued_on_Two_Bus_Simul_Util = 0.007530 
issued_two_Eff = 0.065397 
queue_avg = 1.056850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05685
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=885981 n_act=27964 n_pre=27948 n_ref_event=0 n_req=59537 n_rd=56774 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.06768
n_activity=609766 dram_eff=0.1112
bk0: 3604a 948927i bk1: 3584a 947510i bk2: 3676a 947971i bk3: 3668a 949125i bk4: 3772a 947972i bk5: 3780a 945364i bk6: 3632a 945207i bk7: 3608a 946706i bk8: 3336a 944166i bk9: 3336a 944740i bk10: 3388a 946677i bk11: 3428a 945931i bk12: 3588a 944560i bk13: 3554a 945448i bk14: 3440a 947126i bk15: 3380a 947877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530309
Row_Buffer_Locality_read = 0.544897
Row_Buffer_Locality_write = 0.230547
Bank_Level_Parallism = 2.141752
Bank_Level_Parallism_Col = 1.752655
Bank_Level_Parallism_Ready = 1.363710
write_to_read_ratio_blp_rw_average = 0.091463
GrpLevelPara = 1.410887 

BW Util details:
bwutil = 0.067681 
total_CMD = 1002145 
util_bw = 67826 
Wasted_Col = 233177 
Wasted_Row = 141882 
Idle = 559260 

BW Util Bottlenecks: 
RCDc_limit = 266191 
RCDWRc_limit = 12411 
WTRc_limit = 20395 
RTWc_limit = 42250 
CCDLc_limit = 26669 
rwq = 0 
CCDLc_limit_alone = 21500 
WTRc_limit_alone = 17827 
RTWc_limit_alone = 39649 

Commands details: 
total_CMD = 1002145 
n_nop = 885981 
Read = 56774 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 27964 
n_pre = 27948 
n_ref = 0 
n_req = 59537 
total_req = 67826 

Dual Bus Interface Util: 
issued_total_row = 55912 
issued_total_col = 67826 
Row_Bus_Util =  0.055792 
CoL_Bus_Util = 0.067681 
Either_Row_CoL_Bus_Util = 0.115915 
Issued_on_Two_Bus_Simul_Util = 0.007558 
issued_two_Eff = 0.065201 
queue_avg = 0.883512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.883512
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002145 n_nop=886068 n_act=27976 n_pre=27960 n_ref_event=0 n_req=59074 n_rd=56350 n_rd_L2_A=0 n_write=0 n_wr_bk=10889 bw_util=0.0671
n_activity=611185 dram_eff=0.11
bk0: 3596a 949796i bk1: 3566a 950987i bk2: 3644a 948966i bk3: 3636a 946928i bk4: 3743a 947960i bk5: 3772a 947342i bk6: 3656a 943460i bk7: 3616a 946417i bk8: 3324a 945317i bk9: 3320a 946007i bk10: 3384a 945614i bk11: 3316a 947812i bk12: 3488a 945035i bk13: 3449a 945375i bk14: 3444a 949722i bk15: 3396a 946724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526424
Row_Buffer_Locality_read = 0.541437
Row_Buffer_Locality_write = 0.215859
Bank_Level_Parallism = 2.114959
Bank_Level_Parallism_Col = 1.724775
Bank_Level_Parallism_Ready = 1.319338
write_to_read_ratio_blp_rw_average = 0.096260
GrpLevelPara = 1.406152 

BW Util details:
bwutil = 0.067095 
total_CMD = 1002145 
util_bw = 67239 
Wasted_Col = 235522 
Wasted_Row = 141660 
Idle = 557724 

BW Util Bottlenecks: 
RCDc_limit = 268208 
RCDWRc_limit = 12835 
WTRc_limit = 21694 
RTWc_limit = 45157 
CCDLc_limit = 27149 
rwq = 0 
CCDLc_limit_alone = 21693 
WTRc_limit_alone = 18908 
RTWc_limit_alone = 42487 

Commands details: 
total_CMD = 1002145 
n_nop = 886068 
Read = 56350 
Write = 0 
L2_Alloc = 0 
L2_WB = 10889 
n_act = 27976 
n_pre = 27960 
n_ref = 0 
n_req = 59074 
total_req = 67239 

Dual Bus Interface Util: 
issued_total_row = 55936 
issued_total_col = 67239 
Row_Bus_Util =  0.055816 
CoL_Bus_Util = 0.067095 
Either_Row_CoL_Bus_Util = 0.115829 
Issued_on_Two_Bus_Simul_Util = 0.007083 
issued_two_Eff = 0.061149 
queue_avg = 0.745055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174877, Miss = 31156, Miss_rate = 0.178, Pending_hits = 127, Reservation_fails = 570
L2_cache_bank[1]: Access = 170960, Miss = 31234, Miss_rate = 0.183, Pending_hits = 155, Reservation_fails = 1703
L2_cache_bank[2]: Access = 177610, Miss = 31295, Miss_rate = 0.176, Pending_hits = 173, Reservation_fails = 1505
L2_cache_bank[3]: Access = 170886, Miss = 31319, Miss_rate = 0.183, Pending_hits = 179, Reservation_fails = 1567
L2_cache_bank[4]: Access = 171718, Miss = 31337, Miss_rate = 0.182, Pending_hits = 160, Reservation_fails = 1255
L2_cache_bank[5]: Access = 181551, Miss = 31246, Miss_rate = 0.172, Pending_hits = 161, Reservation_fails = 399
L2_cache_bank[6]: Access = 179731, Miss = 31164, Miss_rate = 0.173, Pending_hits = 182, Reservation_fails = 1766
L2_cache_bank[7]: Access = 171168, Miss = 31245, Miss_rate = 0.183, Pending_hits = 144, Reservation_fails = 1041
L2_cache_bank[8]: Access = 176153, Miss = 31260, Miss_rate = 0.177, Pending_hits = 178, Reservation_fails = 477
L2_cache_bank[9]: Access = 170325, Miss = 31249, Miss_rate = 0.183, Pending_hits = 154, Reservation_fails = 1470
L2_cache_bank[10]: Access = 174727, Miss = 31231, Miss_rate = 0.179, Pending_hits = 170, Reservation_fails = 582
L2_cache_bank[11]: Access = 171547, Miss = 31326, Miss_rate = 0.183, Pending_hits = 161, Reservation_fails = 2490
L2_cache_bank[12]: Access = 181352, Miss = 31224, Miss_rate = 0.172, Pending_hits = 143, Reservation_fails = 672
L2_cache_bank[13]: Access = 171736, Miss = 31209, Miss_rate = 0.182, Pending_hits = 127, Reservation_fails = 855
L2_cache_bank[14]: Access = 193508, Miss = 31264, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 91
L2_cache_bank[15]: Access = 167307, Miss = 31433, Miss_rate = 0.188, Pending_hits = 145, Reservation_fails = 112
L2_cache_bank[16]: Access = 178244, Miss = 31281, Miss_rate = 0.175, Pending_hits = 225, Reservation_fails = 2872
L2_cache_bank[17]: Access = 180678, Miss = 31352, Miss_rate = 0.174, Pending_hits = 160, Reservation_fails = 1044
L2_cache_bank[18]: Access = 176805, Miss = 31311, Miss_rate = 0.177, Pending_hits = 195, Reservation_fails = 2740
L2_cache_bank[19]: Access = 190323, Miss = 31537, Miss_rate = 0.166, Pending_hits = 217, Reservation_fails = 1086
L2_cache_bank[20]: Access = 167980, Miss = 31176, Miss_rate = 0.186, Pending_hits = 164, Reservation_fails = 1104
L2_cache_bank[21]: Access = 184989, Miss = 31451, Miss_rate = 0.170, Pending_hits = 244, Reservation_fails = 5249
L2_cache_bank[22]: Access = 174905, Miss = 31256, Miss_rate = 0.179, Pending_hits = 172, Reservation_fails = 1633
L2_cache_bank[23]: Access = 169648, Miss = 31078, Miss_rate = 0.183, Pending_hits = 162, Reservation_fails = 649
L2_cache_bank[24]: Access = 174299, Miss = 31169, Miss_rate = 0.179, Pending_hits = 185, Reservation_fails = 2405
L2_cache_bank[25]: Access = 171799, Miss = 31441, Miss_rate = 0.183, Pending_hits = 220, Reservation_fails = 3067
L2_cache_bank[26]: Access = 173923, Miss = 31336, Miss_rate = 0.180, Pending_hits = 189, Reservation_fails = 942
L2_cache_bank[27]: Access = 179912, Miss = 31399, Miss_rate = 0.175, Pending_hits = 217, Reservation_fails = 856
L2_cache_bank[28]: Access = 172916, Miss = 31289, Miss_rate = 0.181, Pending_hits = 150, Reservation_fails = 625
L2_cache_bank[29]: Access = 178168, Miss = 31339, Miss_rate = 0.176, Pending_hits = 140, Reservation_fails = 433
L2_cache_bank[30]: Access = 168844, Miss = 31248, Miss_rate = 0.185, Pending_hits = 161, Reservation_fails = 1075
L2_cache_bank[31]: Access = 173579, Miss = 31269, Miss_rate = 0.180, Pending_hits = 218, Reservation_fails = 2223
L2_cache_bank[32]: Access = 171941, Miss = 31139, Miss_rate = 0.181, Pending_hits = 128, Reservation_fails = 386
L2_cache_bank[33]: Access = 177279, Miss = 31214, Miss_rate = 0.176, Pending_hits = 157, Reservation_fails = 1836
L2_cache_bank[34]: Access = 171333, Miss = 31195, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 3925
L2_cache_bank[35]: Access = 173715, Miss = 31251, Miss_rate = 0.180, Pending_hits = 198, Reservation_fails = 2487
L2_cache_bank[36]: Access = 171635, Miss = 31271, Miss_rate = 0.182, Pending_hits = 202, Reservation_fails = 613
L2_cache_bank[37]: Access = 170296, Miss = 31051, Miss_rate = 0.182, Pending_hits = 180, Reservation_fails = 1661
L2_cache_bank[38]: Access = 173160, Miss = 31214, Miss_rate = 0.180, Pending_hits = 147, Reservation_fails = 877
L2_cache_bank[39]: Access = 177261, Miss = 31289, Miss_rate = 0.177, Pending_hits = 183, Reservation_fails = 1821
L2_cache_bank[40]: Access = 183120, Miss = 31359, Miss_rate = 0.171, Pending_hits = 169, Reservation_fails = 608
L2_cache_bank[41]: Access = 175525, Miss = 31252, Miss_rate = 0.178, Pending_hits = 140, Reservation_fails = 945
L2_cache_bank[42]: Access = 171265, Miss = 31319, Miss_rate = 0.183, Pending_hits = 131, Reservation_fails = 430
L2_cache_bank[43]: Access = 175519, Miss = 31272, Miss_rate = 0.178, Pending_hits = 193, Reservation_fails = 1411
L2_cache_bank[44]: Access = 172324, Miss = 31312, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 2317
L2_cache_bank[45]: Access = 179461, Miss = 31246, Miss_rate = 0.174, Pending_hits = 111, Reservation_fails = 152
L2_cache_bank[46]: Access = 172160, Miss = 31215, Miss_rate = 0.181, Pending_hits = 159, Reservation_fails = 680
L2_cache_bank[47]: Access = 170995, Miss = 31047, Miss_rate = 0.182, Pending_hits = 146, Reservation_fails = 368
L2_total_cache_accesses = 8409157
L2_total_cache_misses = 1500770
L2_total_cache_miss_rate = 0.1785
L2_total_cache_pending_hits = 8117
L2_total_cache_reservation_fails = 65075
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6738510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 363713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 996795
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8107045
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 64193
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8409157
icnt_total_pkts_simt_to_mem=8406917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43029
	minimum = 5
	maximum = 75
Network latency average = 5.22966
	minimum = 5
	maximum = 70
Slowest packet = 12892548
Flit latency average = 5.22966
	minimum = 5
	maximum = 70
Slowest flit = 12892548
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131878
	minimum = 0.115212 (at node 55)
	maximum = 0.156931 (at node 3)
Accepted packet rate average = 0.131878
	minimum = 0.115212 (at node 55)
	maximum = 0.156931 (at node 3)
Injected flit rate average = 0.131878
	minimum = 0.115212 (at node 55)
	maximum = 0.156931 (at node 3)
Accepted flit rate average= 0.131878
	minimum = 0.115212 (at node 55)
	maximum = 0.156931 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32926 (8 samples)
	minimum = 5 (8 samples)
	maximum = 64 (8 samples)
Network latency average = 5.20999 (8 samples)
	minimum = 5 (8 samples)
	maximum = 63.375 (8 samples)
Flit latency average = 5.20999 (8 samples)
	minimum = 5 (8 samples)
	maximum = 63.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.199376 (8 samples)
	minimum = 0.17923 (8 samples)
	maximum = 0.233069 (8 samples)
Accepted packet rate average = 0.199376 (8 samples)
	minimum = 0.17923 (8 samples)
	maximum = 0.233405 (8 samples)
Injected flit rate average = 0.199376 (8 samples)
	minimum = 0.17923 (8 samples)
	maximum = 0.233069 (8 samples)
Accepted flit rate average = 0.199376 (8 samples)
	minimum = 0.17923 (8 samples)
	maximum = 0.233405 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 59 min, 36 sec (50376 sec)
gpgpu_simulation_rate = 2483 (inst/sec)
gpgpu_simulation_rate = 28 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9030
gpu_sim_insn = 7478645
gpu_ipc =     828.1999
gpu_tot_sim_cycle = 1423825
gpu_tot_sim_insn = 132607815
gpu_tot_ipc =      93.1349
gpu_tot_issued_cta = 10521
gpu_occupancy = 77.1561% 
gpu_tot_occupancy = 76.9614% 
max_total_param_size = 0
gpu_stall_dramfull = 11191
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4199
partiton_level_parallism_total  =       5.9832
partiton_level_parallism_util =      13.8733
partiton_level_parallism_util_total  =       7.6392
L2_BW  =     476.9254 GB/Sec
L2_BW_total  =     229.8164 GB/Sec
gpu_total_sim_rate=2612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5307824
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 254842, Miss = 41549, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257353, Miss = 42276, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 255004, Miss = 41345, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 261597, Miss = 41428, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 264782, Miss = 41783, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257321, Miss = 41391, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 252916, Miss = 40904, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 262018, Miss = 41621, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 254172, Miss = 41550, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 252456, Miss = 41052, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 256626, Miss = 43107, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 254922, Miss = 41484, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264315, Miss = 42876, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 255770, Miss = 42078, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 255295, Miss = 41659, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 256906, Miss = 42294, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257015, Miss = 42292, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 252636, Miss = 41474, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 254184, Miss = 42442, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 256274, Miss = 42474, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257585, Miss = 42991, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 256403, Miss = 42676, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 259851, Miss = 42773, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 252161, Miss = 41075, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257547, Miss = 42212, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 256264, Miss = 42124, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 252210, Miss = 41237, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 258941, Miss = 42447, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 254853, Miss = 40662, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 253197, Miss = 40682, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 259194, Miss = 41156, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 255330, Miss = 41451, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 250959, Miss = 40666, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 266662, Miss = 42404, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 252626, Miss = 40937, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 253918, Miss = 40847, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 261415, Miss = 41909, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 254445, Miss = 41177, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 274877, Miss = 42876, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 266658, Miss = 42165, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10291500
	L1D_total_cache_misses = 1671546
	L1D_total_cache_miss_rate = 0.1624
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 364728
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8470418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 778064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 669178
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 359608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5287157
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9917660
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 364728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5307824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2319, 3187, 3103, 3915, 2571, 2767, 2431, 3551, 1899, 2403, 2291, 2655, 2823, 2039, 2487, 2823, 2290, 2540, 2542, 2458, 2906, 2878, 2654, 2318, 2305, 1913, 2081, 2055, 1999, 1885, 2277, 1960, 1818, 1762, 1874, 1986, 1949, 1678, 1596, 1846, 1488, 1462, 1658, 1350, 1404, 1882, 1434, 1518, 1302, 1330, 1134, 1106, 1218, 1106, 1386, 1246, 974, 983, 925, 1207, 890, 841, 953, 953, 
gpgpu_n_tot_thrd_icount = 325869440
gpgpu_n_tot_w_icount = 10183420
gpgpu_n_stall_shd_mem = 326516640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8144429
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 27053024
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11671296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:309841298	W0_Idle:11530239	W0_Scoreboard:17312903	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95058	W28:72380	W29:63220	W30:49216	W31:26016	W32:2461470
single_issue_nums: WS0:2535450	WS1:2548698	WS2:2537744	WS3:2561528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11481608 {8:1435201,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57408040 {40:1435201,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2175 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 72 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 7 
mrq_lat_table:574585 	327787 	18559 	26821 	208804 	141787 	65900 	41296 	18518 	2460 	118 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7144276 	1342567 	30503 	1079 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4685483 	3574583 	248896 	8055 	906 	685 	419 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7845268 	657298 	14137 	1682 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2788 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        19        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        32        32        24        31        17        44        46 
dram[2]:        64        64        64        64        58        57        22        27        17        21        17        26        40        40        23        39 
dram[3]:        64        64        64        64        64        58        25        28        28        32        22        17        17        28        20        29 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        20        21        23        20        14        23        25        29 
dram[6]:        64        64        64        64        52        53        28        28        20        24        19        16        44        36        37        25 
dram[7]:        64        64        64        64        64        60        32        25        21        20        24        20        33        38        41        26 
dram[8]:        64        64        64        64        64        64        28        29        16        38        22        26        27        42        41        45 
dram[9]:        64        64        64        64        64        61        32        45        19        19        21        25        14        28        25        30 
dram[10]:        64        64        64        64        61        53        24        19        16        19        33        28        44        36        32        30 
dram[11]:        64        64        64        64        60        60        24        29        24        21        20        24        26        15        30        30 
dram[12]:        64        64        64        64        64        64        40        33        16        25        26        20        25        29        48        16 
dram[13]:        64        64        64        64        64        61        29        36        22        40        22        28        19        22        62        24 
dram[14]:        64        64        64        64        58        64        21        25        19        36        19        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        32        34        16        17        17        17        21        23        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        23        22        19        24        27        48        35 
dram[17]:        64        64        64        64        62        64        32        45        21        21        26        25        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        15        35        26        17        36        40        27        40 
dram[19]:        64        64        64        64        60        61        25        28        24        28        29        24        17        22        33        18 
dram[20]:        64        64        64        64        64        64        38        43        21        29        25        24        24        34        24        32 
dram[21]:        64        64        64        64        64        64        32        32        23        33        22        24        17        25        26        45 
dram[22]:        64        64        64        64        57        58        23        27        20        22        28        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        20        19        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     11433     10514     27393     13085      9729      9847      8245     10557     11747     33602     16503     11129     68515 
dram[1]:     10007     15061     14542      9099     11096     10374      5925      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     13707     11133     30052     13010      6377     18453     16068      9698      8452      6939     10433     10879     10826     16087     12951     12649 
dram[3]:     12888     12295      5800     13246     11317     15753      8241      7878     10762     15659      6365     11738      7971      8482      6668      8754 
dram[4]:      8456     15278     10485      7980     20193      8890      7743     10186     12300      9855     10265     22141      8678     19009     16234     18360 
dram[5]:      7751     11287      7199      7681      9659      8076      9422     14856      6793     14976      6192     10159     11188     10607      9301     13350 
dram[6]:      7407     18879      5721     12082      8904      7168      7567     11799     15006     10821      5448      8735     13170     29534     11620     12600 
dram[7]:     15261     17231      6287      9070     12094     22334     11160      7990     52140      8928      9264     10903      9076      8796     12330     10465 
dram[8]:     11108     34797      5746      7894     10658     15311     16063      9720     12769     27401      7196      8391     19810     13519     13313     14241 
dram[9]:     15305     41755      7332     12895     10246      8325      7346      9051     15226     12608      8720     13666      7771      9946     13851     14137 
dram[10]:     11171     86403     12998     19364      9102      8630      5081     10683     11063      9517      7764     14973      8040      7673     11198      9398 
dram[11]:     12360     89544      9712     19920     11621      8535      7320     12095     13632      8969      6569      6768     54049     10383     13011      9451 
dram[12]:     15535     11682      6899     14738     11711     10934      7500     10252     17107      7484      8853      4787      7963     20092     16688     10556 
dram[13]:      8796     25322      8501      8171      7210      7478      9636     10725     12721     17020      7517      7914     10800     12699     18727     12834 
dram[14]:     17847     16675      6857      8003     10388      6792      7757      9440     10175     11280     10252      5280     10074     10113     15112     12378 
dram[15]:     13136     10834     12174      6638      8668      9949      7185      6957     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702     10136      8490     11943     11857      9613     10145      7545      7949      9740      8167     28923      7985     15888     22194 
dram[17]:     17090     17108      6853      7390     13770      6336      8102     13298      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     41879     32770      7946      8892     11196      7963      9716      7987      5937     15768      9955      7608     10649     32016     11125     30933 
dram[19]:     13947     14772     32596      8820     12548     11671      8412     13203     13026     25146     10604     10996      5813      8228     11311     14160 
dram[20]:     35601     10235      8819      6989      6516     11829      9943      9418     45734     10673     11675     10568     18807      8691     13253      9385 
dram[21]:     14650      8773     26306     22822      9305     11766      7412      7200     12262     12321      9121      9244      5184      8871     16433     12405 
dram[22]:     29867      9363      5894     10759     12230      8205      7838     12516     11422      8190     10650     18667     35437      9034      9328     10711 
dram[23]:      8112     16599     14115      9473      8370      6961      7437     12639     14999     11842      9960     13544      6973      7481     28982     15238 
average row accesses per activate:
dram[0]:  2.304840  2.318324  2.222749  2.398353  2.366467  2.389563  2.278592  2.213011  2.058927  1.877193  1.941630  2.003358  2.168042  1.926316  2.035573  2.162888 
dram[1]:  2.274691  2.239503  2.258103  2.254866  2.357826  2.369928  2.163074  2.184510  2.140948  1.933077  1.958495  1.968784  2.156785  1.977976  2.166069  2.125295 
dram[2]:  2.144502  2.192870  2.203855  2.170034  2.216171  2.215385  2.128962  2.074234  1.978806  1.804903  1.982222  2.012450  2.118940  1.950262  1.996135  2.127370 
dram[3]:  2.264724  2.223091  2.143187  2.245593  2.214047  2.286053  2.070664  2.145152  2.027730  1.966984  1.970803  1.938697  2.072269  1.925248  1.984547  2.079099 
dram[4]:  2.171478  2.282903  2.371029  2.312309  2.414067  2.282066  2.205916  2.182599  2.049826  2.019920  1.999435  1.986585  2.157200  1.953464  2.114369  2.141582 
dram[5]:  2.299751  2.236921  2.208629  2.181608  2.248014  2.318950  2.242724  2.222798  2.016018  2.037037  1.973510  2.029083  1.959004  2.110107  2.091647  2.087311 
dram[6]:  2.244137  2.296135  2.258199  2.287093  2.288018  2.234331  2.090213  2.029054  1.916803  1.997704  1.936319  1.988281  2.106599  2.049288  2.150538  1.970330 
dram[7]:  2.228384  2.245181  2.139943  2.141982  2.216518  2.316249  2.232329  2.128516  2.052724  2.082645  2.006315  1.954471  2.123934  2.128645  2.169166  2.227329 
dram[8]:  2.299753  2.292773  2.261391  2.315371  2.395783  2.220204  2.404084  2.014515  2.008494  2.035653  2.021739  1.985979  2.081006  1.971007  2.143885  2.125808 
dram[9]:  2.203571  2.298844  2.213994  2.371803  2.332551  2.295233  2.226798  2.050079  2.116237  1.997738  1.994410  2.074713  2.010684  2.059759  2.203895  2.093333 
dram[10]:  2.269684  2.497976  2.210341  2.342615  2.179967  2.242052  2.043780  2.199658  1.949861  1.900325  2.000000  2.046101  2.181608  2.064250  2.013363  2.174594 
dram[11]:  2.275047  2.262995  2.135873  2.411425  2.162075  2.240252  2.100162  2.232164  2.090855  1.950473  1.944048  1.892838  1.965771  1.881930  2.068548  2.044597 
dram[12]:  2.435124  2.351044  2.255981  2.317633  2.329017  2.374702  2.146479  2.133661  1.932824  2.006229  1.976004  1.915688  2.098696  2.143431  2.107665  2.093878 
dram[13]:  2.252398  2.252398  2.232378  2.232112  2.216201  2.204786  2.239511  2.178391  2.088600  2.053118  1.936251  2.035634  1.963078  2.019282  2.151135  2.011217 
dram[14]:  2.389102  2.164822  2.094319  2.202422  2.276632  2.295572  2.244261  2.264240  1.846315  1.897186  1.865695  1.992278  2.165901  1.994195  1.975798  1.949478 
dram[15]:  2.294228  2.244873  2.305903  2.293309  2.299245  2.409202  2.232733  2.177301  1.895619  1.824818  2.010187  1.912741  1.934238  2.060188  2.034949  1.988751 
dram[16]:  2.331867  2.150173  2.332290  2.372281  2.319087  2.227762  2.235260  2.325596  1.949423  1.943531  2.011325  1.957459  1.989345  2.002717  2.137848  2.118483 
dram[17]:  2.152874  2.152310  2.291616  2.284493  2.299115  2.198333  2.180170  2.291391  1.916985  1.941144  1.999436  2.008979  1.995758  2.067834  2.141246  2.007349 
dram[18]:  2.174317  2.195224  2.349256  2.249255  2.119355  2.268095  2.209954  2.005244  1.952013  2.036950  1.950847  2.031603  1.937178  2.101961  1.967812  2.031555 
dram[19]:  2.198802  2.241631  2.329200  2.477170  2.225210  2.175956  2.237190  2.254480  2.009698  1.994347  2.083675  2.078317  1.845921  2.060740  2.072372  2.040161 
dram[20]:  2.225650  2.292910  2.452536  2.214915  2.340537  2.343915  2.303782  2.082564  2.093436  2.003380  2.081002  1.972191  2.178404  2.038272  2.147862  2.034758 
dram[21]:  2.168042  2.286503  2.417037  2.218203  2.285630  2.382583  2.281360  2.188181  1.959332  2.010292  2.000000  2.006142  2.061674  2.162550  2.068946  2.066314 
dram[22]:  2.171412  2.132108  2.273916  2.296029  2.397934  2.239389  2.155056  2.246172  1.927869  1.957801  2.052783  2.024609  2.104677  2.109357  2.012311  2.015455 
dram[23]:  2.193643  2.206938  2.258199  2.165711  2.306014  2.259302  2.106267  2.206578  1.947368  2.004569  2.021505  1.997148  2.031509  1.979825  2.207848  1.942403 
average row locality = 1426636/669719 = 2.130201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3550      3580      3616      3644      3776      3765      3678      3639      3340      3341      3336      3389      3492      3472      3448      3464 
dram[1]:      3564      3644      3624      3581      3772      3792      3700      3632      3332      3332      3352      3404      3591      3581      3464      3440 
dram[2]:      3596      3616      3634      3708      3772      3725      3687      3648      3356      3344      3376      3368      3568      3537      3456      3436 
dram[3]:      3600      3572      3584      3672      3792      3696      3664      3664      3320      3324      3320      3357      3512      3492      3440      3444 
dram[4]:      3624      3584      3600      3636      3772      3760      3671      3615      3346      3357      3345      3362      3568      3503      3446      3444 
dram[5]:      3573      3591      3604      3632      3784      3796      3652      3652      3332      3328      3388      3436      3582      3551      3448      3432 
dram[6]:      3600      3561      3644      3648      3792      3780      3628      3636      3336      3296      3396      3376      3548      3556      3444      3432 
dram[7]:      3604      3596      3636      3692      3792      3796      3652      3652      3316      3336      3308      3373      3544      3532      3456      3432 
dram[8]:      3592      3584      3632      3640      3796      3744      3678      3673      3355      3350      3347      3349      3537      3548      3424      3456 
dram[9]:      3576      3636      3652      3656      3796      3812      3641      3676      3340      3340      3380      3424      3575      3569      3459      3452 
dram[10]:      3544      3576      3624      3711      3784      3831      3632      3648      3312      3318      3380      3408      3580      3570      3456      3453 
dram[11]:      3538      3541      3620      3620      3816      3740      3692      3617      3329      3316      3352      3376      3541      3480      3436      3424 
dram[12]:      3588      3588      3632      3683      3780      3799      3618      3695      3347      3351      3351      3398      3508      3547      3445      3436 
dram[13]:      3620      3620      3604      3684      3788      3784      3644      3660      3344      3364      3392      3408      3584      3579      3444      3432 
dram[14]:      3596      3588      3652      3670      3795      3808      3620      3648      3340      3318      3392      3420      3581      3587      3437      3404 
dram[15]:      3540      3592      3708      3686      3780      3756      3648      3648      3316      3312      3360      3384      3520      3543      3452      3392 
dram[16]:      3583      3604      3596      3668      3784      3760      3633      3611      3354      3357      3360      3357      3541      3497      3392      3424 
dram[17]:      3612      3633      3632      3608      3732      3780      3648      3604      3320      3340      3360      3392      3572      3587      3451      3404 
dram[18]:      3608      3556      3644      3632      3768      3748      3660      3616      3348      3292      3384      3408      3570      3563      3449      3396 
dram[19]:      3552      3561      3620      3696      3792      3800      3672      3576      3331      3336      3369      3364      3480      3540      3450      3408 
dram[20]:      3558      3564      3632      3632      3820      3804      3682      3624      3349      3364      3380      3360      3525      3536      3457      3420 
dram[21]:      3556      3596      3656      3656      3732      3788      3680      3608      3326      3328      3448      3404      3556      3576      3469      3380 
dram[22]:      3604      3584      3676      3668      3772      3780      3632      3608      3336      3336      3388      3428      3588      3554      3440      3380 
dram[23]:      3596      3566      3644      3636      3743      3772      3656      3616      3324      3320      3384      3316      3488      3449      3444      3396 
total dram reads = 1360558
bank skew: 3831/3292 = 1.16
chip skew: 56984/56350 = 1.01
number of total write accesses:
dram[0]:       117       127       136       143       176       173       207       205       189       190       190       191       185       188       157       161 
dram[1]:       121       143       138       126       175       180       213       204       192       192       187       191       192       191       162       156 
dram[2]:       129       136       139       159       175       163       209       208       192       190       192       188       191       188       159       155 
dram[3]:       130       125       128       150       180       156       204       208       190       191       190       185       187       191       156       157 
dram[4]:       137       128       132       140       175       172       207       198       192       192       192       192       192       191       159       156 
dram[5]:       125       129       133       140       177       181       201       209       192       192       188       192       193       186       158       154 
dram[6]:       132       122       143       144       180       177       195       205       189       184       192       187       187       186       156       154 
dram[7]:       133       131       141       155       180       181       201       207       188       192       187       190       192       191       160       154 
dram[8]:       129       128       140       141       181       168       207       213       192       190       187       192       188       191       152       160 
dram[9]:       126       141       145       146       181       184       198       213       192       192       188       186       189       188       162       159 
dram[10]:       117       126       138       159       177       189       196       208       188       190       192       187       192       189       160       159 
dram[11]:       118       116       137       137       186       167       208       200       192       189       192       192       192       186       155       152 
dram[12]:       128       129       140       155       177       181       192       216       192       192       190       192       192       189       157       155 
dram[13]:       137       137       133       153       179       178       199       211       192       192       192       191       191       191       157       154 
dram[14]:       131       129       145       149       180       184       193       208       192       188       192       192       192       192       155       146 
dram[15]:       117       130       159       153       177       171       199       208       189       188       192       189       186       188       158       144 
dram[16]:       127       133       131       149       177       172       196       196       192       188       192       186       193       188       144       152 
dram[17]:       134       140       140       134       165       177       200       202       190       189       187       188       192       193       157       147 
dram[18]:       134       121       143       140       174       169       203       208       191       181       188       192       192       189       158       145 
dram[19]:       120       122       137       156       180       182       214       198       192       192       192       192       186       192       158       148 
dram[20]:       121       123       140       140       187       183       216       210       191       192       191       186       187       192       160       151 
dram[21]:       121       131       146       146       165       179       212       206       191       188       192       189       188       189       162       141 
dram[22]:       133       128       151       148       175       177       204       206       192       190       190       192       192       188       156       141 
dram[23]:       131       124       143       141       168       175       209       208       191       190       188       185       187       182       157       145 
total dram writes = 66078
bank skew: 216/116 = 1.86
chip skew: 2790/2716 = 1.03
average mf latency per bank:
dram[0]:       1374      1406      1145      1200      1044      1020       874       908       824       726       725       686       667       662      1195      1092
dram[1]:       1571      1458      1265      1192       994       946       837       881       823       753       717       689       633       637      1107      1165
dram[2]:       1365      1501      1150      1176       928      1125       910       897       839       833       726       749       632       659      1138      1119
dram[3]:       1469      1471      1328      1128       995      1041       811       877       751       750       659       697       627       662      1373      1084
dram[4]:       1366      1353      1290      1255       966       987       924       847       764       755       727       729       636       639      1241      1170
dram[5]:       1683      1366      1184      1201       919      1009       923       880       731       726       696       699       621       633      1087      1205
dram[6]:       1381      1549      1322      1172      1069       996       839       825       851       747       657       676       633       629      1344      1137
dram[7]:       1456      1430      1301      1244      1007       946      1020       820       775       737       678       665       611       630      1721      1056
dram[8]:       1559      1548      1149      1153      1001      1026       818       910       805       839       719       682       646       659      1320      1257
dram[9]:       1585      1397      1164      1367      1029       979       860       954       824       772       701       710       620       631      1160      1602
dram[10]:       1264      1515      1145      1363      1144       951       882       890       765       786       682       700       639       652      1098      1456
dram[11]:       1454      1467      1226      1197      1002      1027       883       843       768       752       737       663       631       588      1148      1155
dram[12]:       1309      1509      1217      1164      1021       990       872       887       768       801       683       734       672       650      1366      1166
dram[13]:       1428      1500      1244      1105      1011      1115       848       851       746       723       699       684       609       623      1218      1392
dram[14]:       1437      1394      1090      1192       973       960       841       864       774       821       683       713       643       632      1318      1403
dram[15]:       1351      1360      1145      1297       933      1006       893       869       790       794       685       702       649       645      1201      1147
dram[16]:       1462      1366      1158      1233       946      1014       877       832       803       808       692       651       625       641      1223      1436
dram[17]:       1426      1408      1181      1114      1008      1055       871       871       774       824       690       703       621       609      1187      1245
dram[18]:       1413      1452      1190      1117      1024      1048       878       792       762       806       696       678       615       658      1118      1172
dram[19]:       1374      1579      1160      1171       988      1061       948       849       830       765       698       723       634       616      1154      1213
dram[20]:       1645      1581      1199      1241      1055       980       901       860       786       796       745       717       673       643      1252      1164
dram[21]:       1310      1385      1127      1202      1091      1009       877       872       777       780       692       685       609       663      1244      1330
dram[22]:       1391      1542      1194      1410       976       961       893       839       774       707       696       674       633       624      1188      1269
dram[23]:       1312      1425      1234      1232      1139       987       859       873       756       778       676       680       613       594      1114      1143
maximum mf latency per bank:
dram[0]:        924       850       717       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       989       994      2014      2175       843      1023      1176       839       950       876       967       846       858       813
dram[2]:        777       958       699       930       839       723       843       731       720       658       654       707       734       778       646       637
dram[3]:        655       659       740      1237       747       743       746       734       976       727       567      1160      1151       860       708       746
dram[4]:        851      1024      1026       981      1077      1275       896      1014       969      1048       854      1024      1993      1176       830       852
dram[5]:       1248       738       820      1058       831      1078       822      1090       794      1081       977      1283       914       921       851       957
dram[6]:        756       675      1478       703       809       823      1002       841       699       763       914       638       788       726       842       752
dram[7]:        799       910       865      1011      1148       980       748      1005       956       810       639       866      1260      1938       847       901
dram[8]:        806       942      1217       758      1189      1104       982       673      1158       846      1050       765      1029      1275       684       702
dram[9]:        869       986      1012      1059      1260       788       917      1020       878      1038      1026       950       926      1089      1289       846
dram[10]:        724       904       952      1252       966      1162       927      1475       778      1410       798      1144       958      1322      1009      1202
dram[11]:        679       704       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1417      1802      1007      1220       929      1647      1004      1092      1598      1277       762      1206
dram[13]:        829       881       815      1190      1037      1129       937       895       767       857       759      1061       965       858       838       809
dram[14]:        840       745       833      1523       982      1060       838       817       691       837       677       848       926      1069       674       961
dram[15]:        904       849      1200      1114      1059       985       944      1437      1077       709       826       956      1089      1376       900       982
dram[16]:        875       788       916       899       895       772      1015       912       988       881       867       886      1132      1147       796       863
dram[17]:        940      1285       918      1002       870      1394       987      1156       874      1074       720      1230       948      1028       782       800
dram[18]:        967       806       888       936       828       873      1033       719       725       753       914       746       863       709       769       716
dram[19]:        721       889       874      1739       747       918      1005       986       736       854       767      1029       922      1377       797       866
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532       985      1350      1014      1459      2141      1362       942
dram[21]:        767       849      1266       976       974       961       855       896       865       910      1423       913       878      1026       746       902
dram[22]:        869       858       995      1029       767       879       846       942       856       743       776       959       873       755       827       806
dram[23]:        725       691       692       851       833       849       638       659       693       706       725       666      1049       655       762       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893398 n_act=27459 n_pre=27443 n_ref_event=0 n_req=59265 n_rd=56530 n_rd_L2_A=0 n_write=0 n_wr_bk=10940 bw_util=0.0669
n_activity=609203 dram_eff=0.1108
bk0: 3550a 958900i bk1: 3580a 958525i bk2: 3616a 956105i bk3: 3644a 956408i bk4: 3776a 954180i bk5: 3765a 953997i bk6: 3678a 953683i bk7: 3639a 952517i bk8: 3340a 951996i bk9: 3341a 948802i bk10: 3336a 950791i bk11: 3389a 952450i bk12: 3492a 953548i bk13: 3472a 948038i bk14: 3448a 953039i bk15: 3464a 955790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536691
Row_Buffer_Locality_read = 0.550486
Row_Buffer_Locality_write = 0.251554
Bank_Level_Parallism = 2.130947
Bank_Level_Parallism_Col = 1.761518
Bank_Level_Parallism_Ready = 1.380391
write_to_read_ratio_blp_rw_average = 0.095718
GrpLevelPara = 1.407358 

BW Util details:
bwutil = 0.066899 
total_CMD = 1008541 
util_bw = 67470 
Wasted_Col = 231536 
Wasted_Row = 140776 
Idle = 568759 

BW Util Bottlenecks: 
RCDc_limit = 262959 
RCDWRc_limit = 11950 
WTRc_limit = 19823 
RTWc_limit = 44671 
CCDLc_limit = 26418 
rwq = 0 
CCDLc_limit_alone = 21252 
WTRc_limit_alone = 17486 
RTWc_limit_alone = 41842 

Commands details: 
total_CMD = 1008541 
n_nop = 893398 
Read = 56530 
Write = 0 
L2_Alloc = 0 
L2_WB = 10940 
n_act = 27459 
n_pre = 27443 
n_ref = 0 
n_req = 59265 
total_req = 67470 

Dual Bus Interface Util: 
issued_total_row = 54902 
issued_total_col = 67470 
Row_Bus_Util =  0.054437 
CoL_Bus_Util = 0.066899 
Either_Row_CoL_Bus_Util = 0.114168 
Issued_on_Two_Bus_Simul_Util = 0.007168 
issued_two_Eff = 0.062783 
queue_avg = 0.897330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892795 n_act=27665 n_pre=27649 n_ref_event=0 n_req=59568 n_rd=56805 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.06728
n_activity=611304 dram_eff=0.111
bk0: 3564a 957262i bk1: 3644a 953918i bk2: 3624a 954605i bk3: 3581a 955571i bk4: 3772a 952793i bk5: 3792a 951508i bk6: 3700a 950293i bk7: 3632a 951125i bk8: 3332a 953117i bk9: 3332a 950147i bk10: 3352a 950922i bk11: 3404a 950470i bk12: 3591a 951830i bk13: 3581a 948046i bk14: 3464a 955394i bk15: 3440a 953821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535573
Row_Buffer_Locality_read = 0.546536
Row_Buffer_Locality_write = 0.310170
Bank_Level_Parallism = 2.148922
Bank_Level_Parallism_Col = 1.796061
Bank_Level_Parallism_Ready = 1.444921
write_to_read_ratio_blp_rw_average = 0.089659
GrpLevelPara = 1.409904 

BW Util details:
bwutil = 0.067282 
total_CMD = 1008541 
util_bw = 67857 
Wasted_Col = 233050 
Wasted_Row = 143689 
Idle = 563945 

BW Util Bottlenecks: 
RCDc_limit = 265683 
RCDWRc_limit = 10761 
WTRc_limit = 19012 
RTWc_limit = 41783 
CCDLc_limit = 26009 
rwq = 0 
CCDLc_limit_alone = 21133 
WTRc_limit_alone = 16818 
RTWc_limit_alone = 39101 

Commands details: 
total_CMD = 1008541 
n_nop = 892795 
Read = 56805 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 27665 
n_pre = 27649 
n_ref = 0 
n_req = 59568 
total_req = 67857 

Dual Bus Interface Util: 
issued_total_row = 55314 
issued_total_col = 67857 
Row_Bus_Util =  0.054846 
CoL_Bus_Util = 0.067282 
Either_Row_CoL_Bus_Util = 0.114766 
Issued_on_Two_Bus_Simul_Util = 0.007362 
issued_two_Eff = 0.064149 
queue_avg = 0.998789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.998789
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=891031 n_act=28668 n_pre=28652 n_ref_event=0 n_req=59600 n_rd=56827 n_rd_L2_A=0 n_write=0 n_wr_bk=11092 bw_util=0.06734
n_activity=613325 dram_eff=0.1107
bk0: 3596a 954386i bk1: 3616a 953722i bk2: 3634a 953446i bk3: 3708a 950823i bk4: 3772a 950670i bk5: 3725a 951500i bk6: 3687a 949070i bk7: 3648a 948893i bk8: 3356a 950254i bk9: 3344a 948495i bk10: 3376a 951551i bk11: 3368a 952383i bk12: 3568a 951321i bk13: 3537a 949048i bk14: 3456a 952727i bk15: 3436a 955654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518993
Row_Buffer_Locality_read = 0.533972
Row_Buffer_Locality_write = 0.212045
Bank_Level_Parallism = 2.167487
Bank_Level_Parallism_Col = 1.762442
Bank_Level_Parallism_Ready = 1.357117
write_to_read_ratio_blp_rw_average = 0.093531
GrpLevelPara = 1.420567 

BW Util details:
bwutil = 0.067344 
total_CMD = 1008541 
util_bw = 67919 
Wasted_Col = 238052 
Wasted_Row = 142619 
Idle = 559951 

BW Util Bottlenecks: 
RCDc_limit = 273527 
RCDWRc_limit = 12608 
WTRc_limit = 21405 
RTWc_limit = 47175 
CCDLc_limit = 26726 
rwq = 0 
CCDLc_limit_alone = 21200 
WTRc_limit_alone = 18725 
RTWc_limit_alone = 44329 

Commands details: 
total_CMD = 1008541 
n_nop = 891031 
Read = 56827 
Write = 0 
L2_Alloc = 0 
L2_WB = 11092 
n_act = 28668 
n_pre = 28652 
n_ref = 0 
n_req = 59600 
total_req = 67919 

Dual Bus Interface Util: 
issued_total_row = 57320 
issued_total_col = 67919 
Row_Bus_Util =  0.056835 
CoL_Bus_Util = 0.067344 
Either_Row_CoL_Bus_Util = 0.116515 
Issued_on_Two_Bus_Simul_Util = 0.007664 
issued_two_Eff = 0.065773 
queue_avg = 0.834099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=891930 n_act=28264 n_pre=28248 n_ref_event=0 n_req=59181 n_rd=56453 n_rd_L2_A=0 n_write=0 n_wr_bk=10912 bw_util=0.06679
n_activity=615161 dram_eff=0.1095
bk0: 3600a 957051i bk1: 3572a 957601i bk2: 3584a 955257i bk3: 3672a 953747i bk4: 3792a 951239i bk5: 3696a 955435i bk6: 3664a 949882i bk7: 3664a 950062i bk8: 3320a 953063i bk9: 3324a 952424i bk10: 3320a 953474i bk11: 3357a 949912i bk12: 3512a 951261i bk13: 3492a 949763i bk14: 3440a 952016i bk15: 3444a 953787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522414
Row_Buffer_Locality_read = 0.536907
Row_Buffer_Locality_write = 0.222507
Bank_Level_Parallism = 2.112896
Bank_Level_Parallism_Col = 1.720123
Bank_Level_Parallism_Ready = 1.324649
write_to_read_ratio_blp_rw_average = 0.096916
GrpLevelPara = 1.397028 

BW Util details:
bwutil = 0.066795 
total_CMD = 1008541 
util_bw = 67365 
Wasted_Col = 238701 
Wasted_Row = 143489 
Idle = 558986 

BW Util Bottlenecks: 
RCDc_limit = 271567 
RCDWRc_limit = 12476 
WTRc_limit = 19439 
RTWc_limit = 45264 
CCDLc_limit = 27403 
rwq = 0 
CCDLc_limit_alone = 22100 
WTRc_limit_alone = 17091 
RTWc_limit_alone = 42309 

Commands details: 
total_CMD = 1008541 
n_nop = 891930 
Read = 56453 
Write = 0 
L2_Alloc = 0 
L2_WB = 10912 
n_act = 28264 
n_pre = 28248 
n_ref = 0 
n_req = 59181 
total_req = 67365 

Dual Bus Interface Util: 
issued_total_row = 56512 
issued_total_col = 67365 
Row_Bus_Util =  0.056033 
CoL_Bus_Util = 0.066795 
Either_Row_CoL_Bus_Util = 0.115623 
Issued_on_Two_Bus_Simul_Util = 0.007204 
issued_two_Eff = 0.062310 
queue_avg = 0.820511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.820511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893477 n_act=27489 n_pre=27473 n_ref_event=0 n_req=59388 n_rd=56633 n_rd_L2_A=0 n_write=0 n_wr_bk=11008 bw_util=0.06707
n_activity=605922 dram_eff=0.1116
bk0: 3624a 954055i bk1: 3584a 956610i bk2: 3600a 956669i bk3: 3636a 955615i bk4: 3772a 954445i bk5: 3760a 951623i bk6: 3671a 951056i bk7: 3615a 950745i bk8: 3346a 951839i bk9: 3357a 951602i bk10: 3345a 950773i bk11: 3362a 950145i bk12: 3568a 950237i bk13: 3503a 947430i bk14: 3446a 954374i bk15: 3444a 954508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537129
Row_Buffer_Locality_read = 0.549944
Row_Buffer_Locality_write = 0.273684
Bank_Level_Parallism = 2.171283
Bank_Level_Parallism_Col = 1.812454
Bank_Level_Parallism_Ready = 1.442114
write_to_read_ratio_blp_rw_average = 0.092631
GrpLevelPara = 1.416104 

BW Util details:
bwutil = 0.067068 
total_CMD = 1008541 
util_bw = 67641 
Wasted_Col = 231145 
Wasted_Row = 140732 
Idle = 569023 

BW Util Bottlenecks: 
RCDc_limit = 263186 
RCDWRc_limit = 11321 
WTRc_limit = 20505 
RTWc_limit = 46561 
CCDLc_limit = 26290 
rwq = 0 
CCDLc_limit_alone = 21032 
WTRc_limit_alone = 18107 
RTWc_limit_alone = 43701 

Commands details: 
total_CMD = 1008541 
n_nop = 893477 
Read = 56633 
Write = 0 
L2_Alloc = 0 
L2_WB = 11008 
n_act = 27489 
n_pre = 27473 
n_ref = 0 
n_req = 59388 
total_req = 67641 

Dual Bus Interface Util: 
issued_total_row = 54962 
issued_total_col = 67641 
Row_Bus_Util =  0.054497 
CoL_Bus_Util = 0.067068 
Either_Row_CoL_Bus_Util = 0.114090 
Issued_on_Two_Bus_Simul_Util = 0.007475 
issued_two_Eff = 0.065520 
queue_avg = 1.039281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892597 n_act=27840 n_pre=27824 n_ref_event=0 n_req=59531 n_rd=56781 n_rd_L2_A=0 n_write=0 n_wr_bk=10997 bw_util=0.0672
n_activity=609288 dram_eff=0.1112
bk0: 3573a 957644i bk1: 3591a 955829i bk2: 3604a 954438i bk3: 3632a 953160i bk4: 3784a 951239i bk5: 3796a 953353i bk6: 3652a 952988i bk7: 3652a 951999i bk8: 3332a 952248i bk9: 3328a 953313i bk10: 3388a 950335i bk11: 3436a 949976i bk12: 3582a 947331i bk13: 3551a 953046i bk14: 3448a 955141i bk15: 3432a 954200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532345
Row_Buffer_Locality_read = 0.546679
Row_Buffer_Locality_write = 0.236364
Bank_Level_Parallism = 2.145047
Bank_Level_Parallism_Col = 1.763986
Bank_Level_Parallism_Ready = 1.370518
write_to_read_ratio_blp_rw_average = 0.095151
GrpLevelPara = 1.412203 

BW Util details:
bwutil = 0.067204 
total_CMD = 1008541 
util_bw = 67778 
Wasted_Col = 233765 
Wasted_Row = 141313 
Idle = 565685 

BW Util Bottlenecks: 
RCDc_limit = 265763 
RCDWRc_limit = 12251 
WTRc_limit = 19963 
RTWc_limit = 46049 
CCDLc_limit = 27292 
rwq = 0 
CCDLc_limit_alone = 21779 
WTRc_limit_alone = 17519 
RTWc_limit_alone = 42980 

Commands details: 
total_CMD = 1008541 
n_nop = 892597 
Read = 56781 
Write = 0 
L2_Alloc = 0 
L2_WB = 10997 
n_act = 27840 
n_pre = 27824 
n_ref = 0 
n_req = 59531 
total_req = 67778 

Dual Bus Interface Util: 
issued_total_row = 55664 
issued_total_col = 67778 
Row_Bus_Util =  0.055193 
CoL_Bus_Util = 0.067204 
Either_Row_CoL_Bus_Util = 0.114962 
Issued_on_Two_Bus_Simul_Util = 0.007435 
issued_two_Eff = 0.064669 
queue_avg = 0.900008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.900008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892377 n_act=28150 n_pre=28134 n_ref_event=0 n_req=59406 n_rd=56673 n_rd_L2_A=0 n_write=0 n_wr_bk=10932 bw_util=0.06703
n_activity=608271 dram_eff=0.1111
bk0: 3600a 956374i bk1: 3561a 957767i bk2: 3644a 953296i bk3: 3648a 954823i bk4: 3792a 952759i bk5: 3780a 951805i bk6: 3628a 949733i bk7: 3636a 948915i bk8: 3336a 951569i bk9: 3296a 953131i bk10: 3396a 949246i bk11: 3376a 951817i bk12: 3548a 951595i bk13: 3556a 950457i bk14: 3444a 955670i bk15: 3432a 951826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526142
Row_Buffer_Locality_read = 0.540328
Row_Buffer_Locality_write = 0.231980
Bank_Level_Parallism = 2.152989
Bank_Level_Parallism_Col = 1.768563
Bank_Level_Parallism_Ready = 1.379439
write_to_read_ratio_blp_rw_average = 0.090010
GrpLevelPara = 1.418868 

BW Util details:
bwutil = 0.067032 
total_CMD = 1008541 
util_bw = 67605 
Wasted_Col = 234235 
Wasted_Row = 141859 
Idle = 564842 

BW Util Bottlenecks: 
RCDc_limit = 268394 
RCDWRc_limit = 11884 
WTRc_limit = 20295 
RTWc_limit = 43111 
CCDLc_limit = 26498 
rwq = 0 
CCDLc_limit_alone = 21467 
WTRc_limit_alone = 17976 
RTWc_limit_alone = 40399 

Commands details: 
total_CMD = 1008541 
n_nop = 892377 
Read = 56673 
Write = 0 
L2_Alloc = 0 
L2_WB = 10932 
n_act = 28150 
n_pre = 28134 
n_ref = 0 
n_req = 59406 
total_req = 67605 

Dual Bus Interface Util: 
issued_total_row = 56284 
issued_total_col = 67605 
Row_Bus_Util =  0.055807 
CoL_Bus_Util = 0.067032 
Either_Row_CoL_Bus_Util = 0.115180 
Issued_on_Two_Bus_Simul_Util = 0.007660 
issued_two_Eff = 0.066501 
queue_avg = 0.870805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870805
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892975 n_act=27697 n_pre=27681 n_ref_event=0 n_req=59500 n_rd=56717 n_rd_L2_A=0 n_write=0 n_wr_bk=11132 bw_util=0.06727
n_activity=608583 dram_eff=0.1115
bk0: 3604a 955123i bk1: 3596a 955773i bk2: 3636a 952680i bk3: 3692a 950703i bk4: 3792a 949325i bk5: 3796a 952782i bk6: 3652a 951940i bk7: 3652a 949545i bk8: 3316a 953006i bk9: 3336a 953712i bk10: 3308a 953634i bk11: 3373a 950107i bk12: 3544a 950926i bk13: 3532a 951700i bk14: 3456a 955102i bk15: 3432a 956672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534504
Row_Buffer_Locality_read = 0.548548
Row_Buffer_Locality_write = 0.248293
Bank_Level_Parallism = 2.171437
Bank_Level_Parallism_Col = 1.796762
Bank_Level_Parallism_Ready = 1.390676
write_to_read_ratio_blp_rw_average = 0.097024
GrpLevelPara = 1.423849 

BW Util details:
bwutil = 0.067274 
total_CMD = 1008541 
util_bw = 67849 
Wasted_Col = 230962 
Wasted_Row = 140265 
Idle = 569465 

BW Util Bottlenecks: 
RCDc_limit = 262884 
RCDWRc_limit = 12191 
WTRc_limit = 21071 
RTWc_limit = 46762 
CCDLc_limit = 27191 
rwq = 0 
CCDLc_limit_alone = 21676 
WTRc_limit_alone = 18498 
RTWc_limit_alone = 43820 

Commands details: 
total_CMD = 1008541 
n_nop = 892975 
Read = 56717 
Write = 0 
L2_Alloc = 0 
L2_WB = 11132 
n_act = 27697 
n_pre = 27681 
n_ref = 0 
n_req = 59500 
total_req = 67849 

Dual Bus Interface Util: 
issued_total_row = 55378 
issued_total_col = 67849 
Row_Bus_Util =  0.054909 
CoL_Bus_Util = 0.067274 
Either_Row_CoL_Bus_Util = 0.114587 
Issued_on_Two_Bus_Simul_Util = 0.007596 
issued_two_Eff = 0.066291 
queue_avg = 0.952558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952558
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893086 n_act=27597 n_pre=27581 n_ref_event=0 n_req=59464 n_rd=56705 n_rd_L2_A=0 n_write=0 n_wr_bk=11036 bw_util=0.06717
n_activity=607385 dram_eff=0.1115
bk0: 3592a 957324i bk1: 3584a 957027i bk2: 3632a 955293i bk3: 3640a 955573i bk4: 3796a 953976i bk5: 3744a 951307i bk6: 3678a 954383i bk7: 3673a 946400i bk8: 3355a 951016i bk9: 3350a 951260i bk10: 3347a 951786i bk11: 3349a 952041i bk12: 3537a 951026i bk13: 3548a 947548i bk14: 3424a 955983i bk15: 3456a 955053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535904
Row_Buffer_Locality_read = 0.549846
Row_Buffer_Locality_write = 0.249366
Bank_Level_Parallism = 2.159780
Bank_Level_Parallism_Col = 1.790218
Bank_Level_Parallism_Ready = 1.391890
write_to_read_ratio_blp_rw_average = 0.095797
GrpLevelPara = 1.419151 

BW Util details:
bwutil = 0.067167 
total_CMD = 1008541 
util_bw = 67741 
Wasted_Col = 231259 
Wasted_Row = 140454 
Idle = 569087 

BW Util Bottlenecks: 
RCDc_limit = 263019 
RCDWRc_limit = 11929 
WTRc_limit = 20087 
RTWc_limit = 46612 
CCDLc_limit = 26964 
rwq = 0 
CCDLc_limit_alone = 21600 
WTRc_limit_alone = 17705 
RTWc_limit_alone = 43630 

Commands details: 
total_CMD = 1008541 
n_nop = 893086 
Read = 56705 
Write = 0 
L2_Alloc = 0 
L2_WB = 11036 
n_act = 27597 
n_pre = 27581 
n_ref = 0 
n_req = 59464 
total_req = 67741 

Dual Bus Interface Util: 
issued_total_row = 55178 
issued_total_col = 67741 
Row_Bus_Util =  0.054711 
CoL_Bus_Util = 0.067167 
Either_Row_CoL_Bus_Util = 0.114477 
Issued_on_Two_Bus_Simul_Util = 0.007401 
issued_two_Eff = 0.064649 
queue_avg = 0.936629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892719 n_act=27738 n_pre=27722 n_ref_event=0 n_req=59774 n_rd=56984 n_rd_L2_A=0 n_write=0 n_wr_bk=11154 bw_util=0.06756
n_activity=612378 dram_eff=0.1113
bk0: 3576a 956406i bk1: 3636a 955290i bk2: 3652a 952968i bk3: 3656a 955330i bk4: 3796a 952178i bk5: 3812a 950744i bk6: 3641a 952740i bk7: 3676a 946936i bk8: 3340a 953207i bk9: 3340a 950488i bk10: 3380a 950880i bk11: 3424a 950945i bk12: 3575a 947693i bk13: 3569a 949837i bk14: 3459a 954753i bk15: 3452a 953873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535952
Row_Buffer_Locality_read = 0.549066
Row_Buffer_Locality_write = 0.268100
Bank_Level_Parallism = 2.161448
Bank_Level_Parallism_Col = 1.812950
Bank_Level_Parallism_Ready = 1.452582
write_to_read_ratio_blp_rw_average = 0.089951
GrpLevelPara = 1.414883 

BW Util details:
bwutil = 0.067561 
total_CMD = 1008541 
util_bw = 68138 
Wasted_Col = 233200 
Wasted_Row = 143809 
Idle = 563394 

BW Util Bottlenecks: 
RCDc_limit = 264773 
RCDWRc_limit = 11358 
WTRc_limit = 19648 
RTWc_limit = 45473 
CCDLc_limit = 26281 
rwq = 0 
CCDLc_limit_alone = 21149 
WTRc_limit_alone = 17373 
RTWc_limit_alone = 42616 

Commands details: 
total_CMD = 1008541 
n_nop = 892719 
Read = 56984 
Write = 0 
L2_Alloc = 0 
L2_WB = 11154 
n_act = 27738 
n_pre = 27722 
n_ref = 0 
n_req = 59774 
total_req = 68138 

Dual Bus Interface Util: 
issued_total_row = 55460 
issued_total_col = 68138 
Row_Bus_Util =  0.054990 
CoL_Bus_Util = 0.067561 
Either_Row_CoL_Bus_Util = 0.114841 
Issued_on_Two_Bus_Simul_Util = 0.007710 
issued_two_Eff = 0.067138 
queue_avg = 1.032775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892461 n_act=27876 n_pre=27860 n_ref_event=0 n_req=59594 n_rd=56827 n_rd_L2_A=0 n_write=0 n_wr_bk=11062 bw_util=0.06731
n_activity=611108 dram_eff=0.1111
bk0: 3544a 957136i bk1: 3576a 960410i bk2: 3624a 954037i bk3: 3711a 953723i bk4: 3784a 948402i bk5: 3831a 949355i bk6: 3632a 948217i bk7: 3648a 950896i bk8: 3312a 950198i bk9: 3318a 949226i bk10: 3380a 950184i bk11: 3408a 950678i bk12: 3580a 951950i bk13: 3570a 950282i bk14: 3456a 951854i bk15: 3453a 954595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532235
Row_Buffer_Locality_read = 0.545568
Row_Buffer_Locality_write = 0.258403
Bank_Level_Parallism = 2.177313
Bank_Level_Parallism_Col = 1.812653
Bank_Level_Parallism_Ready = 1.428980
write_to_read_ratio_blp_rw_average = 0.088781
GrpLevelPara = 1.422519 

BW Util details:
bwutil = 0.067314 
total_CMD = 1008541 
util_bw = 67889 
Wasted_Col = 233274 
Wasted_Row = 142093 
Idle = 565285 

BW Util Bottlenecks: 
RCDc_limit = 266635 
RCDWRc_limit = 11561 
WTRc_limit = 20230 
RTWc_limit = 46691 
CCDLc_limit = 26577 
rwq = 0 
CCDLc_limit_alone = 21129 
WTRc_limit_alone = 17748 
RTWc_limit_alone = 43725 

Commands details: 
total_CMD = 1008541 
n_nop = 892461 
Read = 56827 
Write = 0 
L2_Alloc = 0 
L2_WB = 11062 
n_act = 27876 
n_pre = 27860 
n_ref = 0 
n_req = 59594 
total_req = 67889 

Dual Bus Interface Util: 
issued_total_row = 55736 
issued_total_col = 67889 
Row_Bus_Util =  0.055264 
CoL_Bus_Util = 0.067314 
Either_Row_CoL_Bus_Util = 0.115097 
Issued_on_Two_Bus_Simul_Util = 0.007481 
issued_two_Eff = 0.064998 
queue_avg = 1.057261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05726
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892122 n_act=28223 n_pre=28207 n_ref_event=0 n_req=59157 n_rd=56438 n_rd_L2_A=0 n_write=0 n_wr_bk=10870 bw_util=0.06674
n_activity=613986 dram_eff=0.1096
bk0: 3538a 958535i bk1: 3541a 957659i bk2: 3620a 952633i bk3: 3620a 958168i bk4: 3816a 948859i bk5: 3740a 952605i bk6: 3692a 949363i bk7: 3617a 952628i bk8: 3329a 955292i bk9: 3316a 952314i bk10: 3352a 950194i bk11: 3376a 948418i bk12: 3541a 948221i bk13: 3480a 947998i bk14: 3436a 952829i bk15: 3424a 953619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522914
Row_Buffer_Locality_read = 0.536483
Row_Buffer_Locality_write = 0.241265
Bank_Level_Parallism = 2.133172
Bank_Level_Parallism_Col = 1.755677
Bank_Level_Parallism_Ready = 1.354505
write_to_read_ratio_blp_rw_average = 0.094496
GrpLevelPara = 1.408087 

BW Util details:
bwutil = 0.066738 
total_CMD = 1008541 
util_bw = 67308 
Wasted_Col = 236824 
Wasted_Row = 144251 
Idle = 560158 

BW Util Bottlenecks: 
RCDc_limit = 270747 
RCDWRc_limit = 12053 
WTRc_limit = 19594 
RTWc_limit = 45992 
CCDLc_limit = 26717 
rwq = 0 
CCDLc_limit_alone = 21420 
WTRc_limit_alone = 17226 
RTWc_limit_alone = 43063 

Commands details: 
total_CMD = 1008541 
n_nop = 892122 
Read = 56438 
Write = 0 
L2_Alloc = 0 
L2_WB = 10870 
n_act = 28223 
n_pre = 28207 
n_ref = 0 
n_req = 59157 
total_req = 67308 

Dual Bus Interface Util: 
issued_total_row = 56430 
issued_total_col = 67308 
Row_Bus_Util =  0.055952 
CoL_Bus_Util = 0.066738 
Either_Row_CoL_Bus_Util = 0.115433 
Issued_on_Two_Bus_Simul_Util = 0.007257 
issued_two_Eff = 0.062868 
queue_avg = 0.861421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.861421
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893064 n_act=27611 n_pre=27595 n_ref_event=0 n_req=59543 n_rd=56766 n_rd_L2_A=0 n_write=0 n_wr_bk=11096 bw_util=0.06729
n_activity=608986 dram_eff=0.1114
bk0: 3588a 958624i bk1: 3588a 956909i bk2: 3632a 953889i bk3: 3683a 953326i bk4: 3780a 951157i bk5: 3799a 951678i bk6: 3618a 951301i bk7: 3695a 947172i bk8: 3347a 949188i bk9: 3351a 950520i bk10: 3351a 950478i bk11: 3398a 947118i bk12: 3508a 950865i bk13: 3547a 952202i bk14: 3445a 953761i bk15: 3436a 953090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536285
Row_Buffer_Locality_read = 0.547194
Row_Buffer_Locality_write = 0.313288
Bank_Level_Parallism = 2.185972
Bank_Level_Parallism_Col = 1.836032
Bank_Level_Parallism_Ready = 1.487578
write_to_read_ratio_blp_rw_average = 0.086884
GrpLevelPara = 1.414280 

BW Util details:
bwutil = 0.067287 
total_CMD = 1008541 
util_bw = 67862 
Wasted_Col = 231209 
Wasted_Row = 142344 
Idle = 567126 

BW Util Bottlenecks: 
RCDc_limit = 264616 
RCDWRc_limit = 10519 
WTRc_limit = 19903 
RTWc_limit = 42741 
CCDLc_limit = 26190 
rwq = 0 
CCDLc_limit_alone = 21032 
WTRc_limit_alone = 17566 
RTWc_limit_alone = 39920 

Commands details: 
total_CMD = 1008541 
n_nop = 893064 
Read = 56766 
Write = 0 
L2_Alloc = 0 
L2_WB = 11096 
n_act = 27611 
n_pre = 27595 
n_ref = 0 
n_req = 59543 
total_req = 67862 

Dual Bus Interface Util: 
issued_total_row = 55206 
issued_total_col = 67862 
Row_Bus_Util =  0.054738 
CoL_Bus_Util = 0.067287 
Either_Row_CoL_Bus_Util = 0.114499 
Issued_on_Two_Bus_Simul_Util = 0.007527 
issued_two_Eff = 0.065736 
queue_avg = 1.140353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14035
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892102 n_act=28100 n_pre=28084 n_ref_event=0 n_req=59738 n_rd=56951 n_rd_L2_A=0 n_write=0 n_wr_bk=11148 bw_util=0.06752
n_activity=612510 dram_eff=0.1112
bk0: 3620a 954784i bk1: 3620a 955647i bk2: 3604a 954170i bk3: 3684a 952884i bk4: 3788a 951288i bk5: 3784a 949102i bk6: 3644a 952770i bk7: 3660a 950884i bk8: 3344a 953165i bk9: 3364a 951307i bk10: 3392a 949785i bk11: 3408a 951595i bk12: 3584a 948522i bk13: 3579a 949118i bk14: 3444a 955420i bk15: 3432a 953316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529613
Row_Buffer_Locality_read = 0.542695
Row_Buffer_Locality_write = 0.262289
Bank_Level_Parallism = 2.161762
Bank_Level_Parallism_Col = 1.788171
Bank_Level_Parallism_Ready = 1.400946
write_to_read_ratio_blp_rw_average = 0.088837
GrpLevelPara = 1.417076 

BW Util details:
bwutil = 0.067522 
total_CMD = 1008541 
util_bw = 68099 
Wasted_Col = 233940 
Wasted_Row = 143263 
Idle = 563239 

BW Util Bottlenecks: 
RCDc_limit = 267735 
RCDWRc_limit = 11333 
WTRc_limit = 20976 
RTWc_limit = 42748 
CCDLc_limit = 26456 
rwq = 0 
CCDLc_limit_alone = 21335 
WTRc_limit_alone = 18475 
RTWc_limit_alone = 40128 

Commands details: 
total_CMD = 1008541 
n_nop = 892102 
Read = 56951 
Write = 0 
L2_Alloc = 0 
L2_WB = 11148 
n_act = 28100 
n_pre = 28084 
n_ref = 0 
n_req = 59738 
total_req = 68099 

Dual Bus Interface Util: 
issued_total_row = 56184 
issued_total_col = 68099 
Row_Bus_Util =  0.055708 
CoL_Bus_Util = 0.067522 
Either_Row_CoL_Bus_Util = 0.115453 
Issued_on_Two_Bus_Simul_Util = 0.007778 
issued_two_Eff = 0.067366 
queue_avg = 0.944069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.944069
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=891197 n_act=28482 n_pre=28466 n_ref_event=0 n_req=59624 n_rd=56856 n_rd_L2_A=0 n_write=0 n_wr_bk=11072 bw_util=0.06735
n_activity=616045 dram_eff=0.1103
bk0: 3596a 958040i bk1: 3588a 955002i bk2: 3652a 952283i bk3: 3670a 952158i bk4: 3795a 950965i bk5: 3808a 951702i bk6: 3620a 953054i bk7: 3648a 952476i bk8: 3340a 947946i bk9: 3318a 950488i bk10: 3392a 949600i bk11: 3420a 949847i bk12: 3581a 951472i bk13: 3587a 947797i bk14: 3437a 952820i bk15: 3404a 951594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522306
Row_Buffer_Locality_read = 0.536109
Row_Buffer_Locality_write = 0.238801
Bank_Level_Parallism = 2.148867
Bank_Level_Parallism_Col = 1.764629
Bank_Level_Parallism_Ready = 1.365991
write_to_read_ratio_blp_rw_average = 0.091991
GrpLevelPara = 1.414235 

BW Util details:
bwutil = 0.067353 
total_CMD = 1008541 
util_bw = 67928 
Wasted_Col = 238445 
Wasted_Row = 144579 
Idle = 557589 

BW Util Bottlenecks: 
RCDc_limit = 272680 
RCDWRc_limit = 12289 
WTRc_limit = 20899 
RTWc_limit = 46817 
CCDLc_limit = 26930 
rwq = 0 
CCDLc_limit_alone = 21596 
WTRc_limit_alone = 18407 
RTWc_limit_alone = 43975 

Commands details: 
total_CMD = 1008541 
n_nop = 891197 
Read = 56856 
Write = 0 
L2_Alloc = 0 
L2_WB = 11072 
n_act = 28482 
n_pre = 28466 
n_ref = 0 
n_req = 59624 
total_req = 67928 

Dual Bus Interface Util: 
issued_total_row = 56948 
issued_total_col = 67928 
Row_Bus_Util =  0.056466 
CoL_Bus_Util = 0.067353 
Either_Row_CoL_Bus_Util = 0.116350 
Issued_on_Two_Bus_Simul_Util = 0.007468 
issued_two_Eff = 0.064187 
queue_avg = 0.905303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.905303
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892127 n_act=28129 n_pre=28113 n_ref_event=0 n_req=59385 n_rd=56637 n_rd_L2_A=0 n_write=0 n_wr_bk=10992 bw_util=0.06706
n_activity=613264 dram_eff=0.1103
bk0: 3540a 958240i bk1: 3592a 956900i bk2: 3708a 953570i bk3: 3686a 954305i bk4: 3780a 952209i bk5: 3756a 954467i bk6: 3648a 952394i bk7: 3648a 949815i bk8: 3316a 950104i bk9: 3312a 949113i bk10: 3360a 951951i bk11: 3384a 948705i bk12: 3520a 948117i bk13: 3543a 949415i bk14: 3452a 952788i bk15: 3392a 953430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526328
Row_Buffer_Locality_read = 0.539065
Row_Buffer_Locality_write = 0.263828
Bank_Level_Parallism = 2.143152
Bank_Level_Parallism_Col = 1.770511
Bank_Level_Parallism_Ready = 1.389315
write_to_read_ratio_blp_rw_average = 0.090099
GrpLevelPara = 1.409308 

BW Util details:
bwutil = 0.067056 
total_CMD = 1008541 
util_bw = 67629 
Wasted_Col = 236353 
Wasted_Row = 144198 
Idle = 560361 

BW Util Bottlenecks: 
RCDc_limit = 269388 
RCDWRc_limit = 11634 
WTRc_limit = 20677 
RTWc_limit = 43658 
CCDLc_limit = 26434 
rwq = 0 
CCDLc_limit_alone = 21244 
WTRc_limit_alone = 18172 
RTWc_limit_alone = 40973 

Commands details: 
total_CMD = 1008541 
n_nop = 892127 
Read = 56637 
Write = 0 
L2_Alloc = 0 
L2_WB = 10992 
n_act = 28129 
n_pre = 28113 
n_ref = 0 
n_req = 59385 
total_req = 67629 

Dual Bus Interface Util: 
issued_total_row = 56242 
issued_total_col = 67629 
Row_Bus_Util =  0.055766 
CoL_Bus_Util = 0.067056 
Either_Row_CoL_Bus_Util = 0.115428 
Issued_on_Two_Bus_Simul_Util = 0.007394 
issued_two_Eff = 0.064056 
queue_avg = 0.937897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937897
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893455 n_act=27637 n_pre=27621 n_ref_event=0 n_req=59237 n_rd=56521 n_rd_L2_A=0 n_write=0 n_wr_bk=10862 bw_util=0.06681
n_activity=606187 dram_eff=0.1112
bk0: 3583a 958131i bk1: 3604a 953249i bk2: 3596a 956324i bk3: 3668a 955859i bk4: 3784a 952332i bk5: 3760a 950139i bk6: 3633a 952386i bk7: 3611a 954727i bk8: 3354a 949892i bk9: 3357a 948923i bk10: 3360a 950486i bk11: 3357a 950709i bk12: 3541a 948200i bk13: 3497a 949241i bk14: 3392a 955586i bk15: 3424a 954556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533450
Row_Buffer_Locality_read = 0.546646
Row_Buffer_Locality_write = 0.258837
Bank_Level_Parallism = 2.177722
Bank_Level_Parallism_Col = 1.810403
Bank_Level_Parallism_Ready = 1.434887
write_to_read_ratio_blp_rw_average = 0.092449
GrpLevelPara = 1.423221 

BW Util details:
bwutil = 0.066812 
total_CMD = 1008541 
util_bw = 67383 
Wasted_Col = 230895 
Wasted_Row = 140324 
Idle = 569939 

BW Util Bottlenecks: 
RCDc_limit = 263965 
RCDWRc_limit = 11434 
WTRc_limit = 19525 
RTWc_limit = 46682 
CCDLc_limit = 26009 
rwq = 0 
CCDLc_limit_alone = 20946 
WTRc_limit_alone = 17257 
RTWc_limit_alone = 43887 

Commands details: 
total_CMD = 1008541 
n_nop = 893455 
Read = 56521 
Write = 0 
L2_Alloc = 0 
L2_WB = 10862 
n_act = 27637 
n_pre = 27621 
n_ref = 0 
n_req = 59237 
total_req = 67383 

Dual Bus Interface Util: 
issued_total_row = 55258 
issued_total_col = 67383 
Row_Bus_Util =  0.054790 
CoL_Bus_Util = 0.066812 
Either_Row_CoL_Bus_Util = 0.114111 
Issued_on_Two_Bus_Simul_Util = 0.007491 
issued_two_Eff = 0.065647 
queue_avg = 0.948230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.94823
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892224 n_act=28071 n_pre=28055 n_ref_event=0 n_req=59410 n_rd=56675 n_rd_L2_A=0 n_write=0 n_wr_bk=10937 bw_util=0.06704
n_activity=613237 dram_eff=0.1103
bk0: 3612a 953999i bk1: 3633a 953371i bk2: 3632a 955736i bk3: 3608a 956308i bk4: 3732a 954714i bk5: 3780a 949926i bk6: 3648a 951915i bk7: 3604a 954448i bk8: 3320a 951257i bk9: 3340a 949940i bk10: 3360a 951664i bk11: 3392a 951255i bk12: 3572a 948906i bk13: 3587a 950376i bk14: 3451a 955953i bk15: 3404a 954164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527504
Row_Buffer_Locality_read = 0.541332
Row_Buffer_Locality_write = 0.240951
Bank_Level_Parallism = 2.136003
Bank_Level_Parallism_Col = 1.749332
Bank_Level_Parallism_Ready = 1.345057
write_to_read_ratio_blp_rw_average = 0.091207
GrpLevelPara = 1.404485 

BW Util details:
bwutil = 0.067039 
total_CMD = 1008541 
util_bw = 67612 
Wasted_Col = 235551 
Wasted_Row = 142592 
Idle = 562786 

BW Util Bottlenecks: 
RCDc_limit = 268359 
RCDWRc_limit = 12065 
WTRc_limit = 19808 
RTWc_limit = 43963 
CCDLc_limit = 27031 
rwq = 0 
CCDLc_limit_alone = 22002 
WTRc_limit_alone = 17392 
RTWc_limit_alone = 41350 

Commands details: 
total_CMD = 1008541 
n_nop = 892224 
Read = 56675 
Write = 0 
L2_Alloc = 0 
L2_WB = 10937 
n_act = 28071 
n_pre = 28055 
n_ref = 0 
n_req = 59410 
total_req = 67612 

Dual Bus Interface Util: 
issued_total_row = 56126 
issued_total_col = 67612 
Row_Bus_Util =  0.055651 
CoL_Bus_Util = 0.067039 
Either_Row_CoL_Bus_Util = 0.115332 
Issued_on_Two_Bus_Simul_Util = 0.007358 
issued_two_Eff = 0.063800 
queue_avg = 0.859968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.859968
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=891863 n_act=28351 n_pre=28335 n_ref_event=0 n_req=59370 n_rd=56642 n_rd_L2_A=0 n_write=0 n_wr_bk=10912 bw_util=0.06698
n_activity=612436 dram_eff=0.1103
bk0: 3608a 954889i bk1: 3556a 955560i bk2: 3644a 956596i bk3: 3632a 953865i bk4: 3768a 948870i bk5: 3748a 952253i bk6: 3660a 951727i bk7: 3616a 947445i bk8: 3348a 950490i bk9: 3292a 953932i bk10: 3384a 950080i bk11: 3408a 951825i bk12: 3570a 946626i bk13: 3563a 951267i bk14: 3449a 950844i bk15: 3396a 954772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522469
Row_Buffer_Locality_read = 0.536863
Row_Buffer_Locality_write = 0.223607
Bank_Level_Parallism = 2.156039
Bank_Level_Parallism_Col = 1.772712
Bank_Level_Parallism_Ready = 1.359742
write_to_read_ratio_blp_rw_average = 0.092358
GrpLevelPara = 1.421934 

BW Util details:
bwutil = 0.066982 
total_CMD = 1008541 
util_bw = 67554 
Wasted_Col = 236084 
Wasted_Row = 143935 
Idle = 560968 

BW Util Bottlenecks: 
RCDc_limit = 271485 
RCDWRc_limit = 12193 
WTRc_limit = 19490 
RTWc_limit = 48444 
CCDLc_limit = 26749 
rwq = 0 
CCDLc_limit_alone = 21151 
WTRc_limit_alone = 17116 
RTWc_limit_alone = 45220 

Commands details: 
total_CMD = 1008541 
n_nop = 891863 
Read = 56642 
Write = 0 
L2_Alloc = 0 
L2_WB = 10912 
n_act = 28351 
n_pre = 28335 
n_ref = 0 
n_req = 59370 
total_req = 67554 

Dual Bus Interface Util: 
issued_total_row = 56686 
issued_total_col = 67554 
Row_Bus_Util =  0.056206 
CoL_Bus_Util = 0.066982 
Either_Row_CoL_Bus_Util = 0.115690 
Issued_on_Two_Bus_Simul_Util = 0.007498 
issued_two_Eff = 0.064811 
queue_avg = 0.884264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884264
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893034 n_act=27730 n_pre=27714 n_ref_event=0 n_req=59308 n_rd=56547 n_rd_L2_A=0 n_write=0 n_wr_bk=11044 bw_util=0.06702
n_activity=608881 dram_eff=0.111
bk0: 3552a 957079i bk1: 3561a 957275i bk2: 3620a 955950i bk3: 3696a 955517i bk4: 3792a 949865i bk5: 3800a 948794i bk6: 3672a 950075i bk7: 3576a 953184i bk8: 3331a 952650i bk9: 3336a 951659i bk10: 3369a 953865i bk11: 3364a 953848i bk12: 3480a 947196i bk13: 3540a 950347i bk14: 3450a 952983i bk15: 3408a 954456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532441
Row_Buffer_Locality_read = 0.545475
Row_Buffer_Locality_write = 0.265484
Bank_Level_Parallism = 2.145990
Bank_Level_Parallism_Col = 1.774818
Bank_Level_Parallism_Ready = 1.395837
write_to_read_ratio_blp_rw_average = 0.094470
GrpLevelPara = 1.407984 

BW Util details:
bwutil = 0.067019 
total_CMD = 1008541 
util_bw = 67591 
Wasted_Col = 233834 
Wasted_Row = 141830 
Idle = 565286 

BW Util Bottlenecks: 
RCDc_limit = 264859 
RCDWRc_limit = 11918 
WTRc_limit = 19844 
RTWc_limit = 45697 
CCDLc_limit = 26859 
rwq = 0 
CCDLc_limit_alone = 21677 
WTRc_limit_alone = 17486 
RTWc_limit_alone = 42873 

Commands details: 
total_CMD = 1008541 
n_nop = 893034 
Read = 56547 
Write = 0 
L2_Alloc = 0 
L2_WB = 11044 
n_act = 27730 
n_pre = 27714 
n_ref = 0 
n_req = 59308 
total_req = 67591 

Dual Bus Interface Util: 
issued_total_row = 55444 
issued_total_col = 67591 
Row_Bus_Util =  0.054974 
CoL_Bus_Util = 0.067019 
Either_Row_CoL_Bus_Util = 0.114529 
Issued_on_Two_Bus_Simul_Util = 0.007464 
issued_two_Eff = 0.065174 
queue_avg = 0.957521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957521
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893558 n_act=27400 n_pre=27384 n_ref_event=0 n_req=59477 n_rd=56707 n_rd_L2_A=0 n_write=0 n_wr_bk=11080 bw_util=0.06721
n_activity=605147 dram_eff=0.112
bk0: 3558a 956441i bk1: 3564a 956610i bk2: 3632a 956970i bk3: 3632a 953532i bk4: 3820a 950789i bk5: 3804a 950780i bk6: 3682a 951010i bk7: 3624a 948202i bk8: 3349a 951526i bk9: 3364a 950120i bk10: 3380a 951037i bk11: 3360a 951102i bk12: 3525a 951895i bk13: 3536a 947224i bk14: 3457a 953395i bk15: 3420a 952456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539318
Row_Buffer_Locality_read = 0.550814
Row_Buffer_Locality_write = 0.303971
Bank_Level_Parallism = 2.196484
Bank_Level_Parallism_Col = 1.857976
Bank_Level_Parallism_Ready = 1.512252
write_to_read_ratio_blp_rw_average = 0.088410
GrpLevelPara = 1.419870 

BW Util details:
bwutil = 0.067213 
total_CMD = 1008541 
util_bw = 67787 
Wasted_Col = 229282 
Wasted_Row = 141379 
Idle = 570093 

BW Util Bottlenecks: 
RCDc_limit = 262652 
RCDWRc_limit = 10510 
WTRc_limit = 18523 
RTWc_limit = 46595 
CCDLc_limit = 25922 
rwq = 0 
CCDLc_limit_alone = 20729 
WTRc_limit_alone = 16419 
RTWc_limit_alone = 43506 

Commands details: 
total_CMD = 1008541 
n_nop = 893558 
Read = 56707 
Write = 0 
L2_Alloc = 0 
L2_WB = 11080 
n_act = 27400 
n_pre = 27384 
n_ref = 0 
n_req = 59477 
total_req = 67787 

Dual Bus Interface Util: 
issued_total_row = 54784 
issued_total_col = 67787 
Row_Bus_Util =  0.054320 
CoL_Bus_Util = 0.067213 
Either_Row_CoL_Bus_Util = 0.114009 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.065992 
queue_avg = 1.199117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19912
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=893154 n_act=27603 n_pre=27587 n_ref_event=0 n_req=59505 n_rd=56759 n_rd_L2_A=0 n_write=0 n_wr_bk=10984 bw_util=0.06717
n_activity=611463 dram_eff=0.1108
bk0: 3556a 955741i bk1: 3596a 955718i bk2: 3656a 956168i bk3: 3656a 954156i bk4: 3732a 951011i bk5: 3788a 953591i bk6: 3680a 951764i bk7: 3608a 951702i bk8: 3326a 950858i bk9: 3328a 951324i bk10: 3448a 949242i bk11: 3404a 950348i bk12: 3556a 950541i bk13: 3576a 951363i bk14: 3469a 952274i bk15: 3380a 954282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536123
Row_Buffer_Locality_read = 0.549199
Row_Buffer_Locality_write = 0.265841
Bank_Level_Parallism = 2.165537
Bank_Level_Parallism_Col = 1.812254
Bank_Level_Parallism_Ready = 1.438245
write_to_read_ratio_blp_rw_average = 0.089905
GrpLevelPara = 1.418885 

BW Util details:
bwutil = 0.067169 
total_CMD = 1008541 
util_bw = 67743 
Wasted_Col = 231404 
Wasted_Row = 142350 
Idle = 567044 

BW Util Bottlenecks: 
RCDc_limit = 263839 
RCDWRc_limit = 10840 
WTRc_limit = 20084 
RTWc_limit = 44315 
CCDLc_limit = 26129 
rwq = 0 
CCDLc_limit_alone = 20763 
WTRc_limit_alone = 17661 
RTWc_limit_alone = 41372 

Commands details: 
total_CMD = 1008541 
n_nop = 893154 
Read = 56759 
Write = 0 
L2_Alloc = 0 
L2_WB = 10984 
n_act = 27603 
n_pre = 27587 
n_ref = 0 
n_req = 59505 
total_req = 67743 

Dual Bus Interface Util: 
issued_total_row = 55190 
issued_total_col = 67743 
Row_Bus_Util =  0.054723 
CoL_Bus_Util = 0.067169 
Either_Row_CoL_Bus_Util = 0.114410 
Issued_on_Two_Bus_Simul_Util = 0.007482 
issued_two_Eff = 0.065397 
queue_avg = 1.050148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05015
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892377 n_act=27964 n_pre=27948 n_ref_event=0 n_req=59537 n_rd=56774 n_rd_L2_A=0 n_write=0 n_wr_bk=11052 bw_util=0.06725
n_activity=609766 dram_eff=0.1112
bk0: 3604a 955323i bk1: 3584a 953906i bk2: 3676a 954367i bk3: 3668a 955521i bk4: 3772a 954368i bk5: 3780a 951760i bk6: 3632a 951603i bk7: 3608a 953102i bk8: 3336a 950562i bk9: 3336a 951136i bk10: 3388a 953073i bk11: 3428a 952327i bk12: 3588a 950956i bk13: 3554a 951844i bk14: 3440a 953522i bk15: 3380a 954273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530309
Row_Buffer_Locality_read = 0.544897
Row_Buffer_Locality_write = 0.230547
Bank_Level_Parallism = 2.141752
Bank_Level_Parallism_Col = 1.752655
Bank_Level_Parallism_Ready = 1.363710
write_to_read_ratio_blp_rw_average = 0.091463
GrpLevelPara = 1.410887 

BW Util details:
bwutil = 0.067252 
total_CMD = 1008541 
util_bw = 67826 
Wasted_Col = 233177 
Wasted_Row = 141882 
Idle = 565656 

BW Util Bottlenecks: 
RCDc_limit = 266191 
RCDWRc_limit = 12411 
WTRc_limit = 20395 
RTWc_limit = 42250 
CCDLc_limit = 26669 
rwq = 0 
CCDLc_limit_alone = 21500 
WTRc_limit_alone = 17827 
RTWc_limit_alone = 39649 

Commands details: 
total_CMD = 1008541 
n_nop = 892377 
Read = 56774 
Write = 0 
L2_Alloc = 0 
L2_WB = 11052 
n_act = 27964 
n_pre = 27948 
n_ref = 0 
n_req = 59537 
total_req = 67826 

Dual Bus Interface Util: 
issued_total_row = 55912 
issued_total_col = 67826 
Row_Bus_Util =  0.055438 
CoL_Bus_Util = 0.067252 
Either_Row_CoL_Bus_Util = 0.115180 
Issued_on_Two_Bus_Simul_Util = 0.007510 
issued_two_Eff = 0.065201 
queue_avg = 0.877909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877909
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008541 n_nop=892464 n_act=27976 n_pre=27960 n_ref_event=0 n_req=59074 n_rd=56350 n_rd_L2_A=0 n_write=0 n_wr_bk=10889 bw_util=0.06667
n_activity=611185 dram_eff=0.11
bk0: 3596a 956192i bk1: 3566a 957383i bk2: 3644a 955362i bk3: 3636a 953324i bk4: 3743a 954356i bk5: 3772a 953738i bk6: 3656a 949856i bk7: 3616a 952813i bk8: 3324a 951713i bk9: 3320a 952403i bk10: 3384a 952010i bk11: 3316a 954208i bk12: 3488a 951431i bk13: 3449a 951771i bk14: 3444a 956118i bk15: 3396a 953120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526424
Row_Buffer_Locality_read = 0.541437
Row_Buffer_Locality_write = 0.215859
Bank_Level_Parallism = 2.114959
Bank_Level_Parallism_Col = 1.724775
Bank_Level_Parallism_Ready = 1.319338
write_to_read_ratio_blp_rw_average = 0.096260
GrpLevelPara = 1.406152 

BW Util details:
bwutil = 0.066670 
total_CMD = 1008541 
util_bw = 67239 
Wasted_Col = 235522 
Wasted_Row = 141660 
Idle = 564120 

BW Util Bottlenecks: 
RCDc_limit = 268208 
RCDWRc_limit = 12835 
WTRc_limit = 21694 
RTWc_limit = 45157 
CCDLc_limit = 27149 
rwq = 0 
CCDLc_limit_alone = 21693 
WTRc_limit_alone = 18908 
RTWc_limit_alone = 42487 

Commands details: 
total_CMD = 1008541 
n_nop = 892464 
Read = 56350 
Write = 0 
L2_Alloc = 0 
L2_WB = 10889 
n_act = 27976 
n_pre = 27960 
n_ref = 0 
n_req = 59074 
total_req = 67239 

Dual Bus Interface Util: 
issued_total_row = 55936 
issued_total_col = 67239 
Row_Bus_Util =  0.055462 
CoL_Bus_Util = 0.066670 
Either_Row_CoL_Bus_Util = 0.115094 
Issued_on_Two_Bus_Simul_Util = 0.007038 
issued_two_Eff = 0.061149 
queue_avg = 0.740330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177221, Miss = 31612, Miss_rate = 0.178, Pending_hits = 127, Reservation_fails = 570
L2_cache_bank[1]: Access = 173296, Miss = 31678, Miss_rate = 0.183, Pending_hits = 155, Reservation_fails = 1703
L2_cache_bank[2]: Access = 179954, Miss = 31735, Miss_rate = 0.176, Pending_hits = 173, Reservation_fails = 1505
L2_cache_bank[3]: Access = 173222, Miss = 31782, Miss_rate = 0.183, Pending_hits = 179, Reservation_fails = 1567
L2_cache_bank[4]: Access = 174062, Miss = 31785, Miss_rate = 0.183, Pending_hits = 160, Reservation_fails = 1255
L2_cache_bank[5]: Access = 183887, Miss = 31686, Miss_rate = 0.172, Pending_hits = 161, Reservation_fails = 399
L2_cache_bank[6]: Access = 182075, Miss = 31612, Miss_rate = 0.174, Pending_hits = 182, Reservation_fails = 1766
L2_cache_bank[7]: Access = 173504, Miss = 31709, Miss_rate = 0.183, Pending_hits = 144, Reservation_fails = 1041
L2_cache_bank[8]: Access = 178497, Miss = 31704, Miss_rate = 0.178, Pending_hits = 178, Reservation_fails = 477
L2_cache_bank[9]: Access = 172661, Miss = 31705, Miss_rate = 0.184, Pending_hits = 154, Reservation_fails = 1470
L2_cache_bank[10]: Access = 177055, Miss = 31659, Miss_rate = 0.179, Pending_hits = 170, Reservation_fails = 582
L2_cache_bank[11]: Access = 173883, Miss = 31778, Miss_rate = 0.183, Pending_hits = 161, Reservation_fails = 2490
L2_cache_bank[12]: Access = 183680, Miss = 31644, Miss_rate = 0.172, Pending_hits = 143, Reservation_fails = 672
L2_cache_bank[13]: Access = 174072, Miss = 31649, Miss_rate = 0.182, Pending_hits = 127, Reservation_fails = 855
L2_cache_bank[14]: Access = 195836, Miss = 31744, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 91
L2_cache_bank[15]: Access = 169643, Miss = 31905, Miss_rate = 0.188, Pending_hits = 145, Reservation_fails = 112
L2_cache_bank[16]: Access = 180572, Miss = 31749, Miss_rate = 0.176, Pending_hits = 225, Reservation_fails = 2872
L2_cache_bank[17]: Access = 183014, Miss = 31800, Miss_rate = 0.174, Pending_hits = 160, Reservation_fails = 1044
L2_cache_bank[18]: Access = 179133, Miss = 31783, Miss_rate = 0.177, Pending_hits = 195, Reservation_fails = 2740
L2_cache_bank[19]: Access = 192659, Miss = 31989, Miss_rate = 0.166, Pending_hits = 217, Reservation_fails = 1086
L2_cache_bank[20]: Access = 170308, Miss = 31628, Miss_rate = 0.186, Pending_hits = 164, Reservation_fails = 1104
L2_cache_bank[21]: Access = 187325, Miss = 31891, Miss_rate = 0.170, Pending_hits = 244, Reservation_fails = 5249
L2_cache_bank[22]: Access = 177233, Miss = 31724, Miss_rate = 0.179, Pending_hits = 172, Reservation_fails = 1633
L2_cache_bank[23]: Access = 171984, Miss = 31550, Miss_rate = 0.183, Pending_hits = 162, Reservation_fails = 649
L2_cache_bank[24]: Access = 176627, Miss = 31645, Miss_rate = 0.179, Pending_hits = 185, Reservation_fails = 2405
L2_cache_bank[25]: Access = 174143, Miss = 31893, Miss_rate = 0.183, Pending_hits = 220, Reservation_fails = 3067
L2_cache_bank[26]: Access = 176251, Miss = 31800, Miss_rate = 0.180, Pending_hits = 189, Reservation_fails = 942
L2_cache_bank[27]: Access = 182256, Miss = 31843, Miss_rate = 0.175, Pending_hits = 217, Reservation_fails = 856
L2_cache_bank[28]: Access = 175244, Miss = 31745, Miss_rate = 0.181, Pending_hits = 150, Reservation_fails = 625
L2_cache_bank[29]: Access = 180512, Miss = 31779, Miss_rate = 0.176, Pending_hits = 140, Reservation_fails = 433
L2_cache_bank[30]: Access = 171172, Miss = 31696, Miss_rate = 0.185, Pending_hits = 161, Reservation_fails = 1075
L2_cache_bank[31]: Access = 175923, Miss = 31737, Miss_rate = 0.180, Pending_hits = 218, Reservation_fails = 2223
L2_cache_bank[32]: Access = 174269, Miss = 31591, Miss_rate = 0.181, Pending_hits = 128, Reservation_fails = 386
L2_cache_bank[33]: Access = 179623, Miss = 31698, Miss_rate = 0.176, Pending_hits = 157, Reservation_fails = 1836
L2_cache_bank[34]: Access = 173661, Miss = 31619, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 3925
L2_cache_bank[35]: Access = 176059, Miss = 31712, Miss_rate = 0.180, Pending_hits = 198, Reservation_fails = 2487
L2_cache_bank[36]: Access = 173963, Miss = 31707, Miss_rate = 0.182, Pending_hits = 202, Reservation_fails = 613
L2_cache_bank[37]: Access = 172640, Miss = 31491, Miss_rate = 0.182, Pending_hits = 180, Reservation_fails = 1661
L2_cache_bank[38]: Access = 175496, Miss = 31686, Miss_rate = 0.181, Pending_hits = 147, Reservation_fails = 877
L2_cache_bank[39]: Access = 179605, Miss = 31745, Miss_rate = 0.177, Pending_hits = 183, Reservation_fails = 1821
L2_cache_bank[40]: Access = 185456, Miss = 31827, Miss_rate = 0.172, Pending_hits = 169, Reservation_fails = 608
L2_cache_bank[41]: Access = 177869, Miss = 31704, Miss_rate = 0.178, Pending_hits = 140, Reservation_fails = 945
L2_cache_bank[42]: Access = 173601, Miss = 31779, Miss_rate = 0.183, Pending_hits = 131, Reservation_fails = 430
L2_cache_bank[43]: Access = 177863, Miss = 31712, Miss_rate = 0.178, Pending_hits = 193, Reservation_fails = 1411
L2_cache_bank[44]: Access = 174660, Miss = 31744, Miss_rate = 0.182, Pending_hits = 168, Reservation_fails = 2317
L2_cache_bank[45]: Access = 181805, Miss = 31686, Miss_rate = 0.174, Pending_hits = 111, Reservation_fails = 152
L2_cache_bank[46]: Access = 174496, Miss = 31671, Miss_rate = 0.181, Pending_hits = 159, Reservation_fails = 680
L2_cache_bank[47]: Access = 173339, Miss = 31515, Miss_rate = 0.182, Pending_hits = 146, Reservation_fails = 368
L2_total_cache_accesses = 8521309
L2_total_cache_misses = 1522526
L2_total_cache_miss_rate = 0.1787
L2_total_cache_pending_hits = 8117
L2_total_cache_reservation_fails = 65075
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6775882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 363715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 996805
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121476
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8144429
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 64193
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8521309
icnt_total_pkts_simt_to_mem=8519069
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.25713
	minimum = 5
	maximum = 27
Network latency average = 5.22333
	minimum = 5
	maximum = 27
Slowest packet = 16834644
Flit latency average = 5.22333
	minimum = 5
	maximum = 27
Slowest flit = 16834644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 2)
Accepted packet rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 2)
Injected flit rate average = 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 2)
Accepted flit rate average= 0.282271
	minimum = 0.257807 (at node 50)
	maximum = 0.318937 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32125 (9 samples)
	minimum = 5 (9 samples)
	maximum = 59.8889 (9 samples)
Network latency average = 5.21147 (9 samples)
	minimum = 5 (9 samples)
	maximum = 59.3333 (9 samples)
Flit latency average = 5.21147 (9 samples)
	minimum = 5 (9 samples)
	maximum = 59.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.208587 (9 samples)
	minimum = 0.187961 (9 samples)
	maximum = 0.24261 (9 samples)
Accepted packet rate average = 0.208587 (9 samples)
	minimum = 0.187961 (9 samples)
	maximum = 0.242909 (9 samples)
Injected flit rate average = 0.208587 (9 samples)
	minimum = 0.187961 (9 samples)
	maximum = 0.24261 (9 samples)
Accepted flit rate average = 0.208587 (9 samples)
	minimum = 0.187961 (9 samples)
	maximum = 0.242909 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 5 min, 55 sec (50755 sec)
gpgpu_simulation_rate = 2612 (inst/sec)
gpgpu_simulation_rate = 28 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 344674
gpu_sim_insn = 24252248
gpu_ipc =      70.3629
gpu_tot_sim_cycle = 1768499
gpu_tot_sim_insn = 156860063
gpu_tot_ipc =      88.6967
gpu_tot_issued_cta = 11690
gpu_occupancy = 76.8675% 
gpu_tot_occupancy = 76.9432% 
max_total_param_size = 0
gpu_stall_dramfull = 12946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7989
partiton_level_parallism_total  =       5.9473
partiton_level_parallism_util =       7.4385
partiton_level_parallism_util_total  =       7.6002
L2_BW  =     222.6761 GB/Sec
L2_BW_total  =     228.4247 GB/Sec
gpu_total_sim_rate=2589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6489872
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 316246, Miss = 49505, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 316123, Miss = 50069, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 317585, Miss = 49759, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 321620, Miss = 49077, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 324053, Miss = 49361, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 318877, Miss = 49139, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 314441, Miss = 49331, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 321333, Miss = 49583, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 325077, Miss = 50415, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 313432, Miss = 49538, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 316644, Miss = 51052, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 315613, Miss = 49900, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 324805, Miss = 50711, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 325650, Miss = 50851, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 315555, Miss = 49445, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 318378, Miss = 50257, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 316321, Miss = 50063, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 312351, Miss = 49130, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 314031, Miss = 50292, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 316853, Miss = 50725, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 318726, Miss = 51089, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 318224, Miss = 50941, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 320474, Miss = 51090, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 312382, Miss = 49132, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 317447, Miss = 49967, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 318189, Miss = 50527, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 311507, Miss = 49218, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 318530, Miss = 50313, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 315443, Miss = 48951, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 313271, Miss = 48850, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 318679, Miss = 49266, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 318220, Miss = 50171, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 312229, Miss = 49282, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 326484, Miss = 50526, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 313835, Miss = 49209, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 313625, Miss = 48935, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 321915, Miss = 50343, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 317487, Miss = 49234, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 333882, Miss = 50405, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 327994, Miss = 50197, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12733531
	L1D_total_cache_misses = 1995849
	L1D_total_cache_miss_rate = 0.1567
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 420840
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2c78e338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2c78e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10588146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 935329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836216
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 415720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6469205
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12359691
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 420840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6489872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3086, 3814, 3534, 4514, 3030, 4150, 3646, 4318, 2246, 3058, 2554, 3086, 3170, 3002, 3086, 3198, 2620, 3178, 3068, 3012, 3376, 3320, 3040, 3068, 2775, 2299, 2467, 2609, 2497, 2355, 2635, 2430, 2260, 2204, 2176, 2288, 2251, 2092, 1954, 2288, 1779, 1725, 1837, 1585, 1583, 2257, 1921, 1725, 1567, 1632, 1434, 1408, 1511, 1350, 1602, 1490, 1181, 1218, 1104, 1358, 1125, 1104, 1160, 1104, 
gpgpu_n_tot_thrd_icount = 398063168
gpgpu_n_tot_w_icount = 12439474
gpgpu_n_stall_shd_mem = 405422434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10143144
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33517213
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13466880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:384736649	W0_Idle:14048273	W0_Scoreboard:21505792	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118804	W28:90475	W29:79025	W30:61520	W31:32520	W32:2787055
single_issue_nums: WS0:3096853	WS1:3113413	WS2:3099739	WS3:3129469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14052872 {8:1756609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70264360 {40:1756609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2302 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 83 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 7 
mrq_lat_table:716937 	410021 	23081 	33342 	261876 	178630 	82630 	51399 	22457 	2903 	163 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8799518 	1679456 	36896 	1268 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5857251 	4353479 	294322 	10294 	1006 	865 	525 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9674904 	822601 	17445 	2123 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3462 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        19        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        32        32        24        31        17        44        59 
dram[2]:        64        64        64        64        58        57        22        27        17        21        32        26        40        40        23        39 
dram[3]:        64        64        64        64        64        58        27        28        28        32        22        17        18        28        25        29 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        20        21        24        22        15        23        25        29 
dram[6]:        64        64        64        64        52        53        28        28        20        24        19        16        44        36        37        25 
dram[7]:        64        64        64        64        64        60        32        25        21        20        24        20        33        38        41        26 
dram[8]:        64        64        64        64        64        64        29        29        16        38        24        26        27        42        41        45 
dram[9]:        64        64        64        64        64        61        32        45        19        19        21        25        14        28        25        30 
dram[10]:        64        64        64        64        61        53        24        19        19        19        33        28        44        36        32        30 
dram[11]:        64        64        64        64        60        60        24        33        24        21        20        24        26        16        30        30 
dram[12]:        64        64        64        64        64        64        40        33        16        25        26        20        25        35        50        16 
dram[13]:        64        64        64        64        64        61        29        36        22        40        22        28        19        32        62        24 
dram[14]:        64        64        64        64        58        64        21        27        23        36        24        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        32        34        16        17        17        17        31        23        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        23        22        19        24        27        48        35 
dram[17]:        64        64        64        64        62        64        32        45        21        21        26        25        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        18        35        28        17        36        40        27        40 
dram[19]:        64        64        64        64        60        61        25        28        24        28        29        24        23        22        34        18 
dram[20]:        64        64        64        64        64        64        38        43        21        31        25        24        26        34        25        32 
dram[21]:        64        64        64        64        64        64        32        32        23        33        27        24        17        25        41        45 
dram[22]:        64        64        64        64        57        58        23        27        20        22        33        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        20        21        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     13364     10514     27393     13085      9729     10632      8465     10557     12360     33602     16503     11129     68515 
dram[1]:     10007     15061     17705      9099     11096     10374      7192      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     13707     11133     30052     13010      8848     18535     16068      9698      8452     11301     10433     11793     10826     19404     13573     12649 
dram[3]:     12888     12975      7460     18388     11317     15753      8241      7878     10762     15659      7949     11738      9157     11973      6796      9360 
dram[4]:      8456     15278     13208     12907     20193      8902      7743     10186     12300     12648     10265     22141      8678     21743     16234     18360 
dram[5]:      7751     11287      7199      7681      9659      8076      9422     14856      6793     14976      9375     10159     11188     12747      9490     13350 
dram[6]:      7407     18879      9021     12082      8904      7168      7567     11799     15006     10821      6165      8735     13170     34595     11620     12600 
dram[7]:     15261     17231      6287      9070     12094     22334     11160      7990     52140      8928      9264     10903      9076      8796     12727     10465 
dram[8]:     11108     36067      5746      7894     12439     15311     16063      9720     12769     27401      7196      8391     19810     13519     13313     14241 
dram[9]:     15305     41755      7332     12895     10246      8325     12029      9051     15226     12608      9209     13666      7771      9946     13851     14137 
dram[10]:     11171     88541     12998     19566      9102      9883      5267     10683     11063      9517      7764     14973      8040      7673     11198     10742 
dram[11]:     12360     89544      9712     19920     11621      9275      7320     12095     13632      8969      6569      6768     54049     10530     13011      9451 
dram[12]:     15535     11682      7136     15373     11711     10934      7500     10252     17107      7484     10918      6586      9038     20092     16688     10556 
dram[13]:     11197     25322     13125      8171      8031      9490      9636     10725     12721     17020      7991      7914     10800     16721     18727     12834 
dram[14]:     17847     16675     17195      8879     10608      8376      7757      9440     10175     11280     10252      7662     10074     19543     15112     12378 
dram[15]:     13136     10834     12174      6638      8668     11366     11880     10213     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702     10136      8490     11943     11857      9613     10145      7545      7949     11574      8167     28923      7985     15888     23658 
dram[17]:     17090     17108      7149      8667     13770      6928      8102     13298      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     50093     32770      7946      8892     11196      7963      9716      7987      6480     15768      9955      7608     10649     32016     11125     30933 
dram[19]:     13947     14772     32596      8820     15626     11671      8412     13203     13026     25146     10604     10996      5813      8228     11311     14160 
dram[20]:     35601     10235      8819      6989      6516     11829     20919      9418     47753     10673     11675     10568     18807      8691     13253      9385 
dram[21]:     14650      8773     28212     22822      9305     11766      7412      8334     12703     12321      9121      9709      5184      8871     16433     12405 
dram[22]:     29867     10454      5894     10759     12230     10889     18191     12516     11422      9453     12734     18667     35437      9034      9328     10711 
dram[23]:     11659     16599     14115     12900      8652      6961      7437     12639     14999     11842      9960     13544      6973      7481     32825     15238 
average row accesses per activate:
dram[0]:  2.281592  2.313843  2.242120  2.398888  2.377286  2.369157  2.267290  2.206976  2.047376  1.880222  1.948253  2.002685  2.163217  1.931136  2.036117  2.170580 
dram[1]:  2.274655  2.234405  2.280872  2.250485  2.343453  2.362899  2.157338  2.170367  2.138902  1.919791  1.944640  1.975000  2.138399  1.956035  2.146919  2.140818 
dram[2]:  2.119818  2.194951  2.235795  2.160411  2.228997  2.210550  2.123581  2.072751  1.971530  1.798292  1.974768  2.017647  2.111310  1.940050  1.990313  2.136732 
dram[3]:  2.246985  2.221422  2.151136  2.249412  2.189846  2.266730  2.076890  2.126866  2.031974  1.959339  1.961573  1.941743  2.068131  1.926391  1.988058  2.081793 
dram[4]:  2.167742  2.287968  2.380102  2.313418  2.441918  2.274619  2.202181  2.168258  2.033088  2.016364  1.984305  1.980829  2.158088  1.953814  2.094243  2.134060 
dram[5]:  2.290386  2.250847  2.208786  2.188802  2.260493  2.304489  2.243948  2.207228  2.004552  2.029520  1.982690  2.021410  1.962994  2.102114  2.068411  2.088961 
dram[6]:  2.228053  2.291542  2.247511  2.303015  2.290323  2.230248  2.094654  2.025316  1.916376  2.000000  1.934370  1.986173  2.105002  2.049015  2.130682  1.957660 
dram[7]:  2.226711  2.257752  2.128043  2.148594  2.188189  2.295423  2.234339  2.142477  2.059736  2.082192  2.003668  1.957344  2.137237  2.102401  2.156489  2.226912 
dram[8]:  2.307692  2.283465  2.255370  2.282609  2.400774  2.226012  2.415047  2.031381  2.019599  2.036305  2.022894  1.973708  2.066607  1.975476  2.139780  2.106244 
dram[9]:  2.200855  2.285714  2.196759  2.364360  2.316846  2.292526  2.240317  2.063721  2.114039  1.975817  2.001345  2.072644  1.997874  2.077945  2.205166  2.082565 
dram[10]:  2.275896  2.490586  2.219340  2.331566  2.182540  2.239857  2.045746  2.187926  1.958371  1.895806  2.016231  2.052632  2.167356  2.070423  2.005762  2.165468 
dram[11]:  2.279800  2.247296  2.130888  2.404092  2.175523  2.237986  2.098191  2.214949  2.095193  1.952742  1.953242  1.889830  1.974196  1.872601  2.079667  2.047641 
dram[12]:  2.447313  2.348485  2.246066  2.307988  2.332547  2.364069  2.154751  2.138792  1.941202  2.017800  2.000452  1.919589  2.102366  2.139322  2.110173  2.093706 
dram[13]:  2.253961  2.254197  2.225929  2.230483  2.232464  2.210080  2.234884  2.169431  2.085890  2.062181  1.936097  2.017489  1.949959  2.017972  2.151052  2.010309 
dram[14]:  2.388519  2.155814  2.085526  2.201658  2.267914  2.287088  2.233146  2.225300  1.844482  1.901476  1.872127  1.988551  2.149886  1.997463  1.976673  1.953745 
dram[15]:  2.284074  2.227534  2.280867  2.301633  2.314166  2.400978  2.237785  2.153709  1.897747  1.829778  2.019099  1.924138  1.945470  2.047891  2.036954  1.989199 
dram[16]:  2.342771  2.149103  2.327844  2.370775  2.329412  2.249428  2.223978  2.288461  1.957597  1.935836  2.000000  1.951542  1.980924  2.022827  2.159257  2.134321 
dram[17]:  2.171138  2.145786  2.315815  2.290544  2.304060  2.211470  2.180417  2.274247  1.909843  1.934534  2.009520  2.013964  2.002130  2.061982  2.122411  1.995506 
dram[18]:  2.176142  2.181904  2.345067  2.249523  2.136049  2.265987  2.210526  2.005875  1.945446  2.043335  1.961725  2.039819  1.935364  2.086261  1.972890  2.022831 
dram[19]:  2.208855  2.219759  2.308108  2.436932  2.245590  2.185576  2.219178  2.238841  2.009585  1.982906  2.079795  2.073728  1.852121  2.047891  2.065446  2.025489 
dram[20]:  2.232637  2.280138  2.444214  2.219604  2.340824  2.314299  2.313390  2.068505  2.095170  2.003157  2.069109  1.972420  2.184941  2.035824  2.169386  2.041610 
dram[21]:  2.176080  2.297631  2.402532  2.227166  2.285110  2.386091  2.274684  2.189798  1.966458  2.015117  1.997365  1.998221  2.066637  2.147421  2.097460  2.070588 
dram[22]:  2.158356  2.112324  2.288581  2.311229  2.409756  2.224719  2.159603  2.238946  1.909209  1.944812  2.061290  2.015145  2.076010  2.105713  2.007137  2.028585 
dram[23]:  2.199151  2.225651  2.284129  2.180851  2.313596  2.259835  2.119246  2.210916  1.949378  1.990930  2.021739  1.992259  2.025121  1.991240  2.174964  1.935343 
average row locality = 1783440/837931 = 2.128385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4439      4472      4524      4564      4720      4701      4594      4552      4172      4174      4168      4237      4368      4336      4313      4329 
dram[1]:      4460      4549      4536      4478      4720      4732      4628      4536      4164      4164      4192      4264      4488      4477      4328      4304 
dram[2]:      4492      4524      4547      4636      4716      4657      4603      4556      4192      4184      4221      4224      4465      4425      4321      4292 
dram[3]:      4496      4468      4480      4592      4736      4616      4580      4584      4148      4148      4152      4201      4381      4368      4300      4308 
dram[4]:      4532      4480      4500      4548      4720      4704      4588      4520      4184      4196      4185      4203      4456      4372      4311      4309 
dram[5]:      4466      4487      4509      4552      4733      4752      4568      4564      4164      4160      4232      4292      4480      4440      4308      4292 
dram[6]:      4504      4453      4560      4556      4744      4720      4536      4544      4164      4120      4240      4220      4437      4449      4305      4292 
dram[7]:      4516      4496      4544      4620      4740      4740      4564      4568      4144      4168      4136      4214      4432      4401      4320      4292 
dram[8]:      4489      4480      4548      4549      4736      4684      4590      4589      4191      4193      4184      4189      4419      4433      4280      4320 
dram[9]:      4476      4544      4564      4568      4740      4769      4553      4592      4172      4172      4228      4276      4463      4457      4323      4316 
dram[10]:      4425      4472      4532      4639      4729      4788      4540      4560      4140      4147      4232      4252      4474      4467      4324      4316 
dram[11]:      4423      4426      4532      4528      4764      4680      4612      4521      4162      4144      4188      4220      4427      4352      4296      4280 
dram[12]:      4485      4488      4536      4603      4724      4748      4522      4615      4184      4182      4188      4248      4381      4432      4305      4297 
dram[13]:      4524      4528      4504      4608      4740      4732      4556      4576      4180      4204      4244      4260      4477      4477      4304      4292 
dram[14]:      4496      4476      4572      4594      4744      4764      4528      4560      4172      4146      4240      4276      4479      4484      4297      4253 
dram[15]:      4428      4496      4640      4602      4728      4696      4560      4560      4144      4140      4200      4228      4405      4425      4321      4240 
dram[16]:      4476      4504      4500      4584      4729      4700      4541      4515      4192      4200      4200      4197      4432      4373      4240      4276 
dram[17]:      4524      4536      4540      4508      4672      4716      4560      4507      4148      4168      4200      4236      4460      4483      4312      4256 
dram[18]:      4504      4453      4552      4540      4712      4680      4576      4520      4184      4112      4224      4268      4461      4455      4314      4248 
dram[19]:      4440      4453      4525      4632      4740      4744      4592      4468      4163      4168      4217      4204      4352      4421      4315      4264 
dram[20]:      4446      4460      4536      4536      4768      4756      4602      4537      4186      4201      4222      4201      4409      4420      4321      4276 
dram[21]:      4436      4492      4564      4572      4660      4748      4596      4508      4158      4164      4308      4256      4448      4469      4338      4224 
dram[22]:      4508      4484      4600      4589      4720      4728      4536      4504      4176      4168      4236      4284      4485      4446      4304      4224 
dram[23]:      4496      4460      4556      4540      4675      4720      4572      4520      4152      4152      4228      4144      4361      4317      4304      4248 
total dram reads = 1700800
bank skew: 4788/4112 = 1.16
chip skew: 71213/70445 = 1.01
number of total write accesses:
dram[0]:       147       158       171       181       220       215       258       257       236       237       237       239       231       235       197       201 
dram[1]:       153       179       174       158       220       223       267       254       240       240       234       239       240       239       202       196 
dram[2]:       161       171       175       199       219       204       260       259       240       238       240       235       239       235       199       193 
dram[3]:       162       157       160       188       224       194       255       261       237       237       238       232       233       238       195       197 
dram[4]:       172       160       165       176       220       216       259       248       240       240       240       240       240       239       200       196 
dram[5]:       156       161       167       178       222       228       252       261       240       240       235       240       241       233       197       193 
dram[6]:       166       153       180       179       226       220       244       256       236       230       240       233       234       233       195       193 
dram[7]:       169       164       176       195       225       225       251       259       235       240       234       237       240       239       200       193 
dram[8]:       161       160       177       176       224       211       257       266       240       238       234       240       235       239       190       200 
dram[9]:       159       176       181       182       225       231       248       266       240       240       235       232       236       235       202       199 
dram[10]:       145       158       173       199       221       236       245       260       235       238       240       233       240       237       201       199 
dram[11]:       148       145       173       172       231       210       260       250       240       236       240       240       240       234       194       190 
dram[12]:       160       162       174       193       221       226       240       270       240       239       237       240       240       236       196       194 
dram[13]:       171       172       166       192       225       223       249       264       240       240       240       239       238       239       196       193 
dram[14]:       164       159       183       188       225       231       242       260       240       235       240       240       240       240       194       182 
dram[15]:       147       164       200       190       222       214       249       260       236       235       240       236       233       236       199       180 
dram[16]:       158       166       165       186       221       215       245       245       240       235       240       233       241       235       180       189 
dram[17]:       170       174       175       167       208       220       250       253       237       235       233       235       239       241       196       184 
dram[18]:       166       153       178       175       218       210       254       260       238       226       235       240       240       237       198       182 
dram[19]:       150       153       172       198       225       226       268       247       240       240       240       240       232       240       198       186 
dram[20]:       151       155       174       174       232       229       270       264       239       240       239       233       234       240       200       189 
dram[21]:       149       163       181       183       205       227       265       257       239       235       240       236       235       236       203       176 
dram[22]:       167       161       190       186       220       222       254       256       240       237       237       240       240       235       196       176 
dram[23]:       164       156       179       175       209       220       262       260       238       238       236       231       234       229       196       182 
total dram writes = 82640
bank skew: 270/145 = 1.86
chip skew: 3487/3394 = 1.03
average mf latency per bank:
dram[0]:       1360      1395      1134      1185      1032      1010       864       895       813       716       715       677       655       652      1183      1082
dram[1]:       1559      1449      1253      1179       982       935       826       870       812       743       707       680       624       627      1098      1153
dram[2]:       1356      1487      1140      1165       918      1114       899       886       830       822       715       738       623       650      1127      1110
dram[3]:       1459      1458      1316      1115       985      1031       799       865       741       741       649       686       617       652      1361      1072
dram[4]:       1354      1339      1277      1243       955       973       913       836       752       745       717       719       624       629      1230      1156
dram[5]:       1671      1354      1171      1187       908       996       912       870       720       714       686       688       612       624      1078      1193
dram[6]:       1369      1538      1307      1162      1057       986       827       815       841       738       647       667       623       619      1332      1126
dram[7]:       1441      1417      1290      1232       997       937      1010       808       765       728       667       654       600       619      1709      1045
dram[8]:       1549      1537      1138      1141       995      1016       809       901       796       827       708       673       639       648      1314      1246
dram[9]:       1571      1388      1153      1355      1019       969       850       945       812       761       692       700       610       621      1148      1591
dram[10]:       1252      1501      1134      1348      1135       938       870       877       754       774       671       688       629       641      1086      1440
dram[11]:       1443      1458      1212      1185       992      1015       872       831       758       742       728       653       621       578      1137      1144
dram[12]:       1296      1497      1207      1154      1011       981       861       875       758       792       673       723       661       640      1355      1150
dram[13]:       1419      1488      1233      1094       999      1103       837       840       737       714       690       674       601       613      1208      1382
dram[14]:       1426      1385      1080      1179       962       949       830       853       764       811       673       703       635       622      1307      1392
dram[15]:       1338      1347      1133      1286       922       995       883       858       781       783       674       690       640       634      1188      1134
dram[16]:       1452      1356      1146      1225       935      1006       866       822       794       800       681       641       615       636      1212      1426
dram[17]:       1409      1399      1170      1103       995      1045       859       859       763       814       680       693       611       600      1174      1233
dram[18]:       1403      1439      1179      1105      1013      1038       867       781       753       797       686       668       606       649      1106      1161
dram[19]:       1362      1568      1148      1158       978      1051       936       838       821       756       687       714       628       606      1142      1201
dram[20]:       1633      1568      1187      1229      1045       968       889       847       775       785       735       707       664       631      1240      1153
dram[21]:       1302      1377      1117      1192      1081       996       866       860       767       770       682       675       599       654      1231      1319
dram[22]:       1378      1529      1187      1398       963       950       883       829       763       698       685       664       623       614      1177      1258
dram[23]:       1300      1414      1223      1222      1130       975       848       863       747       768       665       670       604       584      1104      1131
maximum mf latency per bank:
dram[0]:        924       850       755       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       989       994      2014      2175       843      1023      1176       839       950      1073       967       846       858      1060
dram[2]:        777       958       867       930       839       723       843       731       720       658       654       707       734       953       668       766
dram[3]:        655       659       740      1237       747       743       746       878       976       727       650      1160      1151       860       708       746
dram[4]:        851      1024      1026       981      1358      1275       896      1014       969      1048       854      1024      1993      1176       830       852
dram[5]:       1248       738       820      1058       897      1078       869      1090       794      1081       977      1283       914       921       851       957
dram[6]:        756       675      1478       703       809       823      1002       914       699       763       914       685       788       726       842       752
dram[7]:        799       910       865      1011      1148       980       748      1005       956       810       639       866      1260      1938       847       901
dram[8]:        873       942      1248       758      1363      1104       982       783      1158       846      1050       765      1314      1275       748       799
dram[9]:        869       986      1012      1059      1260       833       917      1020       878      1038      1026       950       926      1089      1289       846
dram[10]:        724       904       994      1252       966      1162       927      1475       778      1410       798      1144       958      1322      1009      1202
dram[11]:        679       724       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1555      1802      1362      1220      1043      1647      1004      1092      1598      1277       762      1206
dram[13]:        829       881       815      1198      1037      1129       937       895       767       857       814      1061       965       858       838       809
dram[14]:        840       745       833      1523       982      1060       838       914       727       837       677       848       926      1069       674       961
dram[15]:        904       849      1200      1114      1083       985      1040      1437      1077       709       826       956      1632      1376       900       982
dram[16]:        875       999       916      1037       895      1567      1015      1063      1040       935       867       887      1132      2302       796      1103
dram[17]:        940      1285       920      1002       870      1394       987      1156       874      1074       769      1230       948      1028       782       800
dram[18]:        967       806       888       936       828       873      1033       719       725       753       914       774       863       709       769       805
dram[19]:        838       889       874      1739      1021       918      1005       986       765       854       767      1029      1656      1377       797       929
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532      1076      1350      1014      1459      2141      1362      1144
dram[21]:        815      1040      1266       976       974       961       855       896       865       910      1423       913       878      1026       746       902
dram[22]:        869       858      1395      1029       767       879       846       942       856       743       776       959       873       755       827       806
dram[23]:        725       691       883       851       868       849       928       659       693       747       725       666      1118       853       762       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108665 n_act=34346 n_pre=34330 n_ref_event=0 n_req=74083 n_rd=70663 n_rd_L2_A=0 n_write=0 n_wr_bk=13680 bw_util=0.06733
n_activity=761616 dram_eff=0.1107
bk0: 4439a 1190176i bk1: 4472a 1190411i bk2: 4524a 1187558i bk3: 4564a 1188023i bk4: 4720a 1185185i bk5: 4701a 1184089i bk6: 4594a 1183701i bk7: 4552a 1182466i bk8: 4172a 1182079i bk9: 4174a 1178312i bk10: 4168a 1181186i bk11: 4237a 1182048i bk12: 4368a 1183821i bk13: 4336a 1177718i bk14: 4313a 1183582i bk15: 4329a 1186912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536398
Row_Buffer_Locality_read = 0.550062
Row_Buffer_Locality_write = 0.254094
Bank_Level_Parallism = 2.124548
Bank_Level_Parallism_Col = 1.755640
Bank_Level_Parallism_Ready = 1.379202
write_to_read_ratio_blp_rw_average = 0.095514
GrpLevelPara = 1.406776 

BW Util details:
bwutil = 0.067330 
total_CMD = 1252685 
util_bw = 84343 
Wasted_Col = 289825 
Wasted_Row = 176432 
Idle = 702085 

BW Util Bottlenecks: 
RCDc_limit = 329029 
RCDWRc_limit = 14992 
WTRc_limit = 24766 
RTWc_limit = 55076 
CCDLc_limit = 32852 
rwq = 0 
CCDLc_limit_alone = 26514 
WTRc_limit_alone = 21879 
RTWc_limit_alone = 51625 

Commands details: 
total_CMD = 1252685 
n_nop = 1108665 
Read = 70663 
Write = 0 
L2_Alloc = 0 
L2_WB = 13680 
n_act = 34346 
n_pre = 34330 
n_ref = 0 
n_req = 74083 
total_req = 84343 

Dual Bus Interface Util: 
issued_total_row = 68676 
issued_total_col = 84343 
Row_Bus_Util =  0.054823 
CoL_Bus_Util = 0.067330 
Either_Row_CoL_Bus_Util = 0.114969 
Issued_on_Two_Bus_Simul_Util = 0.007184 
issued_two_Eff = 0.062484 
queue_avg = 0.880689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107842 n_act=34693 n_pre=34677 n_ref_event=0 n_req=74478 n_rd=71020 n_rd_L2_A=0 n_write=0 n_wr_bk=13832 bw_util=0.06774
n_activity=763866 dram_eff=0.1111
bk0: 4460a 1188270i bk1: 4549a 1184244i bk2: 4536a 1185743i bk3: 4478a 1186189i bk4: 4720a 1182548i bk5: 4732a 1181808i bk6: 4628a 1179305i bk7: 4536a 1180620i bk8: 4164a 1183539i bk9: 4164a 1179229i bk10: 4192a 1180071i bk11: 4264a 1179426i bk12: 4488a 1181593i bk13: 4477a 1176407i bk14: 4328a 1185819i bk15: 4304a 1185126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534185
Row_Buffer_Locality_read = 0.545494
Row_Buffer_Locality_write = 0.301909
Bank_Level_Parallism = 2.152130
Bank_Level_Parallism_Col = 1.796063
Bank_Level_Parallism_Ready = 1.442370
write_to_read_ratio_blp_rw_average = 0.090024
GrpLevelPara = 1.410112 

BW Util details:
bwutil = 0.067736 
total_CMD = 1252685 
util_bw = 84852 
Wasted_Col = 291835 
Wasted_Row = 179739 
Idle = 696259 

BW Util Bottlenecks: 
RCDc_limit = 332707 
RCDWRc_limit = 13671 
WTRc_limit = 23652 
RTWc_limit = 52642 
CCDLc_limit = 32591 
rwq = 0 
CCDLc_limit_alone = 26515 
WTRc_limit_alone = 20935 
RTWc_limit_alone = 49283 

Commands details: 
total_CMD = 1252685 
n_nop = 1107842 
Read = 71020 
Write = 0 
L2_Alloc = 0 
L2_WB = 13832 
n_act = 34693 
n_pre = 34677 
n_ref = 0 
n_req = 74478 
total_req = 84852 

Dual Bus Interface Util: 
issued_total_row = 69370 
issued_total_col = 84852 
Row_Bus_Util =  0.055377 
CoL_Bus_Util = 0.067736 
Either_Row_CoL_Bus_Util = 0.115626 
Issued_on_Two_Bus_Simul_Util = 0.007487 
issued_two_Eff = 0.064753 
queue_avg = 1.002788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1105671 n_act=35886 n_pre=35870 n_ref_event=0 n_req=74522 n_rd=71055 n_rd_L2_A=0 n_write=0 n_wr_bk=13868 bw_util=0.06779
n_activity=768519 dram_eff=0.1105
bk0: 4492a 1184281i bk1: 4524a 1183955i bk2: 4547a 1184756i bk3: 4636a 1180218i bk4: 4716a 1180973i bk5: 4657a 1181154i bk6: 4603a 1178316i bk7: 4556a 1178502i bk8: 4192a 1179774i bk9: 4184a 1177106i bk10: 4221a 1181766i bk11: 4224a 1182036i bk12: 4465a 1180484i bk13: 4425a 1177515i bk14: 4321a 1182818i bk15: 4292a 1186585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518451
Row_Buffer_Locality_read = 0.533305
Row_Buffer_Locality_write = 0.214018
Bank_Level_Parallism = 2.164045
Bank_Level_Parallism_Col = 1.763938
Bank_Level_Parallism_Ready = 1.364931
write_to_read_ratio_blp_rw_average = 0.093034
GrpLevelPara = 1.419232 

BW Util details:
bwutil = 0.067793 
total_CMD = 1252685 
util_bw = 84923 
Wasted_Col = 297977 
Wasted_Row = 179585 
Idle = 690200 

BW Util Bottlenecks: 
RCDc_limit = 342502 
RCDWRc_limit = 15728 
WTRc_limit = 26610 
RTWc_limit = 58367 
CCDLc_limit = 33416 
rwq = 0 
CCDLc_limit_alone = 26624 
WTRc_limit_alone = 23323 
RTWc_limit_alone = 54862 

Commands details: 
total_CMD = 1252685 
n_nop = 1105671 
Read = 71055 
Write = 0 
L2_Alloc = 0 
L2_WB = 13868 
n_act = 35886 
n_pre = 35870 
n_ref = 0 
n_req = 74522 
total_req = 84923 

Dual Bus Interface Util: 
issued_total_row = 71756 
issued_total_col = 84923 
Row_Bus_Util =  0.057282 
CoL_Bus_Util = 0.067793 
Either_Row_CoL_Bus_Util = 0.117359 
Issued_on_Two_Bus_Simul_Util = 0.007715 
issued_two_Eff = 0.065742 
queue_avg = 0.847136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1106807 n_act=35394 n_pre=35378 n_ref_event=0 n_req=73966 n_rd=70558 n_rd_L2_A=0 n_write=0 n_wr_bk=13632 bw_util=0.06721
n_activity=768582 dram_eff=0.1095
bk0: 4496a 1187876i bk1: 4468a 1189274i bk2: 4480a 1186306i bk3: 4592a 1184389i bk4: 4736a 1180638i bk5: 4616a 1185669i bk6: 4580a 1179304i bk7: 4584a 1178682i bk8: 4148a 1183534i bk9: 4148a 1182644i bk10: 4152a 1183203i bk11: 4201a 1179332i bk12: 4381a 1181465i bk13: 4368a 1179372i bk14: 4300a 1182190i bk15: 4308a 1184362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521483
Row_Buffer_Locality_read = 0.535829
Row_Buffer_Locality_write = 0.224472
Bank_Level_Parallism = 2.113426
Bank_Level_Parallism_Col = 1.718928
Bank_Level_Parallism_Ready = 1.321131
write_to_read_ratio_blp_rw_average = 0.096966
GrpLevelPara = 1.396962 

BW Util details:
bwutil = 0.067208 
total_CMD = 1252685 
util_bw = 84190 
Wasted_Col = 299141 
Wasted_Row = 179114 
Idle = 690240 

BW Util Bottlenecks: 
RCDc_limit = 340220 
RCDWRc_limit = 15626 
WTRc_limit = 24615 
RTWc_limit = 56811 
CCDLc_limit = 34404 
rwq = 0 
CCDLc_limit_alone = 27722 
WTRc_limit_alone = 21656 
RTWc_limit_alone = 53088 

Commands details: 
total_CMD = 1252685 
n_nop = 1106807 
Read = 70558 
Write = 0 
L2_Alloc = 0 
L2_WB = 13632 
n_act = 35394 
n_pre = 35378 
n_ref = 0 
n_req = 73966 
total_req = 84190 

Dual Bus Interface Util: 
issued_total_row = 70772 
issued_total_col = 84190 
Row_Bus_Util =  0.056496 
CoL_Bus_Util = 0.067208 
Either_Row_CoL_Bus_Util = 0.116452 
Issued_on_Two_Bus_Simul_Util = 0.007252 
issued_two_Eff = 0.062271 
queue_avg = 0.810451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108630 n_act=34436 n_pre=34420 n_ref_event=0 n_req=74259 n_rd=70808 n_rd_L2_A=0 n_write=0 n_wr_bk=13786 bw_util=0.06753
n_activity=757772 dram_eff=0.1116
bk0: 4532a 1184546i bk1: 4480a 1188181i bk2: 4500a 1188031i bk3: 4548a 1186673i bk4: 4720a 1185445i bk5: 4704a 1181221i bk6: 4588a 1180609i bk7: 4520a 1179984i bk8: 4184a 1181481i bk9: 4196a 1181352i bk10: 4185a 1179835i bk11: 4203a 1179865i bk12: 4456a 1180397i bk13: 4372a 1176729i bk14: 4311a 1184142i bk15: 4309a 1185052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536272
Row_Buffer_Locality_read = 0.549302
Row_Buffer_Locality_write = 0.268908
Bank_Level_Parallism = 2.168554
Bank_Level_Parallism_Col = 1.808867
Bank_Level_Parallism_Ready = 1.440646
write_to_read_ratio_blp_rw_average = 0.092358
GrpLevelPara = 1.415100 

BW Util details:
bwutil = 0.067530 
total_CMD = 1252685 
util_bw = 84594 
Wasted_Col = 289539 
Wasted_Row = 176315 
Idle = 702237 

BW Util Bottlenecks: 
RCDc_limit = 329602 
RCDWRc_limit = 14347 
WTRc_limit = 25050 
RTWc_limit = 57891 
CCDLc_limit = 33051 
rwq = 0 
CCDLc_limit_alone = 26458 
WTRc_limit_alone = 22050 
RTWc_limit_alone = 54298 

Commands details: 
total_CMD = 1252685 
n_nop = 1108630 
Read = 70808 
Write = 0 
L2_Alloc = 0 
L2_WB = 13786 
n_act = 34436 
n_pre = 34420 
n_ref = 0 
n_req = 74259 
total_req = 84594 

Dual Bus Interface Util: 
issued_total_row = 68856 
issued_total_col = 84594 
Row_Bus_Util =  0.054967 
CoL_Bus_Util = 0.067530 
Either_Row_CoL_Bus_Util = 0.114997 
Issued_on_Two_Bus_Simul_Util = 0.007500 
issued_two_Eff = 0.065218 
queue_avg = 1.033708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107567 n_act=34861 n_pre=34845 n_ref_event=0 n_req=74443 n_rd=70999 n_rd_L2_A=0 n_write=0 n_wr_bk=13773 bw_util=0.06767
n_activity=761612 dram_eff=0.1113
bk0: 4466a 1188465i bk1: 4487a 1187127i bk2: 4509a 1185317i bk3: 4552a 1183315i bk4: 4733a 1180873i bk5: 4752a 1182763i bk6: 4568a 1182947i bk7: 4564a 1181660i bk8: 4164a 1182180i bk9: 4160a 1183491i bk10: 4232a 1180650i bk11: 4292a 1179647i bk12: 4480a 1175971i bk13: 4440a 1182635i bk14: 4308a 1184702i bk15: 4292a 1184869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531709
Row_Buffer_Locality_read = 0.546120
Row_Buffer_Locality_write = 0.234611
Bank_Level_Parallism = 2.148166
Bank_Level_Parallism_Col = 1.767863
Bank_Level_Parallism_Ready = 1.373567
write_to_read_ratio_blp_rw_average = 0.095966
GrpLevelPara = 1.412758 

BW Util details:
bwutil = 0.067672 
total_CMD = 1252685 
util_bw = 84772 
Wasted_Col = 292638 
Wasted_Row = 176919 
Idle = 698356 

BW Util Bottlenecks: 
RCDc_limit = 332708 
RCDWRc_limit = 15426 
WTRc_limit = 25226 
RTWc_limit = 58836 
CCDLc_limit = 34417 
rwq = 0 
CCDLc_limit_alone = 27443 
WTRc_limit_alone = 22133 
RTWc_limit_alone = 54955 

Commands details: 
total_CMD = 1252685 
n_nop = 1107567 
Read = 70999 
Write = 0 
L2_Alloc = 0 
L2_WB = 13773 
n_act = 34861 
n_pre = 34845 
n_ref = 0 
n_req = 74443 
total_req = 84772 

Dual Bus Interface Util: 
issued_total_row = 69706 
issued_total_col = 84772 
Row_Bus_Util =  0.055645 
CoL_Bus_Util = 0.067672 
Either_Row_CoL_Bus_Util = 0.115846 
Issued_on_Two_Bus_Simul_Util = 0.007472 
issued_two_Eff = 0.064499 
queue_avg = 0.903743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.903743
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107291 n_act=35244 n_pre=35228 n_ref_event=0 n_req=74262 n_rd=70844 n_rd_L2_A=0 n_write=0 n_wr_bk=13672 bw_util=0.06747
n_activity=761426 dram_eff=0.111
bk0: 4504a 1186671i bk1: 4453a 1189396i bk2: 4560a 1183368i bk3: 4556a 1186100i bk4: 4744a 1182967i bk5: 4720a 1181680i bk6: 4536a 1178985i bk7: 4544a 1178053i bk8: 4164a 1181751i bk9: 4120a 1183900i bk10: 4240a 1178956i bk11: 4220a 1181884i bk12: 4437a 1181886i bk13: 4449a 1179948i bk14: 4305a 1186280i bk15: 4292a 1181207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525410
Row_Buffer_Locality_read = 0.539650
Row_Buffer_Locality_write = 0.230252
Bank_Level_Parallism = 2.145632
Bank_Level_Parallism_Col = 1.761494
Bank_Level_Parallism_Ready = 1.374509
write_to_read_ratio_blp_rw_average = 0.090283
GrpLevelPara = 1.417824 

BW Util details:
bwutil = 0.067468 
total_CMD = 1252685 
util_bw = 84516 
Wasted_Col = 293740 
Wasted_Row = 178312 
Idle = 696117 

BW Util Bottlenecks: 
RCDc_limit = 336214 
RCDWRc_limit = 14858 
WTRc_limit = 25257 
RTWc_limit = 54248 
CCDLc_limit = 33046 
rwq = 0 
CCDLc_limit_alone = 26830 
WTRc_limit_alone = 22410 
RTWc_limit_alone = 50879 

Commands details: 
total_CMD = 1252685 
n_nop = 1107291 
Read = 70844 
Write = 0 
L2_Alloc = 0 
L2_WB = 13672 
n_act = 35244 
n_pre = 35228 
n_ref = 0 
n_req = 74262 
total_req = 84516 

Dual Bus Interface Util: 
issued_total_row = 70472 
issued_total_col = 84516 
Row_Bus_Util =  0.056257 
CoL_Bus_Util = 0.067468 
Either_Row_CoL_Bus_Util = 0.116066 
Issued_on_Two_Bus_Simul_Util = 0.007659 
issued_two_Eff = 0.065986 
queue_avg = 0.870417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108137 n_act=34668 n_pre=34652 n_ref_event=0 n_req=74377 n_rd=70895 n_rd_L2_A=0 n_write=0 n_wr_bk=13928 bw_util=0.06771
n_activity=761178 dram_eff=0.1114
bk0: 4516a 1185381i bk1: 4496a 1187446i bk2: 4544a 1182593i bk3: 4620a 1180779i bk4: 4740a 1178393i bk5: 4740a 1182623i bk6: 4564a 1181877i bk7: 4568a 1179407i bk8: 4144a 1183516i bk9: 4168a 1184299i bk10: 4136a 1183897i bk11: 4214a 1179603i bk12: 4432a 1181193i bk13: 4401a 1181410i bk14: 4320a 1185880i bk15: 4292a 1187999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533888
Row_Buffer_Locality_read = 0.548290
Row_Buffer_Locality_write = 0.240666
Bank_Level_Parallism = 2.166656
Bank_Level_Parallism_Col = 1.792255
Bank_Level_Parallism_Ready = 1.385072
write_to_read_ratio_blp_rw_average = 0.097531
GrpLevelPara = 1.423664 

BW Util details:
bwutil = 0.067713 
total_CMD = 1252685 
util_bw = 84823 
Wasted_Col = 289097 
Wasted_Row = 175794 
Idle = 702971 

BW Util Bottlenecks: 
RCDc_limit = 328813 
RCDWRc_limit = 15481 
WTRc_limit = 26705 
RTWc_limit = 58752 
CCDLc_limit = 34053 
rwq = 0 
CCDLc_limit_alone = 27067 
WTRc_limit_alone = 23378 
RTWc_limit_alone = 55093 

Commands details: 
total_CMD = 1252685 
n_nop = 1108137 
Read = 70895 
Write = 0 
L2_Alloc = 0 
L2_WB = 13928 
n_act = 34668 
n_pre = 34652 
n_ref = 0 
n_req = 74377 
total_req = 84823 

Dual Bus Interface Util: 
issued_total_row = 69320 
issued_total_col = 84823 
Row_Bus_Util =  0.055337 
CoL_Bus_Util = 0.067713 
Either_Row_CoL_Bus_Util = 0.115391 
Issued_on_Two_Bus_Simul_Util = 0.007660 
issued_two_Eff = 0.066379 
queue_avg = 0.939942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.939942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108312 n_act=34524 n_pre=34508 n_ref_event=0 n_req=74322 n_rd=70874 n_rd_L2_A=0 n_write=0 n_wr_bk=13792 bw_util=0.06759
n_activity=758883 dram_eff=0.1116
bk0: 4489a 1188760i bk1: 4480a 1188233i bk2: 4548a 1185662i bk3: 4549a 1186401i bk4: 4736a 1184024i bk5: 4684a 1180864i bk6: 4590a 1185320i bk7: 4589a 1175345i bk8: 4191a 1180959i bk9: 4193a 1181242i bk10: 4184a 1181930i bk11: 4189a 1181378i bk12: 4419a 1179743i bk13: 4433a 1176988i bk14: 4280a 1187006i bk15: 4320a 1185716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535481
Row_Buffer_Locality_read = 0.549398
Row_Buffer_Locality_write = 0.249420
Bank_Level_Parallism = 2.160303
Bank_Level_Parallism_Col = 1.788630
Bank_Level_Parallism_Ready = 1.393464
write_to_read_ratio_blp_rw_average = 0.096135
GrpLevelPara = 1.419011 

BW Util details:
bwutil = 0.067588 
total_CMD = 1252685 
util_bw = 84666 
Wasted_Col = 289488 
Wasted_Row = 175635 
Idle = 702896 

BW Util Bottlenecks: 
RCDc_limit = 329154 
RCDWRc_limit = 15025 
WTRc_limit = 25029 
RTWc_limit = 58555 
CCDLc_limit = 33825 
rwq = 0 
CCDLc_limit_alone = 27126 
WTRc_limit_alone = 22060 
RTWc_limit_alone = 54825 

Commands details: 
total_CMD = 1252685 
n_nop = 1108312 
Read = 70874 
Write = 0 
L2_Alloc = 0 
L2_WB = 13792 
n_act = 34524 
n_pre = 34508 
n_ref = 0 
n_req = 74322 
total_req = 84666 

Dual Bus Interface Util: 
issued_total_row = 69032 
issued_total_col = 84666 
Row_Bus_Util =  0.055107 
CoL_Bus_Util = 0.067588 
Either_Row_CoL_Bus_Util = 0.115251 
Issued_on_Two_Bus_Simul_Util = 0.007444 
issued_two_Eff = 0.064590 
queue_avg = 0.955689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.955689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107830 n_act=34716 n_pre=34700 n_ref_event=0 n_req=74700 n_rd=71213 n_rd_L2_A=0 n_write=0 n_wr_bk=13942 bw_util=0.06798
n_activity=764956 dram_eff=0.1113
bk0: 4476a 1187097i bk1: 4544a 1185889i bk2: 4564a 1182764i bk3: 4568a 1186592i bk4: 4740a 1182350i bk5: 4769a 1180192i bk6: 4553a 1183265i bk7: 4592a 1176231i bk8: 4172a 1183708i bk9: 4172a 1179650i bk10: 4228a 1180547i bk11: 4276a 1181339i bk12: 4463a 1176802i bk13: 4457a 1180347i bk14: 4323a 1185557i bk15: 4316a 1184415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535261
Row_Buffer_Locality_read = 0.548622
Row_Buffer_Locality_write = 0.262403
Bank_Level_Parallism = 2.158933
Bank_Level_Parallism_Col = 1.804576
Bank_Level_Parallism_Ready = 1.442065
write_to_read_ratio_blp_rw_average = 0.090285
GrpLevelPara = 1.414538 

BW Util details:
bwutil = 0.067978 
total_CMD = 1252685 
util_bw = 85155 
Wasted_Col = 291528 
Wasted_Row = 179571 
Idle = 696431 

BW Util Bottlenecks: 
RCDc_limit = 331308 
RCDWRc_limit = 14281 
WTRc_limit = 24541 
RTWc_limit = 56056 
CCDLc_limit = 33022 
rwq = 0 
CCDLc_limit_alone = 26535 
WTRc_limit_alone = 21666 
RTWc_limit_alone = 52444 

Commands details: 
total_CMD = 1252685 
n_nop = 1107830 
Read = 71213 
Write = 0 
L2_Alloc = 0 
L2_WB = 13942 
n_act = 34716 
n_pre = 34700 
n_ref = 0 
n_req = 74700 
total_req = 85155 

Dual Bus Interface Util: 
issued_total_row = 69416 
issued_total_col = 85155 
Row_Bus_Util =  0.055414 
CoL_Bus_Util = 0.067978 
Either_Row_CoL_Bus_Util = 0.115636 
Issued_on_Two_Bus_Simul_Util = 0.007756 
issued_two_Eff = 0.067074 
queue_avg = 1.023878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107599 n_act=34853 n_pre=34837 n_ref_event=0 n_req=74497 n_rd=71037 n_rd_L2_A=0 n_write=0 n_wr_bk=13831 bw_util=0.06775
n_activity=763765 dram_eff=0.1111
bk0: 4425a 1188899i bk1: 4472a 1192289i bk2: 4532a 1184236i bk3: 4639a 1183987i bk4: 4729a 1177846i bk5: 4788a 1178739i bk6: 4540a 1177366i bk7: 4560a 1180603i bk8: 4140a 1179537i bk9: 4147a 1178309i bk10: 4232a 1180395i bk11: 4252a 1181245i bk12: 4474a 1181627i bk13: 4467a 1180036i bk14: 4324a 1181017i bk15: 4316a 1185654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532156
Row_Buffer_Locality_read = 0.545631
Row_Buffer_Locality_write = 0.255491
Bank_Level_Parallism = 2.174945
Bank_Level_Parallism_Col = 1.810341
Bank_Level_Parallism_Ready = 1.427228
write_to_read_ratio_blp_rw_average = 0.089041
GrpLevelPara = 1.422471 

BW Util details:
bwutil = 0.067749 
total_CMD = 1252685 
util_bw = 84868 
Wasted_Col = 291483 
Wasted_Row = 177995 
Idle = 698339 

BW Util Bottlenecks: 
RCDc_limit = 333144 
RCDWRc_limit = 14428 
WTRc_limit = 24827 
RTWc_limit = 58174 
CCDLc_limit = 33123 
rwq = 0 
CCDLc_limit_alone = 26413 
WTRc_limit_alone = 21847 
RTWc_limit_alone = 54444 

Commands details: 
total_CMD = 1252685 
n_nop = 1107599 
Read = 71037 
Write = 0 
L2_Alloc = 0 
L2_WB = 13831 
n_act = 34853 
n_pre = 34837 
n_ref = 0 
n_req = 74497 
total_req = 84868 

Dual Bus Interface Util: 
issued_total_row = 69690 
issued_total_col = 84868 
Row_Bus_Util =  0.055633 
CoL_Bus_Util = 0.067749 
Either_Row_CoL_Bus_Util = 0.115820 
Issued_on_Two_Bus_Simul_Util = 0.007561 
issued_two_Eff = 0.065285 
queue_avg = 1.037118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03712
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107200 n_act=35285 n_pre=35269 n_ref_event=0 n_req=73958 n_rd=70555 n_rd_L2_A=0 n_write=0 n_wr_bk=13603 bw_util=0.06718
n_activity=766391 dram_eff=0.1098
bk0: 4423a 1190077i bk1: 4426a 1188963i bk2: 4532a 1182956i bk3: 4528a 1189748i bk4: 4764a 1178757i bk5: 4680a 1182527i bk6: 4612a 1178810i bk7: 4521a 1182870i bk8: 4162a 1186203i bk9: 4144a 1182411i bk10: 4188a 1179994i bk11: 4220a 1177475i bk12: 4427a 1177437i bk13: 4352a 1176563i bk14: 4296a 1183648i bk15: 4280a 1184261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522905
Row_Buffer_Locality_read = 0.536702
Row_Buffer_Locality_write = 0.236850
Bank_Level_Parallism = 2.133245
Bank_Level_Parallism_Col = 1.752569
Bank_Level_Parallism_Ready = 1.354833
write_to_read_ratio_blp_rw_average = 0.094305
GrpLevelPara = 1.408477 

BW Util details:
bwutil = 0.067182 
total_CMD = 1252685 
util_bw = 84158 
Wasted_Col = 295713 
Wasted_Row = 179942 
Idle = 692872 

BW Util Bottlenecks: 
RCDc_limit = 338256 
RCDWRc_limit = 15213 
WTRc_limit = 25092 
RTWc_limit = 56407 
CCDLc_limit = 33439 
rwq = 0 
CCDLc_limit_alone = 26924 
WTRc_limit_alone = 22122 
RTWc_limit_alone = 52862 

Commands details: 
total_CMD = 1252685 
n_nop = 1107200 
Read = 70555 
Write = 0 
L2_Alloc = 0 
L2_WB = 13603 
n_act = 35285 
n_pre = 35269 
n_ref = 0 
n_req = 73958 
total_req = 84158 

Dual Bus Interface Util: 
issued_total_row = 70554 
issued_total_col = 84158 
Row_Bus_Util =  0.056322 
CoL_Bus_Util = 0.067182 
Either_Row_CoL_Bus_Util = 0.116139 
Issued_on_Two_Bus_Simul_Util = 0.007366 
issued_two_Eff = 0.063422 
queue_avg = 0.854326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.854326
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108474 n_act=34449 n_pre=34433 n_ref_event=0 n_req=74406 n_rd=70938 n_rd_L2_A=0 n_write=0 n_wr_bk=13860 bw_util=0.06769
n_activity=760017 dram_eff=0.1116
bk0: 4485a 1191055i bk1: 4488a 1188322i bk2: 4536a 1184089i bk3: 4603a 1183505i bk4: 4724a 1181292i bk5: 4748a 1181415i bk6: 4522a 1181102i bk7: 4615a 1176278i bk8: 4184a 1178245i bk9: 4182a 1180511i bk10: 4188a 1180751i bk11: 4248a 1176069i bk12: 4381a 1180894i bk13: 4432a 1182045i bk14: 4305a 1184245i bk15: 4297a 1183820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537013
Row_Buffer_Locality_read = 0.548183
Row_Buffer_Locality_write = 0.308535
Bank_Level_Parallism = 2.185961
Bank_Level_Parallism_Col = 1.834996
Bank_Level_Parallism_Ready = 1.481014
write_to_read_ratio_blp_rw_average = 0.087497
GrpLevelPara = 1.414865 

BW Util details:
bwutil = 0.067693 
total_CMD = 1252685 
util_bw = 84798 
Wasted_Col = 288649 
Wasted_Row = 177216 
Idle = 702022 

BW Util Bottlenecks: 
RCDc_limit = 330076 
RCDWRc_limit = 13308 
WTRc_limit = 25432 
RTWc_limit = 53876 
CCDLc_limit = 33047 
rwq = 0 
CCDLc_limit_alone = 26445 
WTRc_limit_alone = 22412 
RTWc_limit_alone = 50294 

Commands details: 
total_CMD = 1252685 
n_nop = 1108474 
Read = 70938 
Write = 0 
L2_Alloc = 0 
L2_WB = 13860 
n_act = 34449 
n_pre = 34433 
n_ref = 0 
n_req = 74406 
total_req = 84798 

Dual Bus Interface Util: 
issued_total_row = 68882 
issued_total_col = 84798 
Row_Bus_Util =  0.054987 
CoL_Bus_Util = 0.067693 
Either_Row_CoL_Bus_Util = 0.115122 
Issued_on_Two_Bus_Simul_Util = 0.007559 
issued_two_Eff = 0.065661 
queue_avg = 1.135388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13539
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1106998 n_act=35163 n_pre=35147 n_ref_event=0 n_req=74693 n_rd=71206 n_rd_L2_A=0 n_write=0 n_wr_bk=13948 bw_util=0.06798
n_activity=765061 dram_eff=0.1113
bk0: 4524a 1185707i bk1: 4528a 1186271i bk2: 4504a 1185083i bk3: 4608a 1183077i bk4: 4740a 1181414i bk5: 4732a 1178488i bk6: 4556a 1182433i bk7: 4576a 1180148i bk8: 4180a 1183643i bk9: 4204a 1181518i bk10: 4244a 1178794i bk11: 4260a 1180875i bk12: 4477a 1176919i bk13: 4477a 1178413i bk14: 4304a 1186130i bk15: 4292a 1183719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529233
Row_Buffer_Locality_read = 0.542553
Row_Buffer_Locality_write = 0.257241
Bank_Level_Parallism = 2.164804
Bank_Level_Parallism_Col = 1.789984
Bank_Level_Parallism_Ready = 1.397820
write_to_read_ratio_blp_rw_average = 0.089234
GrpLevelPara = 1.418870 

BW Util details:
bwutil = 0.067977 
total_CMD = 1252685 
util_bw = 85154 
Wasted_Col = 292655 
Wasted_Row = 178833 
Idle = 696043 

BW Util Bottlenecks: 
RCDc_limit = 334972 
RCDWRc_limit = 14287 
WTRc_limit = 26268 
RTWc_limit = 54005 
CCDLc_limit = 33254 
rwq = 0 
CCDLc_limit_alone = 26791 
WTRc_limit_alone = 23137 
RTWc_limit_alone = 50673 

Commands details: 
total_CMD = 1252685 
n_nop = 1106998 
Read = 71206 
Write = 0 
L2_Alloc = 0 
L2_WB = 13948 
n_act = 35163 
n_pre = 35147 
n_ref = 0 
n_req = 74693 
total_req = 85154 

Dual Bus Interface Util: 
issued_total_row = 70310 
issued_total_col = 85154 
Row_Bus_Util =  0.056127 
CoL_Bus_Util = 0.067977 
Either_Row_CoL_Bus_Util = 0.116300 
Issued_on_Two_Bus_Simul_Util = 0.007805 
issued_two_Eff = 0.067110 
queue_avg = 0.959915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959915
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1105879 n_act=35692 n_pre=35676 n_ref_event=0 n_req=74544 n_rd=71081 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.0678
n_activity=769350 dram_eff=0.1104
bk0: 4496a 1189654i bk1: 4476a 1185780i bk2: 4572a 1181655i bk3: 4594a 1182217i bk4: 4744a 1180850i bk5: 4764a 1181218i bk6: 4528a 1183035i bk7: 4560a 1181718i bk8: 4172a 1177282i bk9: 4146a 1180634i bk10: 4240a 1179064i bk11: 4276a 1179272i bk12: 4479a 1180450i bk13: 4484a 1177507i bk14: 4297a 1182782i bk15: 4253a 1182057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521196
Row_Buffer_Locality_read = 0.535263
Row_Buffer_Locality_write = 0.232457
Bank_Level_Parallism = 2.152642
Bank_Level_Parallism_Col = 1.764468
Bank_Level_Parallism_Ready = 1.368243
write_to_read_ratio_blp_rw_average = 0.092013
GrpLevelPara = 1.415677 

BW Util details:
bwutil = 0.067801 
total_CMD = 1252685 
util_bw = 84933 
Wasted_Col = 298004 
Wasted_Row = 180245 
Idle = 689503 

BW Util Bottlenecks: 
RCDc_limit = 341270 
RCDWRc_limit = 15399 
WTRc_limit = 26284 
RTWc_limit = 57774 
CCDLc_limit = 33751 
rwq = 0 
CCDLc_limit_alone = 27046 
WTRc_limit_alone = 23083 
RTWc_limit_alone = 54270 

Commands details: 
total_CMD = 1252685 
n_nop = 1105879 
Read = 71081 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 35692 
n_pre = 35676 
n_ref = 0 
n_req = 74544 
total_req = 84933 

Dual Bus Interface Util: 
issued_total_row = 71368 
issued_total_col = 84933 
Row_Bus_Util =  0.056972 
CoL_Bus_Util = 0.067801 
Either_Row_CoL_Bus_Util = 0.117193 
Issued_on_Two_Bus_Simul_Util = 0.007580 
issued_two_Eff = 0.064677 
queue_avg = 0.908930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90893
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107130 n_act=35189 n_pre=35173 n_ref_event=0 n_req=74254 n_rd=70813 n_rd_L2_A=0 n_write=0 n_wr_bk=13764 bw_util=0.06752
n_activity=766812 dram_eff=0.1103
bk0: 4428a 1189637i bk1: 4496a 1187282i bk2: 4640a 1183451i bk3: 4602a 1185643i bk4: 4728a 1182338i bk5: 4696a 1185099i bk6: 4560a 1182528i bk7: 4560a 1178779i bk8: 4144a 1179990i bk9: 4140a 1178158i bk10: 4200a 1182342i bk11: 4228a 1178517i bk12: 4405a 1177471i bk13: 4425a 1178986i bk14: 4321a 1183391i bk15: 4240a 1183672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526100
Row_Buffer_Locality_read = 0.539082
Row_Buffer_Locality_write = 0.258936
Bank_Level_Parallism = 2.143019
Bank_Level_Parallism_Col = 1.768894
Bank_Level_Parallism_Ready = 1.387387
write_to_read_ratio_blp_rw_average = 0.089904
GrpLevelPara = 1.410436 

BW Util details:
bwutil = 0.067517 
total_CMD = 1252685 
util_bw = 84577 
Wasted_Col = 295363 
Wasted_Row = 179985 
Idle = 692760 

BW Util Bottlenecks: 
RCDc_limit = 336630 
RCDWRc_limit = 14611 
WTRc_limit = 26449 
RTWc_limit = 53757 
CCDLc_limit = 33204 
rwq = 0 
CCDLc_limit_alone = 26597 
WTRc_limit_alone = 23167 
RTWc_limit_alone = 50432 

Commands details: 
total_CMD = 1252685 
n_nop = 1107130 
Read = 70813 
Write = 0 
L2_Alloc = 0 
L2_WB = 13764 
n_act = 35189 
n_pre = 35173 
n_ref = 0 
n_req = 74254 
total_req = 84577 

Dual Bus Interface Util: 
issued_total_row = 70362 
issued_total_col = 84577 
Row_Bus_Util =  0.056169 
CoL_Bus_Util = 0.067517 
Either_Row_CoL_Bus_Util = 0.116194 
Issued_on_Two_Bus_Simul_Util = 0.007491 
issued_two_Eff = 0.064470 
queue_avg = 0.932184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932184
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108852 n_act=34530 n_pre=34514 n_ref_event=0 n_req=74053 n_rd=70659 n_rd_L2_A=0 n_write=0 n_wr_bk=13574 bw_util=0.06724
n_activity=759002 dram_eff=0.111
bk0: 4476a 1189908i bk1: 4504a 1183581i bk2: 4500a 1187074i bk3: 4584a 1186722i bk4: 4729a 1182579i bk5: 4700a 1180167i bk6: 4541a 1182060i bk7: 4515a 1184589i bk8: 4192a 1179608i bk9: 4200a 1177445i bk10: 4200a 1180127i bk11: 4197a 1180256i bk12: 4432a 1177408i bk13: 4373a 1178943i bk14: 4240a 1186747i bk15: 4276a 1185786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533712
Row_Buffer_Locality_read = 0.546923
Row_Buffer_Locality_write = 0.258692
Bank_Level_Parallism = 2.175521
Bank_Level_Parallism_Col = 1.808776
Bank_Level_Parallism_Ready = 1.433951
write_to_read_ratio_blp_rw_average = 0.092070
GrpLevelPara = 1.421339 

BW Util details:
bwutil = 0.067242 
total_CMD = 1252685 
util_bw = 84233 
Wasted_Col = 288795 
Wasted_Row = 175812 
Idle = 703845 

BW Util Bottlenecks: 
RCDc_limit = 330011 
RCDWRc_limit = 14339 
WTRc_limit = 24846 
RTWc_limit = 57902 
CCDLc_limit = 32745 
rwq = 0 
CCDLc_limit_alone = 26279 
WTRc_limit_alone = 21903 
RTWc_limit_alone = 54379 

Commands details: 
total_CMD = 1252685 
n_nop = 1108852 
Read = 70659 
Write = 0 
L2_Alloc = 0 
L2_WB = 13574 
n_act = 34530 
n_pre = 34514 
n_ref = 0 
n_req = 74053 
total_req = 84233 

Dual Bus Interface Util: 
issued_total_row = 69044 
issued_total_col = 84233 
Row_Bus_Util =  0.055117 
CoL_Bus_Util = 0.067242 
Either_Row_CoL_Bus_Util = 0.114820 
Issued_on_Two_Bus_Simul_Util = 0.007539 
issued_two_Eff = 0.065659 
queue_avg = 0.965492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965492
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107355 n_act=35068 n_pre=35052 n_ref_event=0 n_req=74243 n_rd=70826 n_rd_L2_A=0 n_write=0 n_wr_bk=13665 bw_util=0.06745
n_activity=766625 dram_eff=0.1102
bk0: 4524a 1184893i bk1: 4536a 1183417i bk2: 4540a 1186924i bk3: 4508a 1187606i bk4: 4672a 1185094i bk5: 4716a 1180402i bk6: 4560a 1181779i bk7: 4507a 1184833i bk8: 4148a 1180460i bk9: 4168a 1179760i bk10: 4200a 1181895i bk11: 4236a 1181226i bk12: 4460a 1178177i bk13: 4483a 1180003i bk14: 4312a 1186743i bk15: 4256a 1184089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527659
Row_Buffer_Locality_read = 0.541609
Row_Buffer_Locality_write = 0.238513
Bank_Level_Parallism = 2.132922
Bank_Level_Parallism_Col = 1.748499
Bank_Level_Parallism_Ready = 1.342841
write_to_read_ratio_blp_rw_average = 0.091520
GrpLevelPara = 1.405042 

BW Util details:
bwutil = 0.067448 
total_CMD = 1252685 
util_bw = 84491 
Wasted_Col = 294575 
Wasted_Row = 178808 
Idle = 694811 

BW Util Bottlenecks: 
RCDc_limit = 335346 
RCDWRc_limit = 15203 
WTRc_limit = 24706 
RTWc_limit = 55416 
CCDLc_limit = 33611 
rwq = 0 
CCDLc_limit_alone = 27304 
WTRc_limit_alone = 21781 
RTWc_limit_alone = 52034 

Commands details: 
total_CMD = 1252685 
n_nop = 1107355 
Read = 70826 
Write = 0 
L2_Alloc = 0 
L2_WB = 13665 
n_act = 35068 
n_pre = 35052 
n_ref = 0 
n_req = 74243 
total_req = 84491 

Dual Bus Interface Util: 
issued_total_row = 70120 
issued_total_col = 84491 
Row_Bus_Util =  0.055976 
CoL_Bus_Util = 0.067448 
Either_Row_CoL_Bus_Util = 0.116015 
Issued_on_Two_Bus_Simul_Util = 0.007409 
issued_two_Eff = 0.063862 
queue_avg = 0.862214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.862214
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1106780 n_act=35438 n_pre=35422 n_ref_event=0 n_req=74213 n_rd=70803 n_rd_L2_A=0 n_write=0 n_wr_bk=13640 bw_util=0.06741
n_activity=764362 dram_eff=0.1105
bk0: 4504a 1185465i bk1: 4453a 1186172i bk2: 4552a 1187913i bk3: 4540a 1184665i bk4: 4712a 1178909i bk5: 4680a 1182671i bk6: 4576a 1181596i bk7: 4520a 1176569i bk8: 4184a 1179870i bk9: 4112a 1184839i bk10: 4224a 1180096i bk11: 4268a 1182086i bk12: 4461a 1175708i bk13: 4455a 1181212i bk14: 4314a 1180593i bk15: 4248a 1185158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522483
Row_Buffer_Locality_read = 0.536785
Row_Buffer_Locality_write = 0.225513
Bank_Level_Parallism = 2.152452
Bank_Level_Parallism_Col = 1.766983
Bank_Level_Parallism_Ready = 1.358123
write_to_read_ratio_blp_rw_average = 0.092217
GrpLevelPara = 1.420412 

BW Util details:
bwutil = 0.067410 
total_CMD = 1252685 
util_bw = 84443 
Wasted_Col = 295225 
Wasted_Row = 179532 
Idle = 693485 

BW Util Bottlenecks: 
RCDc_limit = 339437 
RCDWRc_limit = 15171 
WTRc_limit = 24564 
RTWc_limit = 59253 
CCDLc_limit = 33251 
rwq = 0 
CCDLc_limit_alone = 26356 
WTRc_limit_alone = 21547 
RTWc_limit_alone = 55375 

Commands details: 
total_CMD = 1252685 
n_nop = 1106780 
Read = 70803 
Write = 0 
L2_Alloc = 0 
L2_WB = 13640 
n_act = 35438 
n_pre = 35422 
n_ref = 0 
n_req = 74213 
total_req = 84443 

Dual Bus Interface Util: 
issued_total_row = 70860 
issued_total_col = 84443 
Row_Bus_Util =  0.056566 
CoL_Bus_Util = 0.067410 
Either_Row_CoL_Bus_Util = 0.116474 
Issued_on_Two_Bus_Simul_Util = 0.007502 
issued_two_Eff = 0.064412 
queue_avg = 0.879144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879144
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108009 n_act=34784 n_pre=34768 n_ref_event=0 n_req=74153 n_rd=70698 n_rd_L2_A=0 n_write=0 n_wr_bk=13817 bw_util=0.06747
n_activity=761179 dram_eff=0.111
bk0: 4440a 1188440i bk1: 4453a 1187902i bk2: 4525a 1186747i bk3: 4632a 1184832i bk4: 4740a 1180106i bk5: 4744a 1178935i bk6: 4592a 1179335i bk7: 4468a 1183224i bk8: 4163a 1182565i bk9: 4168a 1181409i bk10: 4217a 1184295i bk11: 4204a 1183879i bk12: 4352a 1175766i bk13: 4421a 1179613i bk14: 4315a 1182937i bk15: 4264a 1184967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530916
Row_Buffer_Locality_read = 0.544032
Row_Buffer_Locality_write = 0.262518
Bank_Level_Parallism = 2.150312
Bank_Level_Parallism_Col = 1.776183
Bank_Level_Parallism_Ready = 1.394770
write_to_read_ratio_blp_rw_average = 0.094348
GrpLevelPara = 1.408947 

BW Util details:
bwutil = 0.067467 
total_CMD = 1252685 
util_bw = 84515 
Wasted_Col = 292922 
Wasted_Row = 176976 
Idle = 698272 

BW Util Bottlenecks: 
RCDc_limit = 332309 
RCDWRc_limit = 14985 
WTRc_limit = 26099 
RTWc_limit = 56250 
CCDLc_limit = 33910 
rwq = 0 
CCDLc_limit_alone = 27246 
WTRc_limit_alone = 22982 
RTWc_limit_alone = 52703 

Commands details: 
total_CMD = 1252685 
n_nop = 1108009 
Read = 70698 
Write = 0 
L2_Alloc = 0 
L2_WB = 13817 
n_act = 34784 
n_pre = 34768 
n_ref = 0 
n_req = 74153 
total_req = 84515 

Dual Bus Interface Util: 
issued_total_row = 69552 
issued_total_col = 84515 
Row_Bus_Util =  0.055522 
CoL_Bus_Util = 0.067467 
Either_Row_CoL_Bus_Util = 0.115493 
Issued_on_Two_Bus_Simul_Util = 0.007497 
issued_two_Eff = 0.064911 
queue_avg = 0.959528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959528
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108933 n_act=34267 n_pre=34251 n_ref_event=0 n_req=74340 n_rd=70877 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.06764
n_activity=756387 dram_eff=0.112
bk0: 4446a 1187506i bk1: 4460a 1187523i bk2: 4536a 1188393i bk3: 4536a 1184270i bk4: 4768a 1181090i bk5: 4756a 1180070i bk6: 4602a 1181161i bk7: 4537a 1176678i bk8: 4186a 1182005i bk9: 4201a 1179682i bk10: 4222a 1181076i bk11: 4201a 1180679i bk12: 4409a 1181824i bk13: 4420a 1176260i bk14: 4321a 1184618i bk15: 4276a 1182996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539050
Row_Buffer_Locality_read = 0.550545
Row_Buffer_Locality_write = 0.303783
Bank_Level_Parallism = 2.189848
Bank_Level_Parallism_Col = 1.847793
Bank_Level_Parallism_Ready = 1.499014
write_to_read_ratio_blp_rw_average = 0.088660
GrpLevelPara = 1.417975 

BW Util details:
bwutil = 0.067638 
total_CMD = 1252685 
util_bw = 84729 
Wasted_Col = 287527 
Wasted_Row = 176398 
Idle = 704031 

BW Util Bottlenecks: 
RCDc_limit = 328519 
RCDWRc_limit = 13131 
WTRc_limit = 23659 
RTWc_limit = 57177 
CCDLc_limit = 32510 
rwq = 0 
CCDLc_limit_alone = 26130 
WTRc_limit_alone = 21042 
RTWc_limit_alone = 53414 

Commands details: 
total_CMD = 1252685 
n_nop = 1108933 
Read = 70877 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 34267 
n_pre = 34251 
n_ref = 0 
n_req = 74340 
total_req = 84729 

Dual Bus Interface Util: 
issued_total_row = 68518 
issued_total_col = 84729 
Row_Bus_Util =  0.054697 
CoL_Bus_Util = 0.067638 
Either_Row_CoL_Bus_Util = 0.114755 
Issued_on_Two_Bus_Simul_Util = 0.007580 
issued_two_Eff = 0.066051 
queue_avg = 1.182880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18288
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1108544 n_act=34461 n_pre=34445 n_ref_event=0 n_req=74371 n_rd=70941 n_rd_L2_A=0 n_write=0 n_wr_bk=13720 bw_util=0.06758
n_activity=763652 dram_eff=0.1109
bk0: 4436a 1187096i bk1: 4492a 1187034i bk2: 4564a 1187206i bk3: 4572a 1184810i bk4: 4660a 1181011i bk5: 4748a 1183523i bk6: 4596a 1181535i bk7: 4508a 1181889i bk8: 4158a 1181019i bk9: 4164a 1181209i bk10: 4308a 1178723i bk11: 4256a 1179709i bk12: 4448a 1180533i bk13: 4469a 1180677i bk14: 4338a 1183560i bk15: 4224a 1185291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536634
Row_Buffer_Locality_read = 0.549612
Row_Buffer_Locality_write = 0.268222
Bank_Level_Parallism = 2.161613
Bank_Level_Parallism_Col = 1.808218
Bank_Level_Parallism_Ready = 1.437746
write_to_read_ratio_blp_rw_average = 0.089526
GrpLevelPara = 1.417407 

BW Util details:
bwutil = 0.067584 
total_CMD = 1252685 
util_bw = 84661 
Wasted_Col = 289213 
Wasted_Row = 177800 
Idle = 701011 

BW Util Bottlenecks: 
RCDc_limit = 329296 
RCDWRc_limit = 13641 
WTRc_limit = 25040 
RTWc_limit = 54820 
CCDLc_limit = 32745 
rwq = 0 
CCDLc_limit_alone = 26117 
WTRc_limit_alone = 21986 
RTWc_limit_alone = 51246 

Commands details: 
total_CMD = 1252685 
n_nop = 1108544 
Read = 70941 
Write = 0 
L2_Alloc = 0 
L2_WB = 13720 
n_act = 34461 
n_pre = 34445 
n_ref = 0 
n_req = 74371 
total_req = 84661 

Dual Bus Interface Util: 
issued_total_row = 68906 
issued_total_col = 84661 
Row_Bus_Util =  0.055007 
CoL_Bus_Util = 0.067584 
Either_Row_CoL_Bus_Util = 0.115066 
Issued_on_Two_Bus_Simul_Util = 0.007525 
issued_two_Eff = 0.065394 
queue_avg = 1.048180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04818
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107250 n_act=35046 n_pre=35030 n_ref_event=0 n_req=74449 n_rd=70992 n_rd_L2_A=0 n_write=0 n_wr_bk=13828 bw_util=0.06771
n_activity=763439 dram_eff=0.1111
bk0: 4508a 1185611i bk1: 4484a 1183703i bk2: 4600a 1184525i bk3: 4589a 1186526i bk4: 4720a 1185368i bk5: 4728a 1181392i bk6: 4536a 1181904i bk7: 4504a 1183213i bk8: 4176a 1179325i bk9: 4168a 1180362i bk10: 4236a 1183758i bk11: 4284a 1182060i bk12: 4485a 1180177i bk13: 4446a 1181540i bk14: 4304a 1183425i bk15: 4224a 1185396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529262
Row_Buffer_Locality_read = 0.543864
Row_Buffer_Locality_write = 0.229390
Bank_Level_Parallism = 2.142504
Bank_Level_Parallism_Col = 1.754569
Bank_Level_Parallism_Ready = 1.361825
write_to_read_ratio_blp_rw_average = 0.092705
GrpLevelPara = 1.412943 

BW Util details:
bwutil = 0.067711 
total_CMD = 1252685 
util_bw = 84820 
Wasted_Col = 292414 
Wasted_Row = 177782 
Idle = 697669 

BW Util Bottlenecks: 
RCDc_limit = 333609 
RCDWRc_limit = 15615 
WTRc_limit = 25582 
RTWc_limit = 54109 
CCDLc_limit = 33475 
rwq = 0 
CCDLc_limit_alone = 27015 
WTRc_limit_alone = 22429 
RTWc_limit_alone = 50802 

Commands details: 
total_CMD = 1252685 
n_nop = 1107250 
Read = 70992 
Write = 0 
L2_Alloc = 0 
L2_WB = 13828 
n_act = 35046 
n_pre = 35030 
n_ref = 0 
n_req = 74449 
total_req = 84820 

Dual Bus Interface Util: 
issued_total_row = 70076 
issued_total_col = 84820 
Row_Bus_Util =  0.055941 
CoL_Bus_Util = 0.067711 
Either_Row_CoL_Bus_Util = 0.116099 
Issued_on_Two_Bus_Simul_Util = 0.007553 
issued_two_Eff = 0.065053 
queue_avg = 0.884646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884646
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1252685 n_nop=1107639 n_act=34939 n_pre=34923 n_ref_event=0 n_req=73854 n_rd=70445 n_rd_L2_A=0 n_write=0 n_wr_bk=13626 bw_util=0.06711
n_activity=763099 dram_eff=0.1102
bk0: 4496a 1187182i bk1: 4460a 1188805i bk2: 4556a 1187140i bk3: 4540a 1184536i bk4: 4675a 1184981i bk5: 4720a 1183954i bk6: 4572a 1179488i bk7: 4520a 1183199i bk8: 4152a 1181972i bk9: 4152a 1182138i bk10: 4228a 1182185i bk11: 4144a 1184444i bk12: 4361a 1180952i bk13: 4317a 1182157i bk14: 4304a 1186343i bk15: 4248a 1182940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526918
Row_Buffer_Locality_read = 0.541827
Row_Buffer_Locality_write = 0.218833
Bank_Level_Parallism = 2.114109
Bank_Level_Parallism_Col = 1.723337
Bank_Level_Parallism_Ready = 1.316066
write_to_read_ratio_blp_rw_average = 0.096414
GrpLevelPara = 1.404698 

BW Util details:
bwutil = 0.067113 
total_CMD = 1252685 
util_bw = 84071 
Wasted_Col = 294195 
Wasted_Row = 177239 
Idle = 697180 

BW Util Bottlenecks: 
RCDc_limit = 334769 
RCDWRc_limit = 16112 
WTRc_limit = 27027 
RTWc_limit = 56291 
CCDLc_limit = 33900 
rwq = 0 
CCDLc_limit_alone = 27132 
WTRc_limit_alone = 23601 
RTWc_limit_alone = 52949 

Commands details: 
total_CMD = 1252685 
n_nop = 1107639 
Read = 70445 
Write = 0 
L2_Alloc = 0 
L2_WB = 13626 
n_act = 34939 
n_pre = 34923 
n_ref = 0 
n_req = 73854 
total_req = 84071 

Dual Bus Interface Util: 
issued_total_row = 69862 
issued_total_col = 84071 
Row_Bus_Util =  0.055770 
CoL_Bus_Util = 0.067113 
Either_Row_CoL_Bus_Util = 0.115788 
Issued_on_Two_Bus_Simul_Util = 0.007094 
issued_two_Eff = 0.061270 
queue_avg = 0.752729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.752729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218592, Miss = 38674, Miss_rate = 0.177, Pending_hits = 151, Reservation_fails = 570
L2_cache_bank[1]: Access = 213893, Miss = 38749, Miss_rate = 0.181, Pending_hits = 196, Reservation_fails = 2340
L2_cache_bank[2]: Access = 222048, Miss = 38852, Miss_rate = 0.175, Pending_hits = 224, Reservation_fails = 2394
L2_cache_bank[3]: Access = 213802, Miss = 38880, Miss_rate = 0.182, Pending_hits = 223, Reservation_fails = 1895
L2_cache_bank[4]: Access = 214684, Miss = 38897, Miss_rate = 0.181, Pending_hits = 200, Reservation_fails = 1646
L2_cache_bank[5]: Access = 227132, Miss = 38802, Miss_rate = 0.171, Pending_hits = 200, Reservation_fails = 399
L2_cache_bank[6]: Access = 224700, Miss = 38653, Miss_rate = 0.172, Pending_hits = 212, Reservation_fails = 1766
L2_cache_bank[7]: Access = 214154, Miss = 38773, Miss_rate = 0.181, Pending_hits = 188, Reservation_fails = 1159
L2_cache_bank[8]: Access = 220306, Miss = 38808, Miss_rate = 0.176, Pending_hits = 225, Reservation_fails = 694
L2_cache_bank[9]: Access = 213102, Miss = 38776, Miss_rate = 0.182, Pending_hits = 192, Reservation_fails = 1626
L2_cache_bank[10]: Access = 218604, Miss = 38756, Miss_rate = 0.177, Pending_hits = 220, Reservation_fails = 582
L2_cache_bank[11]: Access = 214627, Miss = 38899, Miss_rate = 0.181, Pending_hits = 204, Reservation_fails = 3051
L2_cache_bank[12]: Access = 226884, Miss = 38746, Miss_rate = 0.171, Pending_hits = 179, Reservation_fails = 672
L2_cache_bank[13]: Access = 214864, Miss = 38718, Miss_rate = 0.180, Pending_hits = 163, Reservation_fails = 1021
L2_cache_bank[14]: Access = 242079, Miss = 38832, Miss_rate = 0.160, Pending_hits = 200, Reservation_fails = 91
L2_cache_bank[15]: Access = 209328, Miss = 38995, Miss_rate = 0.186, Pending_hits = 190, Reservation_fails = 263
L2_cache_bank[16]: Access = 222999, Miss = 38825, Miss_rate = 0.174, Pending_hits = 280, Reservation_fails = 3518
L2_cache_bank[17]: Access = 226039, Miss = 38893, Miss_rate = 0.172, Pending_hits = 199, Reservation_fails = 1419
L2_cache_bank[18]: Access = 221201, Miss = 38883, Miss_rate = 0.176, Pending_hits = 250, Reservation_fails = 3400
L2_cache_bank[19]: Access = 238098, Miss = 39118, Miss_rate = 0.164, Pending_hits = 264, Reservation_fails = 1283
L2_cache_bank[20]: Access = 210169, Miss = 38712, Miss_rate = 0.184, Pending_hits = 197, Reservation_fails = 1230
L2_cache_bank[21]: Access = 231430, Miss = 39017, Miss_rate = 0.169, Pending_hits = 293, Reservation_fails = 5554
L2_cache_bank[22]: Access = 218825, Miss = 38804, Miss_rate = 0.177, Pending_hits = 211, Reservation_fails = 1954
L2_cache_bank[23]: Access = 212254, Miss = 38587, Miss_rate = 0.182, Pending_hits = 207, Reservation_fails = 982
L2_cache_bank[24]: Access = 218070, Miss = 38701, Miss_rate = 0.177, Pending_hits = 234, Reservation_fails = 2793
L2_cache_bank[25]: Access = 214943, Miss = 39009, Miss_rate = 0.181, Pending_hits = 274, Reservation_fails = 3959
L2_cache_bank[26]: Access = 217597, Miss = 38909, Miss_rate = 0.179, Pending_hits = 243, Reservation_fails = 1449
L2_cache_bank[27]: Access = 225085, Miss = 38989, Miss_rate = 0.173, Pending_hits = 273, Reservation_fails = 1273
L2_cache_bank[28]: Access = 216339, Miss = 38860, Miss_rate = 0.180, Pending_hits = 189, Reservation_fails = 851
L2_cache_bank[29]: Access = 222906, Miss = 38889, Miss_rate = 0.174, Pending_hits = 177, Reservation_fails = 433
L2_cache_bank[30]: Access = 211248, Miss = 38798, Miss_rate = 0.184, Pending_hits = 209, Reservation_fails = 1377
L2_cache_bank[31]: Access = 217170, Miss = 38811, Miss_rate = 0.179, Pending_hits = 277, Reservation_fails = 2545
L2_cache_bank[32]: Access = 215120, Miss = 38658, Miss_rate = 0.180, Pending_hits = 159, Reservation_fails = 386
L2_cache_bank[33]: Access = 221796, Miss = 38769, Miss_rate = 0.175, Pending_hits = 207, Reservation_fails = 2753
L2_cache_bank[34]: Access = 214361, Miss = 38708, Miss_rate = 0.181, Pending_hits = 219, Reservation_fails = 4384
L2_cache_bank[35]: Access = 217339, Miss = 38774, Miss_rate = 0.178, Pending_hits = 242, Reservation_fails = 3024
L2_cache_bank[36]: Access = 214736, Miss = 38803, Miss_rate = 0.181, Pending_hits = 256, Reservation_fails = 765
L2_cache_bank[37]: Access = 213067, Miss = 38556, Miss_rate = 0.181, Pending_hits = 225, Reservation_fails = 1963
L2_cache_bank[38]: Access = 216644, Miss = 38764, Miss_rate = 0.179, Pending_hits = 189, Reservation_fails = 992
L2_cache_bank[39]: Access = 221772, Miss = 38818, Miss_rate = 0.175, Pending_hits = 238, Reservation_fails = 2139
L2_cache_bank[40]: Access = 229092, Miss = 38914, Miss_rate = 0.170, Pending_hits = 200, Reservation_fails = 758
L2_cache_bank[41]: Access = 219602, Miss = 38787, Miss_rate = 0.177, Pending_hits = 180, Reservation_fails = 1121
L2_cache_bank[42]: Access = 214275, Miss = 38864, Miss_rate = 0.181, Pending_hits = 172, Reservation_fails = 430
L2_cache_bank[43]: Access = 219595, Miss = 38809, Miss_rate = 0.177, Pending_hits = 251, Reservation_fails = 2223
L2_cache_bank[44]: Access = 215599, Miss = 38873, Miss_rate = 0.180, Pending_hits = 214, Reservation_fails = 2990
L2_cache_bank[45]: Access = 224521, Miss = 38775, Miss_rate = 0.173, Pending_hits = 149, Reservation_fails = 152
L2_cache_bank[46]: Access = 215394, Miss = 38736, Miss_rate = 0.180, Pending_hits = 200, Reservation_fails = 832
L2_cache_bank[47]: Access = 213939, Miss = 38545, Miss_rate = 0.180, Pending_hits = 185, Reservation_fails = 588
L2_total_cache_accesses = 10520024
L2_total_cache_misses = 1862768
L2_total_cache_miss_rate = 0.1771
L2_total_cache_pending_hits = 10230
L2_total_cache_reservation_fails = 79689
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8432242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1246497
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121476
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 78807
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10520024
icnt_total_pkts_simt_to_mem=10517784
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43069
	minimum = 5
	maximum = 81
Network latency average = 5.23126
	minimum = 5
	maximum = 81
Slowest packet = 17118650
Flit latency average = 5.23126
	minimum = 5
	maximum = 81
Slowest flit = 17118650
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.131792
	minimum = 0.115138 (at node 55)
	maximum = 0.159287 (at node 13)
Accepted packet rate average = 0.131792
	minimum = 0.115138 (at node 55)
	maximum = 0.159287 (at node 13)
Injected flit rate average = 0.131792
	minimum = 0.115138 (at node 55)
	maximum = 0.159287 (at node 13)
Accepted flit rate average= 0.131792
	minimum = 0.115138 (at node 55)
	maximum = 0.159287 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33219 (10 samples)
	minimum = 5 (10 samples)
	maximum = 62 (10 samples)
Network latency average = 5.21345 (10 samples)
	minimum = 5 (10 samples)
	maximum = 61.5 (10 samples)
Flit latency average = 5.21345 (10 samples)
	minimum = 5 (10 samples)
	maximum = 61.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.200907 (10 samples)
	minimum = 0.180678 (10 samples)
	maximum = 0.234277 (10 samples)
Accepted packet rate average = 0.200907 (10 samples)
	minimum = 0.180678 (10 samples)
	maximum = 0.234547 (10 samples)
Injected flit rate average = 0.200907 (10 samples)
	minimum = 0.180678 (10 samples)
	maximum = 0.234277 (10 samples)
Accepted flit rate average = 0.200907 (10 samples)
	minimum = 0.180678 (10 samples)
	maximum = 0.234547 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 49 min, 36 sec (60576 sec)
gpgpu_simulation_rate = 2589 (inst/sec)
gpgpu_simulation_rate = 29 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9029
gpu_sim_insn = 7478645
gpu_ipc =     828.2916
gpu_tot_sim_cycle = 1777528
gpu_tot_sim_insn = 164338708
gpu_tot_ipc =      92.4535
gpu_tot_issued_cta = 12859
gpu_occupancy = 77.0776% 
gpu_tot_occupancy = 76.9440% 
max_total_param_size = 0
gpu_stall_dramfull = 12946
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4213
partiton_level_parallism_total  =       5.9802
partiton_level_parallism_util =      13.8442
partiton_level_parallism_util_total  =       7.6365
L2_BW  =     476.9783 GB/Sec
L2_BW_total  =     229.6873 GB/Sec
gpu_total_sim_rate=2694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6611406
	L1I_total_cache_misses = 20667
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 319030, Miss = 51361, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 318835, Miss = 51877, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 320369, Miss = 51615, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 324404, Miss = 50933, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326837, Miss = 51217, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 321661, Miss = 50995, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 317321, Miss = 51251, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 324213, Miss = 51503, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 327861, Miss = 52271, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316312, Miss = 51458, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 319428, Miss = 52908, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318397, Miss = 51756, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 327685, Miss = 52631, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 328338, Miss = 52643, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 318435, Miss = 51365, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 321258, Miss = 52177, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 319009, Miss = 51855, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 315231, Miss = 51050, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 316911, Miss = 52212, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 319541, Miss = 52517, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 321510, Miss = 52945, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 321104, Miss = 52861, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 323258, Miss = 52946, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 315166, Miss = 50988, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 320231, Miss = 51823, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 321069, Miss = 52447, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 314291, Miss = 51074, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 321314, Miss = 52169, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 318227, Miss = 50807, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 316151, Miss = 50770, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 321559, Miss = 51186, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 320908, Miss = 51963, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 315109, Miss = 51202, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 329268, Miss = 52382, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 316619, Miss = 51065, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 316505, Miss = 50855, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 324603, Miss = 52135, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 320271, Miss = 51090, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 336666, Miss = 52261, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 330778, Miss = 52053, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12845683
	L1D_total_cache_misses = 2070617
	L1D_total_cache_miss_rate = 0.1612
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 448896
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10588146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 972713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836216
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 443776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6590739
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20667
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12397075
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6611406

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3138, 3866, 3586, 4566, 3082, 4202, 3698, 4370, 2298, 3110, 2606, 3138, 3222, 3054, 3138, 3250, 2672, 3230, 3120, 3064, 3428, 3372, 3092, 3120, 2827, 2351, 2519, 2661, 2549, 2407, 2687, 2482, 2312, 2256, 2228, 2340, 2303, 2144, 2006, 2340, 1831, 1777, 1889, 1637, 1635, 2309, 1973, 1777, 1619, 1684, 1486, 1460, 1563, 1402, 1654, 1542, 1207, 1244, 1130, 1384, 1151, 1130, 1186, 1130, 
gpgpu_n_tot_thrd_icount = 405840960
gpgpu_n_tot_w_icount = 12682530
gpgpu_n_stall_shd_mem = 407749588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10180528
gpgpu_n_mem_write_global = 448608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33816280
gpgpu_n_store_insn = 3588804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14364672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386922209	W0_Idle:14222848	W0_Scoreboard:21639781	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118820	W28:90475	W29:79025	W30:61520	W31:32520	W32:3030095
single_issue_nums: WS0:3157625	WS1:3174185	WS2:3160495	WS3:3190225	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14351944 {8:1793993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17944320 {40:448608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71759720 {40:1793993,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3588864 {8:448608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 2302 
max_icnt2mem_latency = 603 
maxmrqlatency = 2082 
max_icnt2sh_latency = 83 
averagemflatency = 165 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 7 
mrq_lat_table:716940 	410025 	23081 	33342 	261881 	178630 	82630 	51399 	22457 	2903 	163 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8911658 	1679468 	36896 	1268 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5857251 	4450316 	309570 	10361 	1006 	865 	525 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9787040 	822617 	17445 	2123 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3480 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        38        33        30        20        19        34        31        22        21        30 
dram[1]:        64        64        64        64        64        64        33        37        19        32        32        24        31        17        44        59 
dram[2]:        64        64        64        64        58        57        22        27        17        21        32        26        40        40        23        39 
dram[3]:        64        64        64        64        64        58        27        28        28        32        22        17        18        28        25        29 
dram[4]:        64        64        64        64        64        64        38        33        29        21        21        18        27        36        53        55 
dram[5]:        64        64        64        64        64        61        32        32        20        21        24        22        15        23        25        29 
dram[6]:        64        64        64        64        52        53        28        28        20        24        19        16        44        36        37        25 
dram[7]:        64        64        64        64        64        60        32        25        21        20        24        20        33        38        41        26 
dram[8]:        64        64        64        64        64        64        29        29        16        38        24        26        27        42        41        45 
dram[9]:        64        64        64        64        64        61        32        45        19        19        21        25        14        28        25        30 
dram[10]:        64        64        64        64        61        53        24        19        19        19        33        28        44        36        32        30 
dram[11]:        64        64        64        64        60        60        24        33        24        21        20        24        26        16        30        30 
dram[12]:        64        64        64        64        64        64        40        33        16        25        26        20        25        35        50        16 
dram[13]:        64        64        64        64        64        61        29        36        22        40        22        28        19        32        62        24 
dram[14]:        64        64        64        64        58        64        21        27        23        36        24        40        44        36        21        23 
dram[15]:        64        64        64        64        64        60        32        34        16        17        17        17        31        23        28        33 
dram[16]:        64        64        64        64        64        64        32        45        23        23        22        19        24        27        48        35 
dram[17]:        64        64        64        64        62        64        32        45        21        21        26        25        28        22        41        24 
dram[18]:        64        64        64        64        46        57        28        38        18        35        28        17        36        40        27        40 
dram[19]:        64        64        64        64        60        61        25        28        24        28        29        24        23        22        34        18 
dram[20]:        64        64        64        64        64        64        38        43        21        31        25        24        26        34        25        32 
dram[21]:        64        64        64        64        64        64        32        32        23        33        27        24        17        25        41        45 
dram[22]:        64        64        64        64        57        58        23        27        20        22        33        41        52        36        31        27 
dram[23]:        64        64        64        64        60        64        35        30        20        26        36        35        20        21        59        31 
maximum service time to same row:
dram[0]:     17184     14193     17837     13364     10514     27393     13085      9729     10632      8465     10557     12360     33602     16503     11129     68515 
dram[1]:     10007     15061     17705      9099     11096     10374      7192      9011     12377     19393      7958     12902      8379      6589     16684     17273 
dram[2]:     13707     11133     30052     13010      8848     18535     16068      9698      8452     11301     10433     11793     10826     19404     13573     12649 
dram[3]:     12888     12975      7460     18388     11317     15753      8241      7878     10762     15659      7949     11738      9157     11973      6796      9360 
dram[4]:      8456     15278     13208     12907     20193      8902      7743     10186     12300     12648     10265     22141      8678     21743     16234     18360 
dram[5]:      7751     11287      7199      7681      9659      8076      9422     14856      6793     14976      9375     10159     11188     12747      9490     13350 
dram[6]:      7407     18879      9021     12082      8904      7168      7567     11799     15006     10821      6165      8735     13170     34595     11620     12600 
dram[7]:     15261     17231      6287      9070     12094     22334     11160      7990     52140      8928      9264     10903      9076      8796     12727     10465 
dram[8]:     11108     36067      5746      7894     12439     15311     16063      9720     12769     27401      7196      8391     19810     13519     13313     14241 
dram[9]:     15305     41755      7332     12895     10246      8325     12029      9051     15226     12608      9209     13666      7771      9946     13851     14137 
dram[10]:     11171     88541     12998     19566      9102      9883      5267     10683     11063      9517      7764     14973      8040      7673     11198     10742 
dram[11]:     12360     89544      9712     19920     11621      9275      7320     12095     13632      8969      6569      6768     54049     10530     13011      9451 
dram[12]:     15535     11682      7136     15373     11711     10934      7500     10252     17107      7484     10918      6586      9038     20092     16688     10556 
dram[13]:     11197     25322     13125      8171      8031      9490      9636     10725     12721     17020      7991      7914     10800     16721     18727     12834 
dram[14]:     17847     16675     17195      8879     10608      8376      7757      9440     10175     11280     10252      7662     10074     19543     15112     12378 
dram[15]:     13136     10834     12174      6638      8668     11366     11880     10213     11538     11560      8808      7096     12849     23623     14117     11893 
dram[16]:     30396     12702     10136      8490     11943     11857      9613     10145      7545      7949     11574      8167     28923      7985     15888     23658 
dram[17]:     17090     17108      7149      8667     13770      6928      8102     13298      9044      9353     15752      9729     11924      6543     35491      9392 
dram[18]:     50093     32770      7946      8892     11196      7963      9716      7987      6480     15768      9955      7608     10649     32016     11125     30933 
dram[19]:     13947     14772     32596      8820     15626     11671      8412     13203     13026     25146     10604     10996      5813      8228     11311     14160 
dram[20]:     35601     10235      8819      6989      6516     11829     20919      9418     47753     10673     11675     10568     18807      8691     13253      9385 
dram[21]:     14650      8773     28212     22822      9305     11766      7412      8334     12703     12321      9121      9709      5184      8871     16433     12405 
dram[22]:     29867     10454      5894     10759     12230     10889     18191     12516     11422      9453     12734     18667     35437      9034      9328     10711 
dram[23]:     11659     16599     14115     12900      8652      6961      7437     12639     14999     11842      9960     13544      6973      7481     32825     15238 
average row accesses per activate:
dram[0]:  2.281592  2.313843  2.242120  2.398888  2.377286  2.369157  2.267290  2.206976  2.047376  1.880222  1.948253  2.002685  2.163217  1.931136  2.036117  2.170580 
dram[1]:  2.274655  2.236656  2.280872  2.250485  2.343453  2.362899  2.157338  2.170367  2.138902  1.919791  1.944640  1.975000  2.138399  1.956035  2.146919  2.140818 
dram[2]:  2.119818  2.194951  2.235795  2.160411  2.228997  2.210550  2.123581  2.072751  1.971530  1.798292  1.974768  2.017647  2.111310  1.940050  1.990313  2.136732 
dram[3]:  2.246985  2.221422  2.151136  2.249412  2.189846  2.266730  2.076890  2.126866  2.031974  1.959339  1.961573  1.941743  2.068131  1.926391  1.988058  2.081793 
dram[4]:  2.167742  2.287968  2.380102  2.313418  2.441918  2.274619  2.202181  2.168258  2.033088  2.016364  1.984305  1.980829  2.158088  1.953814  2.094243  2.134060 
dram[5]:  2.290386  2.250847  2.208786  2.188802  2.260493  2.304489  2.243948  2.207228  2.004552  2.029520  1.982690  2.021410  1.962994  2.102114  2.068411  2.088961 
dram[6]:  2.228053  2.291542  2.247511  2.303015  2.290323  2.230248  2.094654  2.025316  1.916376  2.000000  1.934370  1.986173  2.105002  2.049015  2.130682  1.957660 
dram[7]:  2.226711  2.257752  2.128043  2.148594  2.188189  2.295423  2.234339  2.142477  2.059736  2.082192  2.003668  1.957344  2.137237  2.102401  2.156489  2.226912 
dram[8]:  2.307692  2.283465  2.255370  2.282609  2.400774  2.226012  2.415047  2.031381  2.019599  2.036305  2.022894  1.973708  2.066607  1.975476  2.139780  2.106244 
dram[9]:  2.200855  2.285714  2.196759  2.364360  2.316846  2.292526  2.240317  2.063721  2.114039  1.975817  2.001345  2.072644  1.997874  2.077945  2.205166  2.082565 
dram[10]:  2.275896  2.490586  2.219340  2.331566  2.182540  2.239857  2.045746  2.187926  1.958371  1.895806  2.016231  2.052632  2.167356  2.070423  2.005762  2.165468 
dram[11]:  2.279800  2.247296  2.130888  2.404092  2.175523  2.237986  2.098191  2.214949  2.095193  1.952742  1.953242  1.889830  1.974196  1.872601  2.079667  2.047641 
dram[12]:  2.447313  2.348485  2.246066  2.307988  2.332547  2.364069  2.154751  2.138792  1.941202  2.017800  2.000452  1.919589  2.102366  2.139322  2.110173  2.093706 
dram[13]:  2.253961  2.254197  2.225929  2.230483  2.232464  2.210080  2.234884  2.169431  2.085890  2.062181  1.936097  2.017489  1.949959  2.017972  2.151052  2.010309 
dram[14]:  2.388519  2.155814  2.085526  2.201658  2.267914  2.287088  2.233146  2.225300  1.844482  1.901476  1.872127  1.988551  2.149886  1.997463  1.976673  1.953745 
dram[15]:  2.284074  2.227534  2.280867  2.301633  2.314166  2.400978  2.237785  2.153709  1.897747  1.829778  2.019099  1.924138  1.945470  2.047891  2.036954  1.989199 
dram[16]:  2.342771  2.149103  2.327844  2.370775  2.329412  2.249428  2.223978  2.288461  1.957597  1.935836  2.000000  1.951542  1.980924  2.022827  2.159257  2.134321 
dram[17]:  2.170596  2.145786  2.315815  2.290544  2.304060  2.212270  2.180417  2.274247  1.909843  1.934534  2.009520  2.013964  2.002130  2.061982  2.122411  1.995506 
dram[18]:  2.176142  2.181904  2.345067  2.249523  2.136049  2.265987  2.210526  2.005875  1.945446  2.043335  1.961725  2.039819  1.935364  2.086261  1.972890  2.022831 
dram[19]:  2.208855  2.219759  2.308108  2.436932  2.245590  2.185576  2.219178  2.238841  2.009585  1.982906  2.079795  2.073728  1.852121  2.047891  2.065446  2.025489 
dram[20]:  2.232637  2.280138  2.444214  2.219604  2.340824  2.314299  2.313390  2.068505  2.095170  2.003157  2.069109  1.972420  2.184941  2.035824  2.169386  2.041610 
dram[21]:  2.176080  2.297631  2.402532  2.227166  2.285110  2.386091  2.274684  2.189798  1.966458  2.015117  1.997365  1.998221  2.066637  2.147421  2.097460  2.070588 
dram[22]:  2.158356  2.112324  2.288581  2.311229  2.409756  2.224719  2.159603  2.238946  1.909209  1.944812  2.061290  2.015145  2.076010  2.105713  2.007137  2.028585 
dram[23]:  2.199151  2.225651  2.284129  2.180851  2.313596  2.259835  2.119246  2.210916  1.949378  1.990930  2.021739  1.992259  2.025121  1.991240  2.174964  1.935343 
average row locality = 1783452/837934 = 2.128392
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4439      4472      4524      4564      4720      4701      4594      4552      4172      4174      4168      4237      4368      4336      4313      4329 
dram[1]:      4460      4556      4536      4478      4720      4732      4628      4536      4164      4164      4192      4264      4488      4477      4328      4304 
dram[2]:      4492      4524      4547      4636      4716      4657      4603      4556      4192      4184      4221      4224      4465      4425      4321      4292 
dram[3]:      4496      4468      4480      4592      4736      4616      4580      4584      4148      4148      4152      4201      4381      4368      4300      4308 
dram[4]:      4532      4480      4500      4548      4720      4704      4588      4520      4184      4196      4185      4203      4456      4372      4311      4309 
dram[5]:      4466      4487      4509      4552      4733      4752      4568      4564      4164      4160      4232      4292      4480      4440      4308      4292 
dram[6]:      4504      4453      4560      4556      4744      4720      4536      4544      4164      4120      4240      4220      4437      4449      4305      4292 
dram[7]:      4516      4496      4544      4620      4740      4740      4564      4568      4144      4168      4136      4214      4432      4401      4320      4292 
dram[8]:      4489      4480      4548      4549      4736      4684      4590      4589      4191      4193      4184      4189      4419      4433      4280      4320 
dram[9]:      4476      4544      4564      4568      4740      4769      4553      4592      4172      4172      4228      4276      4463      4457      4323      4316 
dram[10]:      4425      4472      4532      4639      4729      4788      4540      4560      4140      4147      4232      4252      4474      4467      4324      4316 
dram[11]:      4423      4426      4532      4528      4764      4680      4612      4521      4162      4144      4188      4220      4427      4352      4296      4280 
dram[12]:      4485      4488      4536      4603      4724      4748      4522      4615      4184      4182      4188      4248      4381      4432      4305      4297 
dram[13]:      4524      4528      4504      4608      4740      4732      4556      4576      4180      4204      4244      4260      4477      4477      4304      4292 
dram[14]:      4496      4476      4572      4594      4744      4764      4528      4560      4172      4146      4240      4276      4479      4484      4297      4253 
dram[15]:      4428      4496      4640      4602      4728      4696      4560      4560      4144      4140      4200      4228      4405      4425      4321      4240 
dram[16]:      4476      4504      4500      4584      4729      4700      4541      4515      4192      4200      4200      4197      4432      4373      4240      4276 
dram[17]:      4525      4536      4540      4508      4672      4720      4560      4507      4148      4168      4200      4236      4460      4483      4312      4256 
dram[18]:      4504      4453      4552      4540      4712      4680      4576      4520      4184      4112      4224      4268      4461      4455      4314      4248 
dram[19]:      4440      4453      4525      4632      4740      4744      4592      4468      4163      4168      4217      4204      4352      4421      4315      4264 
dram[20]:      4446      4460      4536      4536      4768      4756      4602      4537      4186      4201      4222      4201      4409      4420      4321      4276 
dram[21]:      4436      4492      4564      4572      4660      4748      4596      4508      4158      4164      4308      4256      4448      4469      4338      4224 
dram[22]:      4508      4484      4600      4589      4720      4728      4536      4504      4176      4168      4236      4284      4485      4446      4304      4224 
dram[23]:      4496      4460      4556      4540      4675      4720      4572      4520      4152      4152      4228      4144      4361      4317      4304      4248 
total dram reads = 1700812
bank skew: 4788/4112 = 1.16
chip skew: 71213/70445 = 1.01
number of total write accesses:
dram[0]:       147       158       171       181       220       215       258       257       236       237       237       239       231       235       197       201 
dram[1]:       153       179       174       158       220       223       267       254       240       240       234       239       240       239       202       196 
dram[2]:       161       171       175       199       219       204       260       259       240       238       240       235       239       235       199       193 
dram[3]:       162       157       160       188       224       194       255       261       237       237       238       232       233       238       195       197 
dram[4]:       172       160       165       176       220       216       259       248       240       240       240       240       240       239       200       196 
dram[5]:       156       161       167       178       222       228       252       261       240       240       235       240       241       233       197       193 
dram[6]:       166       153       180       179       226       220       244       256       236       230       240       233       234       233       195       193 
dram[7]:       169       164       176       195       225       225       251       259       235       240       234       237       240       239       200       193 
dram[8]:       161       160       177       176       224       211       257       266       240       238       234       240       235       239       190       200 
dram[9]:       159       176       181       182       225       231       248       266       240       240       235       232       236       235       202       199 
dram[10]:       145       158       173       199       221       236       245       260       235       238       240       233       240       237       201       199 
dram[11]:       148       145       173       172       231       210       260       250       240       236       240       240       240       234       194       190 
dram[12]:       160       162       174       193       221       226       240       270       240       239       237       240       240       236       196       194 
dram[13]:       171       172       166       192       225       223       249       264       240       240       240       239       238       239       196       193 
dram[14]:       164       159       183       188       225       231       242       260       240       235       240       240       240       240       194       182 
dram[15]:       147       164       200       190       222       214       249       260       236       235       240       236       233       236       199       180 
dram[16]:       158       166       165       186       221       215       245       245       240       235       240       233       241       235       180       189 
dram[17]:       170       174       175       167       208       220       250       253       237       235       233       235       239       241       196       184 
dram[18]:       166       153       178       175       218       210       254       260       238       226       235       240       240       237       198       182 
dram[19]:       150       153       172       198       225       226       268       247       240       240       240       240       232       240       198       186 
dram[20]:       151       155       174       174       232       229       270       264       239       240       239       233       234       240       200       189 
dram[21]:       149       163       181       183       205       227       265       257       239       235       240       236       235       236       203       176 
dram[22]:       167       161       190       186       220       222       254       256       240       237       237       240       240       235       196       176 
dram[23]:       164       156       179       175       209       220       262       260       238       238       236       231       234       229       196       182 
total dram writes = 82640
bank skew: 270/145 = 1.86
chip skew: 3487/3394 = 1.03
average mf latency per bank:
dram[0]:       1370      1405      1143      1195      1042      1019       873       905       821       724       724       686       663       660      1192      1091
dram[1]:       1569      1457      1263      1189       991       945       836       880       820       751       715       688       632       635      1108      1162
dram[2]:       1366      1497      1150      1174       927      1123       909       896       838       831       723       746       631       658      1137      1119
dram[3]:       1469      1468      1326      1125       995      1040       808       875       749       749       657       694       625       660      1370      1081
dram[4]:       1364      1349      1287      1253       964       983       923       845       760       753       725       727       632       637      1240      1165
dram[5]:       1681      1364      1181      1197       917      1006       922       880       729       723       694       696       620       631      1087      1202
dram[6]:       1379      1548      1317      1171      1066       996       837       825       850       746       655       675       631       627      1342      1135
dram[7]:       1450      1427      1300      1241      1006       946      1019       817       773       736       676       663       608       627      1718      1054
dram[8]:       1559      1547      1148      1151      1004      1025       818       910       804       835       717       681       647       655      1323      1255
dram[9]:       1581      1397      1163      1365      1029       978       859       954       821       769       700       708       618       628      1157      1600
dram[10]:       1262      1511      1144      1357      1144       947       880       887       763       782       679       696       637       649      1095      1449
dram[11]:       1453      1468      1222      1195      1001      1025       881       841       767       750       736       661       629       586      1146      1153
dram[12]:       1306      1507      1217      1163      1020       990       871       884       766       800       681       731       669       648      1364      1160
dram[13]:       1429      1498      1243      1104      1009      1113       846       850       745       722       698       682       608       621      1217      1391
dram[14]:       1436      1395      1089      1188       971       958       839       863       773       819       681       712       642       630      1316      1402
dram[15]:       1349      1357      1142      1295       931      1005       892       867       789       791       683       699       648       642      1197      1144
dram[16]:       1462      1366      1156      1235       944      1016       875       831       802       808       690       650       622       644      1221      1436
dram[17]:       1419      1409      1180      1113      1005      1053       869       869       772       822       688       702       619       608      1183      1243
dram[18]:       1413      1449      1189      1115      1022      1047       876       790       761       805       694       677       613       656      1115      1171
dram[19]:       1372      1578      1158      1167       987      1061       945       848       829       764       695       722       636       614      1152      1211
dram[20]:       1643      1578      1197      1239      1055       977       898       857       783       794       743       716       672       639      1249      1163
dram[21]:       1312      1387      1127      1202      1090      1005       875       870       775       778       690       683       607       662      1240      1329
dram[22]:       1388      1539      1196      1408       972       960       892       839       771       706       693       672       631       622      1186      1267
dram[23]:       1310      1424      1233      1232      1140       984       858       872       755       777       673       678       612       592      1113      1141
maximum mf latency per bank:
dram[0]:        924       850       755       824      1182      1095       693       773       878      1060       706       879      1582       926       824       798
dram[1]:       1110       817       989       994      2014      2175       843      1023      1176       839       950      1073       967       846       858      1060
dram[2]:        777       958       867       930       839       723       843       731       720       658       654       707       734       953       668       766
dram[3]:        655       659       740      1237       747       743       746       878       976       727       650      1160      1151       860       708       746
dram[4]:        851      1024      1026       981      1358      1275       896      1014       969      1048       854      1024      1993      1176       830       852
dram[5]:       1248       738       820      1058       897      1078       869      1090       794      1081       977      1283       914       921       851       957
dram[6]:        756       675      1478       703       809       823      1002       914       699       763       914       685       788       726       842       752
dram[7]:        799       910       865      1011      1148       980       748      1005       956       810       639       866      1260      1938       847       901
dram[8]:        873       942      1248       758      1363      1104       982       783      1158       846      1050       765      1314      1275       748       799
dram[9]:        869       986      1012      1059      1260       833       917      1020       878      1038      1026       950       926      1089      1289       846
dram[10]:        724       904       994      1252       966      1162       927      1475       778      1410       798      1144       958      1322      1009      1202
dram[11]:        679       724       928       976       809       879       938      1033       720       810       837       920       710      1014       767       676
dram[12]:        925      1263      1050      1276      1555      1802      1362      1220      1043      1647      1004      1092      1598      1277       762      1206
dram[13]:        829       881       815      1198      1037      1129       937       895       767       857       814      1061       965       858       838       809
dram[14]:        840       745       833      1523       982      1060       838       914       727       837       677       848       926      1069       674       961
dram[15]:        904       849      1200      1114      1083       985      1040      1437      1077       709       826       956      1632      1376       900       982
dram[16]:        875       999       916      1037       895      1567      1015      1063      1040       935       867       887      1132      2302       796      1103
dram[17]:        940      1285       920      1002       870      1394       987      1156       874      1074       769      1230       948      1028       782       800
dram[18]:        967       806       888       936       828       873      1033       719       725       753       914       774       863       709       769       805
dram[19]:        838       889       874      1739      1021       918      1005       986       765       854       767      1029      1656      1377       797       929
dram[20]:       1276      1083      1251      1030      1691      1729      1145      1065      1532      1076      1350      1014      1459      2141      1362      1144
dram[21]:        815      1040      1266       976       974       961       855       896       865       910      1423       913       878      1026       746       902
dram[22]:        869       858      1395      1029       767       879       846       942       856       743       776       959       873       755       827       806
dram[23]:        725       691       883       851       868       849       928       659       693       747       725       666      1118       853       762       744

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1115060 n_act=34346 n_pre=34330 n_ref_event=0 n_req=74083 n_rd=70663 n_rd_L2_A=0 n_write=0 n_wr_bk=13680 bw_util=0.06699
n_activity=761616 dram_eff=0.1107
bk0: 4439a 1196571i bk1: 4472a 1196806i bk2: 4524a 1193953i bk3: 4564a 1194418i bk4: 4720a 1191580i bk5: 4701a 1190484i bk6: 4594a 1190096i bk7: 4552a 1188861i bk8: 4172a 1188474i bk9: 4174a 1184707i bk10: 4168a 1187581i bk11: 4237a 1188443i bk12: 4368a 1190216i bk13: 4336a 1184113i bk14: 4313a 1189977i bk15: 4329a 1193307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536398
Row_Buffer_Locality_read = 0.550062
Row_Buffer_Locality_write = 0.254094
Bank_Level_Parallism = 2.124548
Bank_Level_Parallism_Col = 1.755640
Bank_Level_Parallism_Ready = 1.379202
write_to_read_ratio_blp_rw_average = 0.095514
GrpLevelPara = 1.406776 

BW Util details:
bwutil = 0.066988 
total_CMD = 1259080 
util_bw = 84343 
Wasted_Col = 289825 
Wasted_Row = 176432 
Idle = 708480 

BW Util Bottlenecks: 
RCDc_limit = 329029 
RCDWRc_limit = 14992 
WTRc_limit = 24766 
RTWc_limit = 55076 
CCDLc_limit = 32852 
rwq = 0 
CCDLc_limit_alone = 26514 
WTRc_limit_alone = 21879 
RTWc_limit_alone = 51625 

Commands details: 
total_CMD = 1259080 
n_nop = 1115060 
Read = 70663 
Write = 0 
L2_Alloc = 0 
L2_WB = 13680 
n_act = 34346 
n_pre = 34330 
n_ref = 0 
n_req = 74083 
total_req = 84343 

Dual Bus Interface Util: 
issued_total_row = 68676 
issued_total_col = 84343 
Row_Bus_Util =  0.054545 
CoL_Bus_Util = 0.066988 
Either_Row_CoL_Bus_Util = 0.114385 
Issued_on_Two_Bus_Simul_Util = 0.007147 
issued_two_Eff = 0.062484 
queue_avg = 0.876216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114228 n_act=34694 n_pre=34678 n_ref_event=0 n_req=74485 n_rd=71027 n_rd_L2_A=0 n_write=0 n_wr_bk=13832 bw_util=0.0674
n_activity=763939 dram_eff=0.1111
bk0: 4460a 1194665i bk1: 4556a 1190612i bk2: 4536a 1192138i bk3: 4478a 1192584i bk4: 4720a 1188943i bk5: 4732a 1188203i bk6: 4628a 1185700i bk7: 4536a 1187015i bk8: 4164a 1189934i bk9: 4164a 1185624i bk10: 4192a 1186466i bk11: 4264a 1185821i bk12: 4488a 1187988i bk13: 4477a 1182802i bk14: 4328a 1192214i bk15: 4304a 1191521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534215
Row_Buffer_Locality_read = 0.545525
Row_Buffer_Locality_write = 0.301909
Bank_Level_Parallism = 2.152060
Bank_Level_Parallism_Col = 1.796017
Bank_Level_Parallism_Ready = 1.442334
write_to_read_ratio_blp_rw_average = 0.090019
GrpLevelPara = 1.410088 

BW Util details:
bwutil = 0.067398 
total_CMD = 1259080 
util_bw = 84859 
Wasted_Col = 291850 
Wasted_Row = 179751 
Idle = 702620 

BW Util Bottlenecks: 
RCDc_limit = 332719 
RCDWRc_limit = 13671 
WTRc_limit = 23652 
RTWc_limit = 52642 
CCDLc_limit = 32594 
rwq = 0 
CCDLc_limit_alone = 26518 
WTRc_limit_alone = 20935 
RTWc_limit_alone = 49283 

Commands details: 
total_CMD = 1259080 
n_nop = 1114228 
Read = 71027 
Write = 0 
L2_Alloc = 0 
L2_WB = 13832 
n_act = 34694 
n_pre = 34678 
n_ref = 0 
n_req = 74485 
total_req = 84859 

Dual Bus Interface Util: 
issued_total_row = 69372 
issued_total_col = 84859 
Row_Bus_Util =  0.055097 
CoL_Bus_Util = 0.067398 
Either_Row_CoL_Bus_Util = 0.115046 
Issued_on_Two_Bus_Simul_Util = 0.007449 
issued_two_Eff = 0.064749 
queue_avg = 0.997727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.997727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1112066 n_act=35886 n_pre=35870 n_ref_event=0 n_req=74522 n_rd=71055 n_rd_L2_A=0 n_write=0 n_wr_bk=13868 bw_util=0.06745
n_activity=768519 dram_eff=0.1105
bk0: 4492a 1190676i bk1: 4524a 1190350i bk2: 4547a 1191151i bk3: 4636a 1186613i bk4: 4716a 1187368i bk5: 4657a 1187549i bk6: 4603a 1184711i bk7: 4556a 1184897i bk8: 4192a 1186169i bk9: 4184a 1183501i bk10: 4221a 1188161i bk11: 4224a 1188431i bk12: 4465a 1186879i bk13: 4425a 1183910i bk14: 4321a 1189213i bk15: 4292a 1192980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518451
Row_Buffer_Locality_read = 0.533305
Row_Buffer_Locality_write = 0.214018
Bank_Level_Parallism = 2.164045
Bank_Level_Parallism_Col = 1.763938
Bank_Level_Parallism_Ready = 1.364931
write_to_read_ratio_blp_rw_average = 0.093034
GrpLevelPara = 1.419232 

BW Util details:
bwutil = 0.067448 
total_CMD = 1259080 
util_bw = 84923 
Wasted_Col = 297977 
Wasted_Row = 179585 
Idle = 696595 

BW Util Bottlenecks: 
RCDc_limit = 342502 
RCDWRc_limit = 15728 
WTRc_limit = 26610 
RTWc_limit = 58367 
CCDLc_limit = 33416 
rwq = 0 
CCDLc_limit_alone = 26624 
WTRc_limit_alone = 23323 
RTWc_limit_alone = 54862 

Commands details: 
total_CMD = 1259080 
n_nop = 1112066 
Read = 71055 
Write = 0 
L2_Alloc = 0 
L2_WB = 13868 
n_act = 35886 
n_pre = 35870 
n_ref = 0 
n_req = 74522 
total_req = 84923 

Dual Bus Interface Util: 
issued_total_row = 71756 
issued_total_col = 84923 
Row_Bus_Util =  0.056991 
CoL_Bus_Util = 0.067448 
Either_Row_CoL_Bus_Util = 0.116763 
Issued_on_Two_Bus_Simul_Util = 0.007676 
issued_two_Eff = 0.065742 
queue_avg = 0.842834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113202 n_act=35394 n_pre=35378 n_ref_event=0 n_req=73966 n_rd=70558 n_rd_L2_A=0 n_write=0 n_wr_bk=13632 bw_util=0.06687
n_activity=768582 dram_eff=0.1095
bk0: 4496a 1194271i bk1: 4468a 1195669i bk2: 4480a 1192701i bk3: 4592a 1190784i bk4: 4736a 1187033i bk5: 4616a 1192064i bk6: 4580a 1185699i bk7: 4584a 1185077i bk8: 4148a 1189929i bk9: 4148a 1189039i bk10: 4152a 1189598i bk11: 4201a 1185727i bk12: 4381a 1187860i bk13: 4368a 1185767i bk14: 4300a 1188585i bk15: 4308a 1190757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521483
Row_Buffer_Locality_read = 0.535829
Row_Buffer_Locality_write = 0.224472
Bank_Level_Parallism = 2.113426
Bank_Level_Parallism_Col = 1.718928
Bank_Level_Parallism_Ready = 1.321131
write_to_read_ratio_blp_rw_average = 0.096966
GrpLevelPara = 1.396962 

BW Util details:
bwutil = 0.066866 
total_CMD = 1259080 
util_bw = 84190 
Wasted_Col = 299141 
Wasted_Row = 179114 
Idle = 696635 

BW Util Bottlenecks: 
RCDc_limit = 340220 
RCDWRc_limit = 15626 
WTRc_limit = 24615 
RTWc_limit = 56811 
CCDLc_limit = 34404 
rwq = 0 
CCDLc_limit_alone = 27722 
WTRc_limit_alone = 21656 
RTWc_limit_alone = 53088 

Commands details: 
total_CMD = 1259080 
n_nop = 1113202 
Read = 70558 
Write = 0 
L2_Alloc = 0 
L2_WB = 13632 
n_act = 35394 
n_pre = 35378 
n_ref = 0 
n_req = 73966 
total_req = 84190 

Dual Bus Interface Util: 
issued_total_row = 70772 
issued_total_col = 84190 
Row_Bus_Util =  0.056209 
CoL_Bus_Util = 0.066866 
Either_Row_CoL_Bus_Util = 0.115861 
Issued_on_Two_Bus_Simul_Util = 0.007215 
issued_two_Eff = 0.062271 
queue_avg = 0.806335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1115025 n_act=34436 n_pre=34420 n_ref_event=0 n_req=74259 n_rd=70808 n_rd_L2_A=0 n_write=0 n_wr_bk=13786 bw_util=0.06719
n_activity=757772 dram_eff=0.1116
bk0: 4532a 1190941i bk1: 4480a 1194576i bk2: 4500a 1194426i bk3: 4548a 1193068i bk4: 4720a 1191840i bk5: 4704a 1187616i bk6: 4588a 1187004i bk7: 4520a 1186379i bk8: 4184a 1187876i bk9: 4196a 1187747i bk10: 4185a 1186230i bk11: 4203a 1186260i bk12: 4456a 1186792i bk13: 4372a 1183124i bk14: 4311a 1190537i bk15: 4309a 1191447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536272
Row_Buffer_Locality_read = 0.549302
Row_Buffer_Locality_write = 0.268908
Bank_Level_Parallism = 2.168554
Bank_Level_Parallism_Col = 1.808867
Bank_Level_Parallism_Ready = 1.440646
write_to_read_ratio_blp_rw_average = 0.092358
GrpLevelPara = 1.415100 

BW Util details:
bwutil = 0.067187 
total_CMD = 1259080 
util_bw = 84594 
Wasted_Col = 289539 
Wasted_Row = 176315 
Idle = 708632 

BW Util Bottlenecks: 
RCDc_limit = 329602 
RCDWRc_limit = 14347 
WTRc_limit = 25050 
RTWc_limit = 57891 
CCDLc_limit = 33051 
rwq = 0 
CCDLc_limit_alone = 26458 
WTRc_limit_alone = 22050 
RTWc_limit_alone = 54298 

Commands details: 
total_CMD = 1259080 
n_nop = 1115025 
Read = 70808 
Write = 0 
L2_Alloc = 0 
L2_WB = 13786 
n_act = 34436 
n_pre = 34420 
n_ref = 0 
n_req = 74259 
total_req = 84594 

Dual Bus Interface Util: 
issued_total_row = 68856 
issued_total_col = 84594 
Row_Bus_Util =  0.054688 
CoL_Bus_Util = 0.067187 
Either_Row_CoL_Bus_Util = 0.114413 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.065218 
queue_avg = 1.028457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113962 n_act=34861 n_pre=34845 n_ref_event=0 n_req=74443 n_rd=70999 n_rd_L2_A=0 n_write=0 n_wr_bk=13773 bw_util=0.06733
n_activity=761612 dram_eff=0.1113
bk0: 4466a 1194860i bk1: 4487a 1193522i bk2: 4509a 1191712i bk3: 4552a 1189710i bk4: 4733a 1187268i bk5: 4752a 1189158i bk6: 4568a 1189342i bk7: 4564a 1188055i bk8: 4164a 1188575i bk9: 4160a 1189886i bk10: 4232a 1187045i bk11: 4292a 1186042i bk12: 4480a 1182366i bk13: 4440a 1189030i bk14: 4308a 1191097i bk15: 4292a 1191264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531709
Row_Buffer_Locality_read = 0.546120
Row_Buffer_Locality_write = 0.234611
Bank_Level_Parallism = 2.148166
Bank_Level_Parallism_Col = 1.767863
Bank_Level_Parallism_Ready = 1.373567
write_to_read_ratio_blp_rw_average = 0.095966
GrpLevelPara = 1.412758 

BW Util details:
bwutil = 0.067329 
total_CMD = 1259080 
util_bw = 84772 
Wasted_Col = 292638 
Wasted_Row = 176919 
Idle = 704751 

BW Util Bottlenecks: 
RCDc_limit = 332708 
RCDWRc_limit = 15426 
WTRc_limit = 25226 
RTWc_limit = 58836 
CCDLc_limit = 34417 
rwq = 0 
CCDLc_limit_alone = 27443 
WTRc_limit_alone = 22133 
RTWc_limit_alone = 54955 

Commands details: 
total_CMD = 1259080 
n_nop = 1113962 
Read = 70999 
Write = 0 
L2_Alloc = 0 
L2_WB = 13773 
n_act = 34861 
n_pre = 34845 
n_ref = 0 
n_req = 74443 
total_req = 84772 

Dual Bus Interface Util: 
issued_total_row = 69706 
issued_total_col = 84772 
Row_Bus_Util =  0.055363 
CoL_Bus_Util = 0.067329 
Either_Row_CoL_Bus_Util = 0.115257 
Issued_on_Two_Bus_Simul_Util = 0.007434 
issued_two_Eff = 0.064499 
queue_avg = 0.899153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899153
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113686 n_act=35244 n_pre=35228 n_ref_event=0 n_req=74262 n_rd=70844 n_rd_L2_A=0 n_write=0 n_wr_bk=13672 bw_util=0.06713
n_activity=761426 dram_eff=0.111
bk0: 4504a 1193066i bk1: 4453a 1195791i bk2: 4560a 1189763i bk3: 4556a 1192495i bk4: 4744a 1189362i bk5: 4720a 1188075i bk6: 4536a 1185380i bk7: 4544a 1184448i bk8: 4164a 1188146i bk9: 4120a 1190295i bk10: 4240a 1185351i bk11: 4220a 1188279i bk12: 4437a 1188281i bk13: 4449a 1186343i bk14: 4305a 1192675i bk15: 4292a 1187602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525410
Row_Buffer_Locality_read = 0.539650
Row_Buffer_Locality_write = 0.230252
Bank_Level_Parallism = 2.145632
Bank_Level_Parallism_Col = 1.761494
Bank_Level_Parallism_Ready = 1.374509
write_to_read_ratio_blp_rw_average = 0.090283
GrpLevelPara = 1.417824 

BW Util details:
bwutil = 0.067125 
total_CMD = 1259080 
util_bw = 84516 
Wasted_Col = 293740 
Wasted_Row = 178312 
Idle = 702512 

BW Util Bottlenecks: 
RCDc_limit = 336214 
RCDWRc_limit = 14858 
WTRc_limit = 25257 
RTWc_limit = 54248 
CCDLc_limit = 33046 
rwq = 0 
CCDLc_limit_alone = 26830 
WTRc_limit_alone = 22410 
RTWc_limit_alone = 50879 

Commands details: 
total_CMD = 1259080 
n_nop = 1113686 
Read = 70844 
Write = 0 
L2_Alloc = 0 
L2_WB = 13672 
n_act = 35244 
n_pre = 35228 
n_ref = 0 
n_req = 74262 
total_req = 84516 

Dual Bus Interface Util: 
issued_total_row = 70472 
issued_total_col = 84516 
Row_Bus_Util =  0.055971 
CoL_Bus_Util = 0.067125 
Either_Row_CoL_Bus_Util = 0.115476 
Issued_on_Two_Bus_Simul_Util = 0.007620 
issued_two_Eff = 0.065986 
queue_avg = 0.865996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865996
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114532 n_act=34668 n_pre=34652 n_ref_event=0 n_req=74377 n_rd=70895 n_rd_L2_A=0 n_write=0 n_wr_bk=13928 bw_util=0.06737
n_activity=761178 dram_eff=0.1114
bk0: 4516a 1191776i bk1: 4496a 1193841i bk2: 4544a 1188988i bk3: 4620a 1187174i bk4: 4740a 1184788i bk5: 4740a 1189018i bk6: 4564a 1188272i bk7: 4568a 1185802i bk8: 4144a 1189911i bk9: 4168a 1190694i bk10: 4136a 1190292i bk11: 4214a 1185998i bk12: 4432a 1187588i bk13: 4401a 1187805i bk14: 4320a 1192275i bk15: 4292a 1194394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533888
Row_Buffer_Locality_read = 0.548290
Row_Buffer_Locality_write = 0.240666
Bank_Level_Parallism = 2.166656
Bank_Level_Parallism_Col = 1.792255
Bank_Level_Parallism_Ready = 1.385072
write_to_read_ratio_blp_rw_average = 0.097531
GrpLevelPara = 1.423664 

BW Util details:
bwutil = 0.067369 
total_CMD = 1259080 
util_bw = 84823 
Wasted_Col = 289097 
Wasted_Row = 175794 
Idle = 709366 

BW Util Bottlenecks: 
RCDc_limit = 328813 
RCDWRc_limit = 15481 
WTRc_limit = 26705 
RTWc_limit = 58752 
CCDLc_limit = 34053 
rwq = 0 
CCDLc_limit_alone = 27067 
WTRc_limit_alone = 23378 
RTWc_limit_alone = 55093 

Commands details: 
total_CMD = 1259080 
n_nop = 1114532 
Read = 70895 
Write = 0 
L2_Alloc = 0 
L2_WB = 13928 
n_act = 34668 
n_pre = 34652 
n_ref = 0 
n_req = 74377 
total_req = 84823 

Dual Bus Interface Util: 
issued_total_row = 69320 
issued_total_col = 84823 
Row_Bus_Util =  0.055056 
CoL_Bus_Util = 0.067369 
Either_Row_CoL_Bus_Util = 0.114804 
Issued_on_Two_Bus_Simul_Util = 0.007621 
issued_two_Eff = 0.066379 
queue_avg = 0.935168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935168
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114707 n_act=34524 n_pre=34508 n_ref_event=0 n_req=74322 n_rd=70874 n_rd_L2_A=0 n_write=0 n_wr_bk=13792 bw_util=0.06724
n_activity=758883 dram_eff=0.1116
bk0: 4489a 1195155i bk1: 4480a 1194628i bk2: 4548a 1192057i bk3: 4549a 1192796i bk4: 4736a 1190419i bk5: 4684a 1187259i bk6: 4590a 1191715i bk7: 4589a 1181740i bk8: 4191a 1187354i bk9: 4193a 1187637i bk10: 4184a 1188325i bk11: 4189a 1187773i bk12: 4419a 1186138i bk13: 4433a 1183383i bk14: 4280a 1193401i bk15: 4320a 1192111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535481
Row_Buffer_Locality_read = 0.549398
Row_Buffer_Locality_write = 0.249420
Bank_Level_Parallism = 2.160303
Bank_Level_Parallism_Col = 1.788630
Bank_Level_Parallism_Ready = 1.393464
write_to_read_ratio_blp_rw_average = 0.096135
GrpLevelPara = 1.419011 

BW Util details:
bwutil = 0.067244 
total_CMD = 1259080 
util_bw = 84666 
Wasted_Col = 289488 
Wasted_Row = 175635 
Idle = 709291 

BW Util Bottlenecks: 
RCDc_limit = 329154 
RCDWRc_limit = 15025 
WTRc_limit = 25029 
RTWc_limit = 58555 
CCDLc_limit = 33825 
rwq = 0 
CCDLc_limit_alone = 27126 
WTRc_limit_alone = 22060 
RTWc_limit_alone = 54825 

Commands details: 
total_CMD = 1259080 
n_nop = 1114707 
Read = 70874 
Write = 0 
L2_Alloc = 0 
L2_WB = 13792 
n_act = 34524 
n_pre = 34508 
n_ref = 0 
n_req = 74322 
total_req = 84666 

Dual Bus Interface Util: 
issued_total_row = 69032 
issued_total_col = 84666 
Row_Bus_Util =  0.054827 
CoL_Bus_Util = 0.067244 
Either_Row_CoL_Bus_Util = 0.114665 
Issued_on_Two_Bus_Simul_Util = 0.007406 
issued_two_Eff = 0.064590 
queue_avg = 0.950835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.950835
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114225 n_act=34716 n_pre=34700 n_ref_event=0 n_req=74700 n_rd=71213 n_rd_L2_A=0 n_write=0 n_wr_bk=13942 bw_util=0.06763
n_activity=764956 dram_eff=0.1113
bk0: 4476a 1193492i bk1: 4544a 1192284i bk2: 4564a 1189159i bk3: 4568a 1192987i bk4: 4740a 1188745i bk5: 4769a 1186587i bk6: 4553a 1189660i bk7: 4592a 1182626i bk8: 4172a 1190103i bk9: 4172a 1186045i bk10: 4228a 1186942i bk11: 4276a 1187734i bk12: 4463a 1183197i bk13: 4457a 1186742i bk14: 4323a 1191952i bk15: 4316a 1190810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535261
Row_Buffer_Locality_read = 0.548622
Row_Buffer_Locality_write = 0.262403
Bank_Level_Parallism = 2.158933
Bank_Level_Parallism_Col = 1.804576
Bank_Level_Parallism_Ready = 1.442065
write_to_read_ratio_blp_rw_average = 0.090285
GrpLevelPara = 1.414538 

BW Util details:
bwutil = 0.067633 
total_CMD = 1259080 
util_bw = 85155 
Wasted_Col = 291528 
Wasted_Row = 179571 
Idle = 702826 

BW Util Bottlenecks: 
RCDc_limit = 331308 
RCDWRc_limit = 14281 
WTRc_limit = 24541 
RTWc_limit = 56056 
CCDLc_limit = 33022 
rwq = 0 
CCDLc_limit_alone = 26535 
WTRc_limit_alone = 21666 
RTWc_limit_alone = 52444 

Commands details: 
total_CMD = 1259080 
n_nop = 1114225 
Read = 71213 
Write = 0 
L2_Alloc = 0 
L2_WB = 13942 
n_act = 34716 
n_pre = 34700 
n_ref = 0 
n_req = 74700 
total_req = 85155 

Dual Bus Interface Util: 
issued_total_row = 69416 
issued_total_col = 85155 
Row_Bus_Util =  0.055132 
CoL_Bus_Util = 0.067633 
Either_Row_CoL_Bus_Util = 0.115048 
Issued_on_Two_Bus_Simul_Util = 0.007717 
issued_two_Eff = 0.067074 
queue_avg = 1.018678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113994 n_act=34853 n_pre=34837 n_ref_event=0 n_req=74497 n_rd=71037 n_rd_L2_A=0 n_write=0 n_wr_bk=13831 bw_util=0.0674
n_activity=763765 dram_eff=0.1111
bk0: 4425a 1195294i bk1: 4472a 1198684i bk2: 4532a 1190631i bk3: 4639a 1190382i bk4: 4729a 1184241i bk5: 4788a 1185134i bk6: 4540a 1183761i bk7: 4560a 1186998i bk8: 4140a 1185932i bk9: 4147a 1184704i bk10: 4232a 1186790i bk11: 4252a 1187640i bk12: 4474a 1188022i bk13: 4467a 1186431i bk14: 4324a 1187412i bk15: 4316a 1192049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532156
Row_Buffer_Locality_read = 0.545631
Row_Buffer_Locality_write = 0.255491
Bank_Level_Parallism = 2.174945
Bank_Level_Parallism_Col = 1.810341
Bank_Level_Parallism_Ready = 1.427228
write_to_read_ratio_blp_rw_average = 0.089041
GrpLevelPara = 1.422471 

BW Util details:
bwutil = 0.067405 
total_CMD = 1259080 
util_bw = 84868 
Wasted_Col = 291483 
Wasted_Row = 177995 
Idle = 704734 

BW Util Bottlenecks: 
RCDc_limit = 333144 
RCDWRc_limit = 14428 
WTRc_limit = 24827 
RTWc_limit = 58174 
CCDLc_limit = 33123 
rwq = 0 
CCDLc_limit_alone = 26413 
WTRc_limit_alone = 21847 
RTWc_limit_alone = 54444 

Commands details: 
total_CMD = 1259080 
n_nop = 1113994 
Read = 71037 
Write = 0 
L2_Alloc = 0 
L2_WB = 13831 
n_act = 34853 
n_pre = 34837 
n_ref = 0 
n_req = 74497 
total_req = 84868 

Dual Bus Interface Util: 
issued_total_row = 69690 
issued_total_col = 84868 
Row_Bus_Util =  0.055350 
CoL_Bus_Util = 0.067405 
Either_Row_CoL_Bus_Util = 0.115232 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.065285 
queue_avg = 1.031850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03185
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113595 n_act=35285 n_pre=35269 n_ref_event=0 n_req=73958 n_rd=70555 n_rd_L2_A=0 n_write=0 n_wr_bk=13603 bw_util=0.06684
n_activity=766391 dram_eff=0.1098
bk0: 4423a 1196472i bk1: 4426a 1195358i bk2: 4532a 1189351i bk3: 4528a 1196143i bk4: 4764a 1185152i bk5: 4680a 1188922i bk6: 4612a 1185205i bk7: 4521a 1189265i bk8: 4162a 1192598i bk9: 4144a 1188806i bk10: 4188a 1186389i bk11: 4220a 1183870i bk12: 4427a 1183832i bk13: 4352a 1182958i bk14: 4296a 1190043i bk15: 4280a 1190656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522905
Row_Buffer_Locality_read = 0.536702
Row_Buffer_Locality_write = 0.236850
Bank_Level_Parallism = 2.133245
Bank_Level_Parallism_Col = 1.752569
Bank_Level_Parallism_Ready = 1.354833
write_to_read_ratio_blp_rw_average = 0.094305
GrpLevelPara = 1.408477 

BW Util details:
bwutil = 0.066841 
total_CMD = 1259080 
util_bw = 84158 
Wasted_Col = 295713 
Wasted_Row = 179942 
Idle = 699267 

BW Util Bottlenecks: 
RCDc_limit = 338256 
RCDWRc_limit = 15213 
WTRc_limit = 25092 
RTWc_limit = 56407 
CCDLc_limit = 33439 
rwq = 0 
CCDLc_limit_alone = 26924 
WTRc_limit_alone = 22122 
RTWc_limit_alone = 52862 

Commands details: 
total_CMD = 1259080 
n_nop = 1113595 
Read = 70555 
Write = 0 
L2_Alloc = 0 
L2_WB = 13603 
n_act = 35285 
n_pre = 35269 
n_ref = 0 
n_req = 73958 
total_req = 84158 

Dual Bus Interface Util: 
issued_total_row = 70554 
issued_total_col = 84158 
Row_Bus_Util =  0.056036 
CoL_Bus_Util = 0.066841 
Either_Row_CoL_Bus_Util = 0.115549 
Issued_on_Two_Bus_Simul_Util = 0.007328 
issued_two_Eff = 0.063422 
queue_avg = 0.849987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.849987
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114869 n_act=34449 n_pre=34433 n_ref_event=0 n_req=74406 n_rd=70938 n_rd_L2_A=0 n_write=0 n_wr_bk=13860 bw_util=0.06735
n_activity=760017 dram_eff=0.1116
bk0: 4485a 1197450i bk1: 4488a 1194717i bk2: 4536a 1190484i bk3: 4603a 1189900i bk4: 4724a 1187687i bk5: 4748a 1187810i bk6: 4522a 1187497i bk7: 4615a 1182673i bk8: 4184a 1184640i bk9: 4182a 1186906i bk10: 4188a 1187146i bk11: 4248a 1182464i bk12: 4381a 1187289i bk13: 4432a 1188440i bk14: 4305a 1190640i bk15: 4297a 1190215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537013
Row_Buffer_Locality_read = 0.548183
Row_Buffer_Locality_write = 0.308535
Bank_Level_Parallism = 2.185961
Bank_Level_Parallism_Col = 1.834996
Bank_Level_Parallism_Ready = 1.481014
write_to_read_ratio_blp_rw_average = 0.087497
GrpLevelPara = 1.414865 

BW Util details:
bwutil = 0.067349 
total_CMD = 1259080 
util_bw = 84798 
Wasted_Col = 288649 
Wasted_Row = 177216 
Idle = 708417 

BW Util Bottlenecks: 
RCDc_limit = 330076 
RCDWRc_limit = 13308 
WTRc_limit = 25432 
RTWc_limit = 53876 
CCDLc_limit = 33047 
rwq = 0 
CCDLc_limit_alone = 26445 
WTRc_limit_alone = 22412 
RTWc_limit_alone = 50294 

Commands details: 
total_CMD = 1259080 
n_nop = 1114869 
Read = 70938 
Write = 0 
L2_Alloc = 0 
L2_WB = 13860 
n_act = 34449 
n_pre = 34433 
n_ref = 0 
n_req = 74406 
total_req = 84798 

Dual Bus Interface Util: 
issued_total_row = 68882 
issued_total_col = 84798 
Row_Bus_Util =  0.054708 
CoL_Bus_Util = 0.067349 
Either_Row_CoL_Bus_Util = 0.114537 
Issued_on_Two_Bus_Simul_Util = 0.007521 
issued_two_Eff = 0.065661 
queue_avg = 1.129622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12962
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113393 n_act=35163 n_pre=35147 n_ref_event=0 n_req=74693 n_rd=71206 n_rd_L2_A=0 n_write=0 n_wr_bk=13948 bw_util=0.06763
n_activity=765061 dram_eff=0.1113
bk0: 4524a 1192102i bk1: 4528a 1192666i bk2: 4504a 1191478i bk3: 4608a 1189472i bk4: 4740a 1187809i bk5: 4732a 1184883i bk6: 4556a 1188828i bk7: 4576a 1186543i bk8: 4180a 1190038i bk9: 4204a 1187913i bk10: 4244a 1185189i bk11: 4260a 1187270i bk12: 4477a 1183314i bk13: 4477a 1184808i bk14: 4304a 1192525i bk15: 4292a 1190114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529233
Row_Buffer_Locality_read = 0.542553
Row_Buffer_Locality_write = 0.257241
Bank_Level_Parallism = 2.164804
Bank_Level_Parallism_Col = 1.789984
Bank_Level_Parallism_Ready = 1.397820
write_to_read_ratio_blp_rw_average = 0.089234
GrpLevelPara = 1.418870 

BW Util details:
bwutil = 0.067632 
total_CMD = 1259080 
util_bw = 85154 
Wasted_Col = 292655 
Wasted_Row = 178833 
Idle = 702438 

BW Util Bottlenecks: 
RCDc_limit = 334972 
RCDWRc_limit = 14287 
WTRc_limit = 26268 
RTWc_limit = 54005 
CCDLc_limit = 33254 
rwq = 0 
CCDLc_limit_alone = 26791 
WTRc_limit_alone = 23137 
RTWc_limit_alone = 50673 

Commands details: 
total_CMD = 1259080 
n_nop = 1113393 
Read = 71206 
Write = 0 
L2_Alloc = 0 
L2_WB = 13948 
n_act = 35163 
n_pre = 35147 
n_ref = 0 
n_req = 74693 
total_req = 85154 

Dual Bus Interface Util: 
issued_total_row = 70310 
issued_total_col = 85154 
Row_Bus_Util =  0.055842 
CoL_Bus_Util = 0.067632 
Either_Row_CoL_Bus_Util = 0.115709 
Issued_on_Two_Bus_Simul_Util = 0.007765 
issued_two_Eff = 0.067110 
queue_avg = 0.955039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.955039
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1112274 n_act=35692 n_pre=35676 n_ref_event=0 n_req=74544 n_rd=71081 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.06746
n_activity=769350 dram_eff=0.1104
bk0: 4496a 1196049i bk1: 4476a 1192175i bk2: 4572a 1188050i bk3: 4594a 1188612i bk4: 4744a 1187245i bk5: 4764a 1187613i bk6: 4528a 1189430i bk7: 4560a 1188113i bk8: 4172a 1183677i bk9: 4146a 1187029i bk10: 4240a 1185459i bk11: 4276a 1185667i bk12: 4479a 1186845i bk13: 4484a 1183902i bk14: 4297a 1189177i bk15: 4253a 1188452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521196
Row_Buffer_Locality_read = 0.535263
Row_Buffer_Locality_write = 0.232457
Bank_Level_Parallism = 2.152642
Bank_Level_Parallism_Col = 1.764468
Bank_Level_Parallism_Ready = 1.368243
write_to_read_ratio_blp_rw_average = 0.092013
GrpLevelPara = 1.415677 

BW Util details:
bwutil = 0.067456 
total_CMD = 1259080 
util_bw = 84933 
Wasted_Col = 298004 
Wasted_Row = 180245 
Idle = 695898 

BW Util Bottlenecks: 
RCDc_limit = 341270 
RCDWRc_limit = 15399 
WTRc_limit = 26284 
RTWc_limit = 57774 
CCDLc_limit = 33751 
rwq = 0 
CCDLc_limit_alone = 27046 
WTRc_limit_alone = 23083 
RTWc_limit_alone = 54270 

Commands details: 
total_CMD = 1259080 
n_nop = 1112274 
Read = 71081 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 35692 
n_pre = 35676 
n_ref = 0 
n_req = 74544 
total_req = 84933 

Dual Bus Interface Util: 
issued_total_row = 71368 
issued_total_col = 84933 
Row_Bus_Util =  0.056683 
CoL_Bus_Util = 0.067456 
Either_Row_CoL_Bus_Util = 0.116598 
Issued_on_Two_Bus_Simul_Util = 0.007541 
issued_two_Eff = 0.064677 
queue_avg = 0.904313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.904313
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113525 n_act=35189 n_pre=35173 n_ref_event=0 n_req=74254 n_rd=70813 n_rd_L2_A=0 n_write=0 n_wr_bk=13764 bw_util=0.06717
n_activity=766812 dram_eff=0.1103
bk0: 4428a 1196032i bk1: 4496a 1193677i bk2: 4640a 1189846i bk3: 4602a 1192038i bk4: 4728a 1188733i bk5: 4696a 1191494i bk6: 4560a 1188923i bk7: 4560a 1185174i bk8: 4144a 1186385i bk9: 4140a 1184553i bk10: 4200a 1188737i bk11: 4228a 1184912i bk12: 4405a 1183866i bk13: 4425a 1185381i bk14: 4321a 1189786i bk15: 4240a 1190067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526100
Row_Buffer_Locality_read = 0.539082
Row_Buffer_Locality_write = 0.258936
Bank_Level_Parallism = 2.143019
Bank_Level_Parallism_Col = 1.768894
Bank_Level_Parallism_Ready = 1.387387
write_to_read_ratio_blp_rw_average = 0.089904
GrpLevelPara = 1.410436 

BW Util details:
bwutil = 0.067174 
total_CMD = 1259080 
util_bw = 84577 
Wasted_Col = 295363 
Wasted_Row = 179985 
Idle = 699155 

BW Util Bottlenecks: 
RCDc_limit = 336630 
RCDWRc_limit = 14611 
WTRc_limit = 26449 
RTWc_limit = 53757 
CCDLc_limit = 33204 
rwq = 0 
CCDLc_limit_alone = 26597 
WTRc_limit_alone = 23167 
RTWc_limit_alone = 50432 

Commands details: 
total_CMD = 1259080 
n_nop = 1113525 
Read = 70813 
Write = 0 
L2_Alloc = 0 
L2_WB = 13764 
n_act = 35189 
n_pre = 35173 
n_ref = 0 
n_req = 74254 
total_req = 84577 

Dual Bus Interface Util: 
issued_total_row = 70362 
issued_total_col = 84577 
Row_Bus_Util =  0.055884 
CoL_Bus_Util = 0.067174 
Either_Row_CoL_Bus_Util = 0.115604 
Issued_on_Two_Bus_Simul_Util = 0.007453 
issued_two_Eff = 0.064470 
queue_avg = 0.927449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.927449
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1115247 n_act=34530 n_pre=34514 n_ref_event=0 n_req=74053 n_rd=70659 n_rd_L2_A=0 n_write=0 n_wr_bk=13574 bw_util=0.0669
n_activity=759002 dram_eff=0.111
bk0: 4476a 1196303i bk1: 4504a 1189976i bk2: 4500a 1193469i bk3: 4584a 1193117i bk4: 4729a 1188974i bk5: 4700a 1186562i bk6: 4541a 1188455i bk7: 4515a 1190984i bk8: 4192a 1186003i bk9: 4200a 1183840i bk10: 4200a 1186522i bk11: 4197a 1186651i bk12: 4432a 1183803i bk13: 4373a 1185338i bk14: 4240a 1193142i bk15: 4276a 1192181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533712
Row_Buffer_Locality_read = 0.546923
Row_Buffer_Locality_write = 0.258692
Bank_Level_Parallism = 2.175521
Bank_Level_Parallism_Col = 1.808776
Bank_Level_Parallism_Ready = 1.433951
write_to_read_ratio_blp_rw_average = 0.092070
GrpLevelPara = 1.421339 

BW Util details:
bwutil = 0.066900 
total_CMD = 1259080 
util_bw = 84233 
Wasted_Col = 288795 
Wasted_Row = 175812 
Idle = 710240 

BW Util Bottlenecks: 
RCDc_limit = 330011 
RCDWRc_limit = 14339 
WTRc_limit = 24846 
RTWc_limit = 57902 
CCDLc_limit = 32745 
rwq = 0 
CCDLc_limit_alone = 26279 
WTRc_limit_alone = 21903 
RTWc_limit_alone = 54379 

Commands details: 
total_CMD = 1259080 
n_nop = 1115247 
Read = 70659 
Write = 0 
L2_Alloc = 0 
L2_WB = 13574 
n_act = 34530 
n_pre = 34514 
n_ref = 0 
n_req = 74053 
total_req = 84233 

Dual Bus Interface Util: 
issued_total_row = 69044 
issued_total_col = 84233 
Row_Bus_Util =  0.054837 
CoL_Bus_Util = 0.066900 
Either_Row_CoL_Bus_Util = 0.114237 
Issued_on_Two_Bus_Simul_Util = 0.007501 
issued_two_Eff = 0.065659 
queue_avg = 0.960588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.960588
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113741 n_act=35070 n_pre=35054 n_ref_event=0 n_req=74248 n_rd=70831 n_rd_L2_A=0 n_write=0 n_wr_bk=13665 bw_util=0.06711
n_activity=766729 dram_eff=0.1102
bk0: 4525a 1191264i bk1: 4536a 1189812i bk2: 4540a 1193319i bk3: 4508a 1194001i bk4: 4672a 1191489i bk5: 4720a 1186770i bk6: 4560a 1188174i bk7: 4507a 1191228i bk8: 4148a 1186855i bk9: 4168a 1186155i bk10: 4200a 1188290i bk11: 4236a 1187621i bk12: 4460a 1184572i bk13: 4483a 1186398i bk14: 4312a 1193138i bk15: 4256a 1190484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527664
Row_Buffer_Locality_read = 0.541613
Row_Buffer_Locality_write = 0.238513
Bank_Level_Parallism = 2.132809
Bank_Level_Parallism_Col = 1.748437
Bank_Level_Parallism_Ready = 1.342821
write_to_read_ratio_blp_rw_average = 0.091512
GrpLevelPara = 1.405008 

BW Util details:
bwutil = 0.067109 
total_CMD = 1259080 
util_bw = 84496 
Wasted_Col = 294602 
Wasted_Row = 178832 
Idle = 701150 

BW Util Bottlenecks: 
RCDc_limit = 335370 
RCDWRc_limit = 15203 
WTRc_limit = 24706 
RTWc_limit = 55416 
CCDLc_limit = 33614 
rwq = 0 
CCDLc_limit_alone = 27307 
WTRc_limit_alone = 21781 
RTWc_limit_alone = 52034 

Commands details: 
total_CMD = 1259080 
n_nop = 1113741 
Read = 70831 
Write = 0 
L2_Alloc = 0 
L2_WB = 13665 
n_act = 35070 
n_pre = 35054 
n_ref = 0 
n_req = 74248 
total_req = 84496 

Dual Bus Interface Util: 
issued_total_row = 70124 
issued_total_col = 84496 
Row_Bus_Util =  0.055695 
CoL_Bus_Util = 0.067109 
Either_Row_CoL_Bus_Util = 0.115433 
Issued_on_Two_Bus_Simul_Util = 0.007371 
issued_two_Eff = 0.063858 
queue_avg = 0.857880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.85788
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113175 n_act=35438 n_pre=35422 n_ref_event=0 n_req=74213 n_rd=70803 n_rd_L2_A=0 n_write=0 n_wr_bk=13640 bw_util=0.06707
n_activity=764362 dram_eff=0.1105
bk0: 4504a 1191860i bk1: 4453a 1192567i bk2: 4552a 1194308i bk3: 4540a 1191060i bk4: 4712a 1185304i bk5: 4680a 1189066i bk6: 4576a 1187991i bk7: 4520a 1182964i bk8: 4184a 1186265i bk9: 4112a 1191234i bk10: 4224a 1186491i bk11: 4268a 1188481i bk12: 4461a 1182103i bk13: 4455a 1187607i bk14: 4314a 1186988i bk15: 4248a 1191553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522483
Row_Buffer_Locality_read = 0.536785
Row_Buffer_Locality_write = 0.225513
Bank_Level_Parallism = 2.152452
Bank_Level_Parallism_Col = 1.766983
Bank_Level_Parallism_Ready = 1.358123
write_to_read_ratio_blp_rw_average = 0.092217
GrpLevelPara = 1.420412 

BW Util details:
bwutil = 0.067067 
total_CMD = 1259080 
util_bw = 84443 
Wasted_Col = 295225 
Wasted_Row = 179532 
Idle = 699880 

BW Util Bottlenecks: 
RCDc_limit = 339437 
RCDWRc_limit = 15171 
WTRc_limit = 24564 
RTWc_limit = 59253 
CCDLc_limit = 33251 
rwq = 0 
CCDLc_limit_alone = 26356 
WTRc_limit_alone = 21547 
RTWc_limit_alone = 55375 

Commands details: 
total_CMD = 1259080 
n_nop = 1113175 
Read = 70803 
Write = 0 
L2_Alloc = 0 
L2_WB = 13640 
n_act = 35438 
n_pre = 35422 
n_ref = 0 
n_req = 74213 
total_req = 84443 

Dual Bus Interface Util: 
issued_total_row = 70860 
issued_total_col = 84443 
Row_Bus_Util =  0.056279 
CoL_Bus_Util = 0.067067 
Either_Row_CoL_Bus_Util = 0.115882 
Issued_on_Two_Bus_Simul_Util = 0.007464 
issued_two_Eff = 0.064412 
queue_avg = 0.874679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.874679
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114404 n_act=34784 n_pre=34768 n_ref_event=0 n_req=74153 n_rd=70698 n_rd_L2_A=0 n_write=0 n_wr_bk=13817 bw_util=0.06712
n_activity=761179 dram_eff=0.111
bk0: 4440a 1194835i bk1: 4453a 1194297i bk2: 4525a 1193142i bk3: 4632a 1191227i bk4: 4740a 1186501i bk5: 4744a 1185330i bk6: 4592a 1185730i bk7: 4468a 1189619i bk8: 4163a 1188960i bk9: 4168a 1187804i bk10: 4217a 1190690i bk11: 4204a 1190274i bk12: 4352a 1182161i bk13: 4421a 1186008i bk14: 4315a 1189332i bk15: 4264a 1191362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530916
Row_Buffer_Locality_read = 0.544032
Row_Buffer_Locality_write = 0.262518
Bank_Level_Parallism = 2.150312
Bank_Level_Parallism_Col = 1.776183
Bank_Level_Parallism_Ready = 1.394770
write_to_read_ratio_blp_rw_average = 0.094348
GrpLevelPara = 1.408947 

BW Util details:
bwutil = 0.067124 
total_CMD = 1259080 
util_bw = 84515 
Wasted_Col = 292922 
Wasted_Row = 176976 
Idle = 704667 

BW Util Bottlenecks: 
RCDc_limit = 332309 
RCDWRc_limit = 14985 
WTRc_limit = 26099 
RTWc_limit = 56250 
CCDLc_limit = 33910 
rwq = 0 
CCDLc_limit_alone = 27246 
WTRc_limit_alone = 22982 
RTWc_limit_alone = 52703 

Commands details: 
total_CMD = 1259080 
n_nop = 1114404 
Read = 70698 
Write = 0 
L2_Alloc = 0 
L2_WB = 13817 
n_act = 34784 
n_pre = 34768 
n_ref = 0 
n_req = 74153 
total_req = 84515 

Dual Bus Interface Util: 
issued_total_row = 69552 
issued_total_col = 84515 
Row_Bus_Util =  0.055240 
CoL_Bus_Util = 0.067124 
Either_Row_CoL_Bus_Util = 0.114906 
Issued_on_Two_Bus_Simul_Util = 0.007459 
issued_two_Eff = 0.064911 
queue_avg = 0.954654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954654
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1115328 n_act=34267 n_pre=34251 n_ref_event=0 n_req=74340 n_rd=70877 n_rd_L2_A=0 n_write=0 n_wr_bk=13852 bw_util=0.06729
n_activity=756387 dram_eff=0.112
bk0: 4446a 1193901i bk1: 4460a 1193918i bk2: 4536a 1194788i bk3: 4536a 1190665i bk4: 4768a 1187485i bk5: 4756a 1186465i bk6: 4602a 1187556i bk7: 4537a 1183073i bk8: 4186a 1188400i bk9: 4201a 1186077i bk10: 4222a 1187471i bk11: 4201a 1187074i bk12: 4409a 1188219i bk13: 4420a 1182655i bk14: 4321a 1191013i bk15: 4276a 1189391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539050
Row_Buffer_Locality_read = 0.550545
Row_Buffer_Locality_write = 0.303783
Bank_Level_Parallism = 2.189848
Bank_Level_Parallism_Col = 1.847793
Bank_Level_Parallism_Ready = 1.499014
write_to_read_ratio_blp_rw_average = 0.088660
GrpLevelPara = 1.417975 

BW Util details:
bwutil = 0.067294 
total_CMD = 1259080 
util_bw = 84729 
Wasted_Col = 287527 
Wasted_Row = 176398 
Idle = 710426 

BW Util Bottlenecks: 
RCDc_limit = 328519 
RCDWRc_limit = 13131 
WTRc_limit = 23659 
RTWc_limit = 57177 
CCDLc_limit = 32510 
rwq = 0 
CCDLc_limit_alone = 26130 
WTRc_limit_alone = 21042 
RTWc_limit_alone = 53414 

Commands details: 
total_CMD = 1259080 
n_nop = 1115328 
Read = 70877 
Write = 0 
L2_Alloc = 0 
L2_WB = 13852 
n_act = 34267 
n_pre = 34251 
n_ref = 0 
n_req = 74340 
total_req = 84729 

Dual Bus Interface Util: 
issued_total_row = 68518 
issued_total_col = 84729 
Row_Bus_Util =  0.054419 
CoL_Bus_Util = 0.067294 
Either_Row_CoL_Bus_Util = 0.114172 
Issued_on_Two_Bus_Simul_Util = 0.007541 
issued_two_Eff = 0.066051 
queue_avg = 1.176872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17687
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114939 n_act=34461 n_pre=34445 n_ref_event=0 n_req=74371 n_rd=70941 n_rd_L2_A=0 n_write=0 n_wr_bk=13720 bw_util=0.06724
n_activity=763652 dram_eff=0.1109
bk0: 4436a 1193491i bk1: 4492a 1193429i bk2: 4564a 1193601i bk3: 4572a 1191205i bk4: 4660a 1187406i bk5: 4748a 1189918i bk6: 4596a 1187930i bk7: 4508a 1188284i bk8: 4158a 1187414i bk9: 4164a 1187604i bk10: 4308a 1185118i bk11: 4256a 1186104i bk12: 4448a 1186928i bk13: 4469a 1187072i bk14: 4338a 1189955i bk15: 4224a 1191686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536634
Row_Buffer_Locality_read = 0.549612
Row_Buffer_Locality_write = 0.268222
Bank_Level_Parallism = 2.161613
Bank_Level_Parallism_Col = 1.808218
Bank_Level_Parallism_Ready = 1.437746
write_to_read_ratio_blp_rw_average = 0.089526
GrpLevelPara = 1.417407 

BW Util details:
bwutil = 0.067240 
total_CMD = 1259080 
util_bw = 84661 
Wasted_Col = 289213 
Wasted_Row = 177800 
Idle = 707406 

BW Util Bottlenecks: 
RCDc_limit = 329296 
RCDWRc_limit = 13641 
WTRc_limit = 25040 
RTWc_limit = 54820 
CCDLc_limit = 32745 
rwq = 0 
CCDLc_limit_alone = 26117 
WTRc_limit_alone = 21986 
RTWc_limit_alone = 51246 

Commands details: 
total_CMD = 1259080 
n_nop = 1114939 
Read = 70941 
Write = 0 
L2_Alloc = 0 
L2_WB = 13720 
n_act = 34461 
n_pre = 34445 
n_ref = 0 
n_req = 74371 
total_req = 84661 

Dual Bus Interface Util: 
issued_total_row = 68906 
issued_total_col = 84661 
Row_Bus_Util =  0.054727 
CoL_Bus_Util = 0.067240 
Either_Row_CoL_Bus_Util = 0.114481 
Issued_on_Two_Bus_Simul_Util = 0.007486 
issued_two_Eff = 0.065394 
queue_avg = 1.042857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04286
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1113645 n_act=35046 n_pre=35030 n_ref_event=0 n_req=74449 n_rd=70992 n_rd_L2_A=0 n_write=0 n_wr_bk=13828 bw_util=0.06737
n_activity=763439 dram_eff=0.1111
bk0: 4508a 1192006i bk1: 4484a 1190098i bk2: 4600a 1190920i bk3: 4589a 1192921i bk4: 4720a 1191763i bk5: 4728a 1187787i bk6: 4536a 1188299i bk7: 4504a 1189608i bk8: 4176a 1185720i bk9: 4168a 1186757i bk10: 4236a 1190153i bk11: 4284a 1188455i bk12: 4485a 1186572i bk13: 4446a 1187935i bk14: 4304a 1189820i bk15: 4224a 1191791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529262
Row_Buffer_Locality_read = 0.543864
Row_Buffer_Locality_write = 0.229390
Bank_Level_Parallism = 2.142504
Bank_Level_Parallism_Col = 1.754569
Bank_Level_Parallism_Ready = 1.361825
write_to_read_ratio_blp_rw_average = 0.092705
GrpLevelPara = 1.412943 

BW Util details:
bwutil = 0.067367 
total_CMD = 1259080 
util_bw = 84820 
Wasted_Col = 292414 
Wasted_Row = 177782 
Idle = 704064 

BW Util Bottlenecks: 
RCDc_limit = 333609 
RCDWRc_limit = 15615 
WTRc_limit = 25582 
RTWc_limit = 54109 
CCDLc_limit = 33475 
rwq = 0 
CCDLc_limit_alone = 27015 
WTRc_limit_alone = 22429 
RTWc_limit_alone = 50802 

Commands details: 
total_CMD = 1259080 
n_nop = 1113645 
Read = 70992 
Write = 0 
L2_Alloc = 0 
L2_WB = 13828 
n_act = 35046 
n_pre = 35030 
n_ref = 0 
n_req = 74449 
total_req = 84820 

Dual Bus Interface Util: 
issued_total_row = 70076 
issued_total_col = 84820 
Row_Bus_Util =  0.055657 
CoL_Bus_Util = 0.067367 
Either_Row_CoL_Bus_Util = 0.115509 
Issued_on_Two_Bus_Simul_Util = 0.007514 
issued_two_Eff = 0.065053 
queue_avg = 0.880153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880153
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1259080 n_nop=1114034 n_act=34939 n_pre=34923 n_ref_event=0 n_req=73854 n_rd=70445 n_rd_L2_A=0 n_write=0 n_wr_bk=13626 bw_util=0.06677
n_activity=763099 dram_eff=0.1102
bk0: 4496a 1193577i bk1: 4460a 1195200i bk2: 4556a 1193535i bk3: 4540a 1190931i bk4: 4675a 1191376i bk5: 4720a 1190349i bk6: 4572a 1185883i bk7: 4520a 1189594i bk8: 4152a 1188367i bk9: 4152a 1188533i bk10: 4228a 1188580i bk11: 4144a 1190839i bk12: 4361a 1187347i bk13: 4317a 1188552i bk14: 4304a 1192738i bk15: 4248a 1189335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526918
Row_Buffer_Locality_read = 0.541827
Row_Buffer_Locality_write = 0.218833
Bank_Level_Parallism = 2.114109
Bank_Level_Parallism_Col = 1.723337
Bank_Level_Parallism_Ready = 1.316066
write_to_read_ratio_blp_rw_average = 0.096414
GrpLevelPara = 1.404698 

BW Util details:
bwutil = 0.066772 
total_CMD = 1259080 
util_bw = 84071 
Wasted_Col = 294195 
Wasted_Row = 177239 
Idle = 703575 

BW Util Bottlenecks: 
RCDc_limit = 334769 
RCDWRc_limit = 16112 
WTRc_limit = 27027 
RTWc_limit = 56291 
CCDLc_limit = 33900 
rwq = 0 
CCDLc_limit_alone = 27132 
WTRc_limit_alone = 23601 
RTWc_limit_alone = 52949 

Commands details: 
total_CMD = 1259080 
n_nop = 1114034 
Read = 70445 
Write = 0 
L2_Alloc = 0 
L2_WB = 13626 
n_act = 34939 
n_pre = 34923 
n_ref = 0 
n_req = 73854 
total_req = 84071 

Dual Bus Interface Util: 
issued_total_row = 69862 
issued_total_col = 84071 
Row_Bus_Util =  0.055487 
CoL_Bus_Util = 0.066772 
Either_Row_CoL_Bus_Util = 0.115200 
Issued_on_Two_Bus_Simul_Util = 0.007058 
issued_two_Eff = 0.061270 
queue_avg = 0.748906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.748906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220936, Miss = 39106, Miss_rate = 0.177, Pending_hits = 151, Reservation_fails = 570
L2_cache_bank[1]: Access = 216229, Miss = 39205, Miss_rate = 0.181, Pending_hits = 196, Reservation_fails = 2340
L2_cache_bank[2]: Access = 224392, Miss = 39296, Miss_rate = 0.175, Pending_hits = 224, Reservation_fails = 2394
L2_cache_bank[3]: Access = 216138, Miss = 39327, Miss_rate = 0.182, Pending_hits = 223, Reservation_fails = 1895
L2_cache_bank[4]: Access = 217028, Miss = 39333, Miss_rate = 0.181, Pending_hits = 200, Reservation_fails = 1646
L2_cache_bank[5]: Access = 229468, Miss = 39230, Miss_rate = 0.171, Pending_hits = 200, Reservation_fails = 399
L2_cache_bank[6]: Access = 227044, Miss = 39109, Miss_rate = 0.172, Pending_hits = 212, Reservation_fails = 1766
L2_cache_bank[7]: Access = 216490, Miss = 39241, Miss_rate = 0.181, Pending_hits = 188, Reservation_fails = 1159
L2_cache_bank[8]: Access = 222650, Miss = 39244, Miss_rate = 0.176, Pending_hits = 225, Reservation_fails = 694
L2_cache_bank[9]: Access = 215438, Miss = 39248, Miss_rate = 0.182, Pending_hits = 192, Reservation_fails = 1626
L2_cache_bank[10]: Access = 220932, Miss = 39204, Miss_rate = 0.177, Pending_hits = 220, Reservation_fails = 582
L2_cache_bank[11]: Access = 216963, Miss = 39331, Miss_rate = 0.181, Pending_hits = 204, Reservation_fails = 3051
L2_cache_bank[12]: Access = 229212, Miss = 39174, Miss_rate = 0.171, Pending_hits = 179, Reservation_fails = 672
L2_cache_bank[13]: Access = 217200, Miss = 39174, Miss_rate = 0.180, Pending_hits = 163, Reservation_fails = 1021
L2_cache_bank[14]: Access = 244407, Miss = 39300, Miss_rate = 0.161, Pending_hits = 200, Reservation_fails = 91
L2_cache_bank[15]: Access = 211664, Miss = 39487, Miss_rate = 0.187, Pending_hits = 190, Reservation_fails = 263
L2_cache_bank[16]: Access = 225327, Miss = 39297, Miss_rate = 0.174, Pending_hits = 280, Reservation_fails = 3518
L2_cache_bank[17]: Access = 228375, Miss = 39365, Miss_rate = 0.172, Pending_hits = 199, Reservation_fails = 1419
L2_cache_bank[18]: Access = 223529, Miss = 39335, Miss_rate = 0.176, Pending_hits = 250, Reservation_fails = 3400
L2_cache_bank[19]: Access = 240434, Miss = 39594, Miss_rate = 0.165, Pending_hits = 264, Reservation_fails = 1283
L2_cache_bank[20]: Access = 212497, Miss = 39168, Miss_rate = 0.184, Pending_hits = 197, Reservation_fails = 1230
L2_cache_bank[21]: Access = 233766, Miss = 39465, Miss_rate = 0.169, Pending_hits = 293, Reservation_fails = 5554
L2_cache_bank[22]: Access = 221153, Miss = 39268, Miss_rate = 0.178, Pending_hits = 211, Reservation_fails = 1954
L2_cache_bank[23]: Access = 214590, Miss = 39071, Miss_rate = 0.182, Pending_hits = 207, Reservation_fails = 982
L2_cache_bank[24]: Access = 220398, Miss = 39141, Miss_rate = 0.178, Pending_hits = 234, Reservation_fails = 2793
L2_cache_bank[25]: Access = 217287, Miss = 39481, Miss_rate = 0.182, Pending_hits = 274, Reservation_fails = 3959
L2_cache_bank[26]: Access = 219925, Miss = 39349, Miss_rate = 0.179, Pending_hits = 243, Reservation_fails = 1449
L2_cache_bank[27]: Access = 227429, Miss = 39433, Miss_rate = 0.173, Pending_hits = 273, Reservation_fails = 1273
L2_cache_bank[28]: Access = 218667, Miss = 39300, Miss_rate = 0.180, Pending_hits = 189, Reservation_fails = 851
L2_cache_bank[29]: Access = 225250, Miss = 39349, Miss_rate = 0.175, Pending_hits = 177, Reservation_fails = 433
L2_cache_bank[30]: Access = 213576, Miss = 39250, Miss_rate = 0.184, Pending_hits = 209, Reservation_fails = 1377
L2_cache_bank[31]: Access = 219514, Miss = 39291, Miss_rate = 0.179, Pending_hits = 277, Reservation_fails = 2545
L2_cache_bank[32]: Access = 217448, Miss = 39106, Miss_rate = 0.180, Pending_hits = 159, Reservation_fails = 386
L2_cache_bank[33]: Access = 224140, Miss = 39245, Miss_rate = 0.175, Pending_hits = 207, Reservation_fails = 2753
L2_cache_bank[34]: Access = 216689, Miss = 39149, Miss_rate = 0.181, Pending_hits = 219, Reservation_fails = 4384
L2_cache_bank[35]: Access = 219683, Miss = 39234, Miss_rate = 0.179, Pending_hits = 242, Reservation_fails = 3024
L2_cache_bank[36]: Access = 217064, Miss = 39251, Miss_rate = 0.181, Pending_hits = 256, Reservation_fails = 765
L2_cache_bank[37]: Access = 215411, Miss = 38996, Miss_rate = 0.181, Pending_hits = 225, Reservation_fails = 1963
L2_cache_bank[38]: Access = 218980, Miss = 39236, Miss_rate = 0.179, Pending_hits = 189, Reservation_fails = 992
L2_cache_bank[39]: Access = 224116, Miss = 39290, Miss_rate = 0.175, Pending_hits = 238, Reservation_fails = 2139
L2_cache_bank[40]: Access = 231428, Miss = 39378, Miss_rate = 0.170, Pending_hits = 200, Reservation_fails = 758
L2_cache_bank[41]: Access = 221946, Miss = 39247, Miss_rate = 0.177, Pending_hits = 180, Reservation_fails = 1121
L2_cache_bank[42]: Access = 216611, Miss = 39320, Miss_rate = 0.182, Pending_hits = 172, Reservation_fails = 430
L2_cache_bank[43]: Access = 221939, Miss = 39257, Miss_rate = 0.177, Pending_hits = 251, Reservation_fails = 2223
L2_cache_bank[44]: Access = 217935, Miss = 39309, Miss_rate = 0.180, Pending_hits = 214, Reservation_fails = 2990
L2_cache_bank[45]: Access = 226865, Miss = 39215, Miss_rate = 0.173, Pending_hits = 149, Reservation_fails = 152
L2_cache_bank[46]: Access = 217730, Miss = 39192, Miss_rate = 0.180, Pending_hits = 200, Reservation_fails = 832
L2_cache_bank[47]: Access = 216283, Miss = 38993, Miss_rate = 0.180, Pending_hits = 185, Reservation_fails = 588
L2_total_cache_accesses = 10632176
L2_total_cache_misses = 1884584
L2_total_cache_miss_rate = 0.1773
L2_total_cache_pending_hits = 10230
L2_total_cache_reservation_fails = 79689
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8469614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1246507
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137829
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10180528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 78807
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 755
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10632176
icnt_total_pkts_simt_to_mem=10629936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24539
	minimum = 5
	maximum = 35
Network latency average = 5.21674
	minimum = 5
	maximum = 35
Slowest packet = 21039226
Flit latency average = 5.21674
	minimum = 5
	maximum = 35
Slowest flit = 21039226
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 6)
Accepted packet rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 6)
Injected flit rate average = 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 6)
Accepted flit rate average= 0.282302
	minimum = 0.257836 (at node 50)
	maximum = 0.318972 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3243 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59.5455 (11 samples)
Network latency average = 5.21375 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59.0909 (11 samples)
Flit latency average = 5.21375 (11 samples)
	minimum = 5 (11 samples)
	maximum = 59.0909 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.208307 (11 samples)
	minimum = 0.187693 (11 samples)
	maximum = 0.241977 (11 samples)
Accepted packet rate average = 0.208307 (11 samples)
	minimum = 0.187693 (11 samples)
	maximum = 0.242222 (11 samples)
Injected flit rate average = 0.208307 (11 samples)
	minimum = 0.187693 (11 samples)
	maximum = 0.241977 (11 samples)
Accepted flit rate average = 0.208307 (11 samples)
	minimum = 0.187693 (11 samples)
	maximum = 0.242222 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 56 min, 26 sec (60986 sec)
gpgpu_simulation_rate = 2694 (inst/sec)
gpgpu_simulation_rate = 29 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel time = 60983647.525787 ms
kernel + memcpy time = 60985859.413147 ms
GPGPU-Sim: *** exit detected ***
