
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030460    0.003458    0.402839 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004099    0.048093    0.092904    0.495742 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048093    0.000160    0.495903 ^ _219_/A (sg13g2_inv_1)
     1    0.002420    0.019646    0.031285    0.527187 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019646    0.000087    0.527274 v _301_/D (sg13g2_dfrbpq_1)
                                              0.527274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274562   clock uncertainty
                                  0.000000    0.274562   clock reconvergence pessimism
                                 -0.033426    0.241135   library hold time
                                              0.241135   data required time
---------------------------------------------------------------------------------------------
                                              0.241135   data required time
                                             -0.527274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286139   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030456    0.003442    0.402823 v _213_/A (sg13g2_nand3_1)
     2    0.011193    0.058082    0.059135    0.461958 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.058102    0.000852    0.462811 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002829    0.032880    0.062994    0.525805 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032880    0.000099    0.525904 v _300_/D (sg13g2_dfrbpq_1)
                                              0.525904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274853   clock uncertainty
                                  0.000000    0.274853   clock reconvergence pessimism
                                 -0.037618    0.237235   library hold time
                                              0.237235   data required time
---------------------------------------------------------------------------------------------
                                              0.237235   data required time
                                             -0.525904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288669   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026281    0.001991    0.385167 v _199_/A (sg13g2_xnor2_1)
     2    0.011072    0.075832    0.094113    0.479279 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.075838    0.000700    0.479980 v _200_/B (sg13g2_xor2_1)
     1    0.002008    0.024971    0.065283    0.545263 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024972    0.000072    0.545335 v _296_/D (sg13g2_dfrbpq_1)
                                              0.545335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274847   clock uncertainty
                                  0.000000    0.274847   clock reconvergence pessimism
                                 -0.035112    0.239736   library hold time
                                              0.239736   data required time
---------------------------------------------------------------------------------------------
                                              0.239736   data required time
                                             -0.545335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305599   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030445    0.003408    0.402789 v _191_/B (sg13g2_xnor2_1)
     2    0.009281    0.065483    0.081305    0.484094 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065507    0.000313    0.484407 v _192_/B (sg13g2_xnor2_1)
     1    0.002322    0.030008    0.063227    0.547634 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030008    0.000083    0.547718 v _294_/D (sg13g2_dfrbpq_2)
                                              0.547718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273022   clock uncertainty
                                  0.000000    0.273022   clock reconvergence pessimism
                                 -0.037025    0.235997   library hold time
                                              0.235997   data required time
---------------------------------------------------------------------------------------------
                                              0.235997   data required time
                                             -0.547718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311720   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030089    0.002051    0.401432 v _195_/B (sg13g2_xor2_1)
     2    0.010358    0.047467    0.083509    0.484941 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047480    0.000754    0.485695 v _196_/B (sg13g2_xor2_1)
     1    0.004450    0.031621    0.065205    0.550901 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031621    0.000306    0.551207 v _295_/D (sg13g2_dfrbpq_1)
                                              0.551207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024029    0.000587    0.123740 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273740   clock uncertainty
                                  0.000000    0.273740   clock reconvergence pessimism
                                 -0.037227    0.236513   library hold time
                                              0.236513   data required time
---------------------------------------------------------------------------------------------
                                              0.236513   data required time
                                             -0.551207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314694   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024052    0.001408    0.124562 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012708    0.047298    0.184958    0.309520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047323    0.000998    0.310518 v fanout54/A (sg13g2_buf_8)
     8    0.038577    0.029770    0.088863    0.399381 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030281    0.002840    0.402221 v _206_/B (sg13g2_xnor2_1)
     2    0.010415    0.071714    0.086123    0.488344 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071739    0.000345    0.488689 v _208_/A (sg13g2_xor2_1)
     1    0.002572    0.026610    0.071076    0.559765 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026610    0.000093    0.559858 v _298_/D (sg13g2_dfrbpq_1)
                                              0.559858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272832   clock uncertainty
                                  0.000000    0.272832   clock reconvergence pessimism
                                 -0.035892    0.236940   library hold time
                                              0.236940   data required time
---------------------------------------------------------------------------------------------
                                              0.236940   data required time
                                             -0.559858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322918   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001693    0.124847 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009289    0.037280    0.176981    0.301828 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037284    0.000398    0.302226 v fanout70/A (sg13g2_buf_8)
     5    0.028410    0.026207    0.080950    0.383176 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026264    0.001841    0.385017 v _198_/A (sg13g2_nand2_1)
     1    0.003592    0.025491    0.032398    0.417414 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.025491    0.000144    0.417559 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011611    0.077264    0.077581    0.495140 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.077278    0.000853    0.495992 v _204_/B (sg13g2_xor2_1)
     1    0.002257    0.025682    0.066994    0.562986 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025682    0.000080    0.563066 v _297_/D (sg13g2_dfrbpq_1)
                                              0.563066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272789   clock uncertainty
                                  0.000000    0.272789   clock reconvergence pessimism
                                 -0.035598    0.237191   library hold time
                                              0.237191   data required time
---------------------------------------------------------------------------------------------
                                              0.237191   data required time
                                             -0.563066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325875   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047045    0.000477    0.307706 v fanout63/A (sg13g2_buf_8)
     6    0.032664    0.027899    0.087300    0.395006 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027966    0.001726    0.396732 v _205_/A (sg13g2_nand2_1)
     1    0.004040    0.027477    0.034242    0.430974 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.027478    0.000159    0.431133 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007421    0.054369    0.060397    0.491530 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.054380    0.000607    0.492137 v _211_/A (sg13g2_xnor2_1)
     1    0.002876    0.032422    0.069884    0.562021 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032422    0.000102    0.562123 v _299_/D (sg13g2_dfrbpq_1)
                                              0.562123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272836   clock uncertainty
                                  0.000000    0.272836   clock reconvergence pessimism
                                 -0.037734    0.235102   library hold time
                                              0.235102   data required time
---------------------------------------------------------------------------------------------
                                              0.235102   data required time
                                             -0.562123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327021   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010313    0.040291    0.179425    0.304279 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.040300    0.000569    0.304848 v output2/A (sg13g2_buf_2)
     1    0.081429    0.132792    0.169103    0.473951 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132998    0.003872    0.477823 v sign (out)
                                              0.477823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327823   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024066    0.001700    0.124853 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010466    0.051770    0.186271    0.311124 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051775    0.000564    0.311688 ^ _127_/A (sg13g2_inv_1)
     1    0.008443    0.037385    0.048959    0.360647 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.037405    0.000694    0.361340 v output3/A (sg13g2_buf_2)
     1    0.082048    0.133821    0.168174    0.529514 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134010    0.004170    0.533685 v signB (out)
                                              0.533685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383685   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032600    0.005312    0.415003 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003542    0.037706    0.049558    0.464561 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037707    0.000264    0.464825 v output15/A (sg13g2_buf_2)
     1    0.083531    0.136518    0.168265    0.633090 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136971    0.006490    0.639580 v sine_out[1] (out)
                                              0.639580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.639580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489580   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067842    0.000777    0.440434 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004462    0.030019    0.045584    0.486018 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.030020    0.000311    0.486329 v output16/A (sg13g2_buf_2)
     1    0.082944    0.135561    0.164069    0.650398 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.135981    0.006226    0.656624 v sine_out[20] (out)
                                              0.656624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.656624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047664    0.000423    0.318111 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004001    0.021899    0.067501    0.385611 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021900    0.000159    0.385770 v _179_/B (sg13g2_nand2_1)
     2    0.008176    0.045122    0.048008    0.433778 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045132    0.000504    0.434282 ^ _281_/B (sg13g2_nor2_1)
     1    0.008756    0.038125    0.049454    0.483735 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.038178    0.001144    0.484880 v output35/A (sg13g2_buf_2)
     1    0.082280    0.134513    0.167548    0.652427 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.134889    0.005868    0.658296 v sine_out[8] (out)
                                              0.658296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508296   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067850    0.001016    0.440673 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003636    0.031337    0.047951    0.488624 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.031338    0.000144    0.488769 v output12/A (sg13g2_buf_2)
     1    0.082521    0.134874    0.164424    0.653193 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.135264    0.005988    0.659181 v sine_out[17] (out)
                                              0.659181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659181   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509181   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067849    0.000995    0.440652 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005421    0.032550    0.048454    0.489106 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.032555    0.000372    0.489478 v output11/A (sg13g2_buf_2)
     1    0.082075    0.134165    0.164669    0.654148 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.134529    0.005772    0.659919 v sine_out[16] (out)
                                              0.659919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000484    0.122789 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015664    0.071839    0.200728    0.323517 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.071842    0.000545    0.324062 ^ fanout68/A (sg13g2_buf_8)
     6    0.034135    0.031655    0.094257    0.418319 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031670    0.001086    0.419405 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004291    0.044193    0.064923    0.484328 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.044193    0.000311    0.484639 v output29/A (sg13g2_buf_2)
     1    0.083697    0.136793    0.171574    0.656213 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.137253    0.006537    0.662749 v sine_out[32] (out)
                                              0.662749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.001026    0.440683 ^ _160_/A (sg13g2_nor2_1)
     1    0.005479    0.029277    0.054499    0.495183 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029282    0.000379    0.495562 v output14/A (sg13g2_buf_2)
     1    0.082109    0.134206    0.163119    0.658682 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134571    0.005785    0.664466 v sine_out[19] (out)
                                              0.664466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514466   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000594    0.319472 ^ fanout58/A (sg13g2_buf_2)
     7    0.028267    0.067834    0.120185    0.439657 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.001041    0.440698 ^ _167_/A (sg13g2_nor2_1)
     1    0.005996    0.032038    0.055937    0.496635 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032062    0.000462    0.497097 v output19/A (sg13g2_buf_2)
     1    0.082765    0.135282    0.164915    0.662012 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.135691    0.006140    0.668153 v sine_out[23] (out)
                                              0.668153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518152   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022816    0.000718    0.123022 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017244    0.047662    0.194665    0.317688 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047664    0.000423    0.318111 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004001    0.021899    0.067501    0.385611 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021900    0.000159    0.385770 v _179_/B (sg13g2_nand2_1)
     2    0.008176    0.045122    0.048008    0.433778 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045132    0.000494    0.434272 ^ _180_/B (sg13g2_nand2_1)
     1    0.005535    0.044200    0.063005    0.497276 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.044221    0.000361    0.497637 v output24/A (sg13g2_buf_2)
     1    0.082951    0.135629    0.170909    0.668546 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.136052    0.006248    0.674794 v sine_out[28] (out)
                                              0.674794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524794   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030826    0.001398    0.406472 ^ _135_/A (sg13g2_nor2_1)
     1    0.003516    0.019936    0.035376    0.441848 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019936    0.000137    0.441985 v _174_/A (sg13g2_nand2_1)
     1    0.003436    0.023586    0.030046    0.472030 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023587    0.000136    0.472166 ^ _175_/B (sg13g2_nand2_1)
     1    0.004622    0.037168    0.051745    0.523912 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037169    0.000187    0.524098 v output22/A (sg13g2_buf_2)
     1    0.082832    0.135406    0.167440    0.691538 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135818    0.006169    0.697707 v sine_out[26] (out)
                                              0.697707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547707   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027931    0.001679    0.480306 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004709    0.024018    0.058828    0.539134 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024023    0.000331    0.539465 v output13/A (sg13g2_buf_2)
     1    0.082121    0.134208    0.160583    0.700048 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134574    0.005794    0.705842 v sine_out[18] (out)
                                              0.705842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555842   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024029    0.000587    0.123740 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010048    0.050184    0.185075    0.308815 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050186    0.000440    0.309255 ^ fanout72/A (sg13g2_buf_8)
     8    0.042714    0.034527    0.085925    0.395179 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035079    0.003131    0.398311 ^ fanout71/A (sg13g2_buf_8)
     8    0.037887    0.031608    0.077337    0.475648 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.032031    0.002758    0.478406 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004441    0.046053    0.065700    0.544106 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046053    0.000309    0.544415 v output28/A (sg13g2_buf_2)
     1    0.083232    0.136071    0.172064    0.716479 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.136506    0.006346    0.722825 v sine_out[31] (out)
                                              0.722825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572825   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002728    0.023341    0.163951    0.288436 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.023341    0.000097    0.288532 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010084    0.060041    0.378875    0.667407 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060041    0.000446    0.667853 ^ fanout76/A (sg13g2_buf_8)
     7    0.040380    0.033816    0.090825    0.758678 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034036    0.001804    0.760483 ^ _128_/A (sg13g2_inv_2)
     5    0.022024    0.041708    0.047115    0.807598 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041745    0.001041    0.808639 v _293_/D (sg13g2_dfrbpq_1)
                                              0.808639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022849    0.001344    0.057489 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021741    0.024026    0.065664    0.123154 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024049    0.001331    0.124484 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274484   clock uncertainty
                                  0.000000    0.274484   clock reconvergence pessimism
                                 -0.040431    0.234053   library hold time
                                              0.234053   data required time
---------------------------------------------------------------------------------------------
                                              0.234053   data required time
                                             -0.808639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046441    0.000373    0.470122 v _284_/A (sg13g2_and2_1)
     1    0.007896    0.034361    0.085418    0.555540 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.034381    0.000752    0.556292 v output7/A (sg13g2_buf_2)
     1    0.082113    0.134230    0.165589    0.721881 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.134596    0.005784    0.727665 v sine_out[12] (out)
                                              0.727665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.727665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577665   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036832    0.000245    0.460404 v _147_/A (sg13g2_nand2_1)
     2    0.009837    0.050987    0.054537    0.514942 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051009    0.000855    0.515797 ^ _275_/B (sg13g2_nor2_1)
     1    0.005496    0.029156    0.043152    0.558948 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.029156    0.000228    0.559176 v output30/A (sg13g2_buf_2)
     1    0.082382    0.134643    0.163273    0.722449 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135024    0.005914    0.728363 v sine_out[3] (out)
                                              0.728363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.728363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578363   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027933    0.001690    0.480317 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006266    0.048769    0.071970    0.552287 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048773    0.000466    0.552752 v output23/A (sg13g2_buf_2)
     1    0.082907    0.135571    0.173096    0.725849 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.135989    0.006211    0.732060 v sine_out[27] (out)
                                              0.732060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031651    0.002623    0.412314 ^ _255_/A (sg13g2_nor4_1)
     1    0.003465    0.032346    0.041487    0.453801 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032346    0.000139    0.453940 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006282    0.075994    0.075685    0.529626 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.076003    0.000792    0.530418 ^ output4/A (sg13g2_buf_2)
     1    0.083968    0.177145    0.201775    0.732193 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177533    0.006804    0.738997 ^ sine_out[0] (out)
                                              0.738997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588997   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012599    0.047041    0.184397    0.307229 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047045    0.000477    0.307706 v fanout63/A (sg13g2_buf_8)
     6    0.032664    0.027899    0.087300    0.395006 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027909    0.000923    0.395929 v _150_/A (sg13g2_and2_1)
     3    0.011936    0.045829    0.087319    0.483248 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.045844    0.000772    0.484020 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003358    0.035842    0.069980    0.554000 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.035842    0.000133    0.554133 ^ output18/A (sg13g2_buf_2)
     1    0.082143    0.173387    0.180173    0.734306 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173675    0.005808    0.740113 ^ sine_out[22] (out)
                                              0.740113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740113   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590113   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036837    0.000419    0.460578 v _144_/B (sg13g2_nand2_1)
     2    0.008622    0.047862    0.055305    0.515883 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047875    0.000622    0.516505 ^ _212_/B (sg13g2_nor2_1)
     2    0.009450    0.040284    0.052764    0.569269 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040287    0.000273    0.569543 v output26/A (sg13g2_buf_2)
     1    0.082490    0.134856    0.168735    0.738277 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135244    0.005966    0.744243 v sine_out[2] (out)
                                              0.744243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594243   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030798    0.000938    0.406012 ^ _150_/A (sg13g2_and2_1)
     3    0.011768    0.058760    0.104066    0.510078 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.058767    0.000660    0.510738 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004044    0.022195    0.068198    0.578936 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.022197    0.000296    0.579232 v output17/A (sg13g2_buf_2)
     1    0.082087    0.134147    0.159669    0.738901 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134513    0.005781    0.744682 v sine_out[21] (out)
                                              0.744682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594682   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052117    0.001395    0.527457 ^ _279_/A (sg13g2_nor2_1)
     1    0.005030    0.031898    0.047173    0.574630 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031899    0.000367    0.574997 v output34/A (sg13g2_buf_2)
     1    0.082285    0.134500    0.164509    0.739506 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134877    0.005877    0.745382 v sine_out[7] (out)
                                              0.745382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052167    0.001895    0.527957 ^ _277_/A (sg13g2_nor2_1)
     1    0.006190    0.034936    0.050278    0.578235 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034953    0.000432    0.578667 v output32/A (sg13g2_buf_2)
     1    0.082609    0.135053    0.166156    0.744823 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135456    0.006090    0.750913 v sine_out[5] (out)
                                              0.750913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600913   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036832    0.000245    0.460404 v _147_/A (sg13g2_nand2_1)
     2    0.009837    0.050987    0.054537    0.514942 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.051001    0.000689    0.515631 ^ _149_/B (sg13g2_nand2_1)
     1    0.005431    0.044296    0.064579    0.580210 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.044298    0.000376    0.580586 v output10/A (sg13g2_buf_2)
     1    0.082656    0.135160    0.170711    0.751297 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.135566    0.006110    0.757407 v sine_out[15] (out)
                                              0.757407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607407   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052183    0.002023    0.528084 ^ _278_/A (sg13g2_nor2_1)
     1    0.007810    0.039447    0.054422    0.582506 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.039486    0.000959    0.583465 v output33/A (sg13g2_buf_2)
     1    0.082324    0.134587    0.168221    0.751686 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134964    0.005885    0.757571 v sine_out[6] (out)
                                              0.757571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607571   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032941    0.006018    0.415709 ^ _130_/B (sg13g2_nor2_1)
     2    0.012328    0.046437    0.054040    0.469749 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046445    0.000534    0.470283 v _136_/B (sg13g2_nand2b_2)
     4    0.019347    0.052060    0.055779    0.526062 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052182    0.002015    0.528077 ^ _276_/A (sg13g2_nor2_1)
     1    0.008127    0.040357    0.055216    0.583293 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.040402    0.001044    0.584337 v output31/A (sg13g2_buf_2)
     1    0.082945    0.135612    0.169045    0.753382 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.136035    0.006255    0.759637 v sine_out[4] (out)
                                              0.759637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609637   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031849    0.003339    0.413030 ^ _143_/A (sg13g2_nor2_1)
     2    0.008202    0.036815    0.047129    0.460159 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036837    0.000419    0.460578 v _144_/B (sg13g2_nand2_1)
     2    0.008622    0.047862    0.055305    0.515883 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047875    0.000629    0.516512 ^ _145_/B (sg13g2_nand2_1)
     1    0.006929    0.051865    0.069786    0.586298 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.051889    0.000890    0.587188 v output9/A (sg13g2_buf_2)
     1    0.082844    0.135492    0.174516    0.761704 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.135909    0.006207    0.767911 v sine_out[14] (out)
                                              0.767911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.767911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617911   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105125    0.000965    0.542383 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004337    0.036456    0.056065    0.598448 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.036456    0.000308    0.598756 v output36/A (sg13g2_buf_2)
     1    0.082191    0.134363    0.166654    0.765410 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.134732    0.005821    0.771231 v sine_out[9] (out)
                                              0.771231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621231   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105127    0.001065    0.542482 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.004258    0.036259    0.055792    0.598275 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036260    0.000301    0.598576 v output6/A (sg13g2_buf_2)
     1    0.082701    0.135206    0.166853    0.765430 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135615    0.006138    0.771567 v sine_out[11] (out)
                                              0.771567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105128    0.001071    0.542488 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.004466    0.036783    0.056510    0.598998 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036784    0.000333    0.599331 v output8/A (sg13g2_buf_2)
     1    0.082834    0.135418    0.167216    0.766548 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135834    0.006197    0.772744 v sine_out[13] (out)
                                              0.772744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622744   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000531    0.122836 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014056    0.065639    0.196042    0.318878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065643    0.000579    0.319456 ^ fanout59/A (sg13g2_buf_8)
     8    0.034452    0.031325    0.090235    0.409691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032601    0.005314    0.415006 ^ _131_/B (sg13g2_or2_1)
     6    0.024442    0.105112    0.126412    0.541418 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.105117    0.000613    0.542031 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004509    0.036888    0.056670    0.598701 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036888    0.000318    0.599019 v output5/A (sg13g2_buf_2)
     1    0.083091    0.135819    0.167508    0.766526 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.136247    0.006293    0.772819 v sine_out[10] (out)
                                              0.772819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622819   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027930    0.001672    0.480298 ^ _168_/A (sg13g2_nor2_1)
     2    0.007435    0.033923    0.043651    0.523950 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033924    0.000227    0.524177 v _169_/B (sg13g2_nand2_1)
     1    0.003619    0.029498    0.039357    0.563534 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029499    0.000142    0.563676 ^ _170_/B (sg13g2_nand2_1)
     1    0.004214    0.035692    0.052007    0.615682 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035694    0.000286    0.615969 v output20/A (sg13g2_buf_2)
     1    0.082263    0.134478    0.166328    0.782297 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.134853    0.005864    0.788161 v sine_out[24] (out)
                                              0.788161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638161   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027930    0.001672    0.480298 ^ _168_/A (sg13g2_nor2_1)
     2    0.007435    0.033923    0.043651    0.523950 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033943    0.000381    0.524331 v _171_/B (sg13g2_nand2_1)
     1    0.004048    0.032023    0.040607    0.564938 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.032023    0.000295    0.565234 ^ _172_/B (sg13g2_nand2_1)
     1    0.004258    0.036199    0.053042    0.618275 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.036202    0.000301    0.618576 v output21/A (sg13g2_buf_2)
     1    0.082765    0.135294    0.166926    0.785502 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.135702    0.006133    0.791635 v sine_out[25] (out)
                                              0.791635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.791635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641635   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027867    0.000704    0.479331 ^ _181_/A (sg13g2_and2_1)
     4    0.015734    0.074402    0.115055    0.594386 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.074403    0.000420    0.594806 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.003376    0.028477    0.044379    0.639185 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.028477    0.000133    0.639317 v output25/A (sg13g2_buf_2)
     1    0.084084    0.137399    0.164122    0.803440 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.137900    0.006839    0.810279 v sine_out[29] (out)
                                              0.810279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.810279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.660279   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015246    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001796    0.000898    0.000898 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021277    0.022824    0.055248    0.056146 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022848    0.001327    0.057473 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018996    0.022813    0.064832    0.122305 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022814    0.000527    0.122832 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012973    0.061461    0.192937    0.315769 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061463    0.000492    0.316262 ^ fanout63/A (sg13g2_buf_8)
     6    0.033188    0.030785    0.088813    0.405074 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030804    0.001070    0.406144 ^ fanout62/A (sg13g2_buf_8)
     8    0.029652    0.027860    0.072482    0.478627 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027867    0.000704    0.479331 ^ _181_/A (sg13g2_and2_1)
     4    0.015734    0.074402    0.115055    0.594386 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.074408    0.000730    0.595116 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.005012    0.032644    0.049383    0.644500 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.032660    0.000366    0.644866 v output27/A (sg13g2_buf_2)
     1    0.084037    0.137342    0.166092    0.810958 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.137842    0.006827    0.817785 v sine_out[30] (out)
                                              0.817785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.817785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667785   slack (MET)



