Analysis & Synthesis report for DE2_115
Sat Nov 05 16:27:31 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 05 16:27:31 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 22                                          ;
;     Total combinational functions  ; 22                                          ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 407                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+
; Verilog1.v                       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/TP_ISL_ECHO/Verilog1.v ;         ;
; de2_115.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v  ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 22          ;
;                                             ;             ;
; Total combinational functions               ; 22          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 13          ;
;     -- 3 input functions                    ; 7           ;
;     -- <=2 input functions                  ; 2           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 22          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 407         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[7]~input ;
; Maximum fan-out                             ; 8           ;
; Total fan-out                               ; 601         ;
; Average fan-out                             ; 0.64        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Entity Name      ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+------------------+--------------+
; |DE2_115                          ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 407  ; 0            ; |DE2_115                              ; DE2_115          ; work         ;
;    |echo_codificador:codificador| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|echo_codificador:codificador ; echo_codificador ; work         ;
;    |echo_display:display|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|echo_display:display         ; echo_display     ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 407                         ;
; cycloneiii_io_obuf    ; 105                         ;
; cycloneiii_lcell_comb ; 30                          ;
;     normal            ; 30                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 13                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Nov 05 16:27:18 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file verilog1.v
    Info (12023): Found entity 1: echo_codificador File: C:/intelFPGA_lite/TP_ISL_ECHO/Verilog1.v Line: 1
    Info (12023): Found entity 2: echo_display File: C:/intelFPGA_lite/TP_ISL_ECHO/Verilog1.v Line: 22
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115 File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 6
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(203) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
Warning (10034): Output port "LEDR[17..5]" at de2_115.v(204) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
Warning (10034): Output port "HEX0" at de2_115.v(216) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
Warning (10034): Output port "HEX1" at de2_115.v(217) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
Warning (10034): Output port "HEX2" at de2_115.v(218) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
Warning (10034): Output port "HEX3" at de2_115.v(219) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
Warning (10034): Output port "HEX4" at de2_115.v(220) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
Warning (10034): Output port "HEX5" at de2_115.v(221) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
Warning (10034): Output port "HEX6" at de2_115.v(222) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
Warning (10034): Output port "VGA_B" at de2_115.v(252) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
Warning (10034): Output port "VGA_G" at de2_115.v(255) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
Warning (10034): Output port "VGA_R" at de2_115.v(257) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(291) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 291
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(310) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 310
Warning (10034): Output port "OTG_ADDR" at de2_115.v(322) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 322
Warning (10034): Output port "OTG_DACK_N" at de2_115.v(324) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 324
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(338) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
Warning (10034): Output port "DRAM_BA" at de2_115.v(339) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 339
Warning (10034): Output port "DRAM_DQM" at de2_115.v(345) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 345
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(350) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
Warning (10034): Output port "FL_ADDR" at de2_115.v(359) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(200) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 200
Warning (10034): Output port "LCD_BLON" at de2_115.v(226) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 226
Warning (10034): Output port "LCD_EN" at de2_115.v(228) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 228
Warning (10034): Output port "LCD_ON" at de2_115.v(229) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 229
Warning (10034): Output port "LCD_RS" at de2_115.v(230) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 230
Warning (10034): Output port "LCD_RW" at de2_115.v(231) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 231
Warning (10034): Output port "UART_CTS" at de2_115.v(234) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 234
Warning (10034): Output port "UART_TXD" at de2_115.v(237) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 237
Warning (10034): Output port "SD_CLK" at de2_115.v(246) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 246
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(253) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 253
Warning (10034): Output port "VGA_CLK" at de2_115.v(254) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 254
Warning (10034): Output port "VGA_HS" at de2_115.v(256) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 256
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(258) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 258
Warning (10034): Output port "VGA_VS" at de2_115.v(259) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 259
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(265) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 265
Warning (10034): Output port "AUD_XCK" at de2_115.v(267) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 267
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(270) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 270
Warning (10034): Output port "I2C_SCLK" at de2_115.v(274) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 274
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(278) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 278
Warning (10034): Output port "ENET0_MDC" at de2_115.v(281) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 281
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(283) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 283
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(292) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 292
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(293) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 293
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(297) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 297
Warning (10034): Output port "ENET1_MDC" at de2_115.v(300) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 300
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(302) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 302
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(311) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 311
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(312) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 312
Warning (10034): Output port "TD_RESET_N" at de2_115.v(318) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 318
Warning (10034): Output port "OTG_CS_N" at de2_115.v(323) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 323
Warning (10034): Output port "OTG_RD_N" at de2_115.v(330) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 330
Warning (10034): Output port "OTG_RST_N" at de2_115.v(331) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 331
Warning (10034): Output port "OTG_WE_N" at de2_115.v(332) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 332
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(340) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 340
Warning (10034): Output port "DRAM_CKE" at de2_115.v(341) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 341
Warning (10034): Output port "DRAM_CLK" at de2_115.v(342) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 342
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(343) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 343
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(346) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 346
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(347) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 347
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(351) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 351
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(353) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 353
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(354) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 354
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(355) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 355
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(356) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 356
Warning (10034): Output port "FL_CE_N" at de2_115.v(360) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 360
Warning (10034): Output port "FL_OE_N" at de2_115.v(362) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 362
Warning (10034): Output port "FL_RST_N" at de2_115.v(363) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 363
Warning (10034): Output port "FL_WE_N" at de2_115.v(365) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 365
Warning (10034): Output port "FL_WP_N" at de2_115.v(366) has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 366
Info (12128): Elaborating entity "echo_codificador" for hierarchy "echo_codificador:codificador" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 379
Info (12128): Elaborating entity "echo_display" for hierarchy "echo_display:display" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 392
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 210
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 227
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 240
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 241
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 242
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 243
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 247
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 248
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 248
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 248
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 248
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 263
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 264
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 266
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 271
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 275
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 282
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 301
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 325
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 327
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 329
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 344
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 352
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 361
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 200
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 203
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 204
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 216
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 217
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 218
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 219
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 220
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 221
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 222
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 226
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 228
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 229
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 230
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 231
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 234
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 237
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 246
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 252
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 253
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 254
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 255
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 256
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 257
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 258
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 259
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 265
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 267
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 270
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 274
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 278
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 281
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 283
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 291
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 291
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 291
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 291
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 292
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 293
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 297
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 300
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 302
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 310
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 310
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 310
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 310
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 311
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 312
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 318
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 322
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 322
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 323
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 324
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 324
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 330
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 331
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 332
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 338
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 339
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 339
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 340
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 341
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 342
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 343
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 345
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 345
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 345
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 345
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 346
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 347
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 350
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 351
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 353
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 354
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 355
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 356
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 359
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 360
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 362
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 363
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 365
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 366
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 194
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 195
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 196
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 207
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 207
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 207
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 207
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 213
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 235
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 236
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 249
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 262
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 279
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 280
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 284
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 285
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 286
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 287
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 287
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 287
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 287
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 288
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 289
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 290
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 294
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 298
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 299
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 303
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 304
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 305
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 306
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 306
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 306
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 306
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 307
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 308
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 309
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 315
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 316
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 317
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 319
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 326
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 326
    Warning (15610): No output dependent on input pin "OTG_INT[0]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 328
    Warning (15610): No output dependent on input pin "OTG_INT[1]" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 328
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 335
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/intelFPGA_lite/TP_ISL_ECHO/de2_115.v Line: 364
Info (21057): Implemented 429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 230 output pins
    Info (21060): Implemented 105 bidirectional pins
    Info (21061): Implemented 22 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 464 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Sat Nov 05 16:27:31 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:23


