
led.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a0da01 	mov	sp, #4096	; 0x1000
   4:	eb000000 	bl	c <main>

00000008 <halt>:
   8:	eafffffe 	b	8 <halt>

0000000c <main>:
   c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  10:	e28db000 	add	fp, sp, #0
  14:	e24dd00c 	sub	sp, sp, #12
  18:	e59f3034 	ldr	r3, [pc, #52]	; 54 <main+0x48>
  1c:	e50b300c 	str	r3, [fp, #-12]
  20:	e59f3030 	ldr	r3, [pc, #48]	; 58 <main+0x4c>
  24:	e50b3008 	str	r3, [fp, #-8]
  28:	e51b300c 	ldr	r3, [fp, #-12]
  2c:	e3a02c01 	mov	r2, #256	; 0x100
  30:	e5832000 	str	r2, [r3]
  34:	e51b3008 	ldr	r3, [fp, #-8]
  38:	e3a02000 	mov	r2, #0
  3c:	e5832000 	str	r2, [r3]
  40:	e3a03000 	mov	r3, #0
  44:	e1a00003 	mov	r0, r3
  48:	e28bd000 	add	sp, fp, #0
  4c:	e8bd0800 	pop	{fp}
  50:	e12fff1e 	bx	lr
  54:	56000050 	undefined instruction 0x56000050
  58:	56000054 	undefined instruction 0x56000054

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8cc8>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
