<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Ice40 on Project F</title>
    <link>https://projectf.io/tags/ice40/</link>
    <description>Recent content in Ice40 on Project F</description>
    <generator>Hugo</generator>
    <language>en-gb</language>
    <lastBuildDate>Sat, 14 Oct 2023 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://projectf.io/tags/ice40/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>SPRAM on iCE40 FPGA</title>
      <link>https://projectf.io/posts/spram-ice40-fpga/</link>
      <pubDate>Fri, 30 Jul 2021 00:00:00 +0000</pubDate>
      <guid>https://projectf.io/posts/spram-ice40-fpga/</guid>
      <description>The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as &lt;strong&gt;SPRAM&lt;/strong&gt;. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.</description>
    </item>
  </channel>
</rss>
