
ledBlinkREG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000051c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000628  08000628  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000628  08000628  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000628  08000628  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000628  08000628  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000628  08000628  00010628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800062c  0800062c  0001062c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800063c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800063c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000019d5  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000008af  00000000  00000000  00021a0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002f0  00000000  00000000  000222c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000288  00000000  00000000  000225b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015542  00000000  00000000  00022838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002ebe  00000000  00000000  00037d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b365  00000000  00000000  0003ac38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b5f9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009c0  00000000  00000000  000b5ff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000610 	.word	0x08000610

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000610 	.word	0x08000610

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f8d0 	bl	80002f4 <HAL_Init>

  /* USER CODE END Init */

  /* Configure the system clock */

  DDS_SystemClockConfig();
 8000154:	f000 f810 	bl	8000178 <DDS_SystemClockConfig>
  DDS_GPIOC_PIN13_CONFIG();
 8000158:	f000 f832 	bl	80001c0 <DDS_GPIOC_PIN13_CONFIG>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  DDS_toggle_PIN13();
 800015c:	f000 f846 	bl	80001ec <DDS_toggle_PIN13>
	  HAL_Delay(1000);
 8000160:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000164:	f000 f928 	bl	80003b8 <HAL_Delay>
	  DDS_toggle_PIN13();
 8000168:	f000 f840 	bl	80001ec <DDS_toggle_PIN13>
	  HAL_Delay(1000);
 800016c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000170:	f000 f922 	bl	80003b8 <HAL_Delay>
	  DDS_toggle_PIN13();
 8000174:	e7f2      	b.n	800015c <main+0x10>
	...

08000178 <DDS_SystemClockConfig>:
//  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
//  {
//    Error_Handler();
//  }
//}
void DDS_SystemClockConfig(void){
 8000178:	b480      	push	{r7}
 800017a:	af00      	add	r7, sp, #0
	RCC->CR |= 0x00010000; //RCC_CR_HSEON
 800017c:	4b0f      	ldr	r3, [pc, #60]	; (80001bc <DDS_SystemClockConfig+0x44>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	4a0e      	ldr	r2, [pc, #56]	; (80001bc <DDS_SystemClockConfig+0x44>)
 8000182:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000186:	6013      	str	r3, [r2, #0]
	RCC->CFGR |= 0x00000001;	//sys clock mux HSE
 8000188:	4b0c      	ldr	r3, [pc, #48]	; (80001bc <DDS_SystemClockConfig+0x44>)
 800018a:	685b      	ldr	r3, [r3, #4]
 800018c:	4a0b      	ldr	r2, [pc, #44]	; (80001bc <DDS_SystemClockConfig+0x44>)
 800018e:	f043 0301 	orr.w	r3, r3, #1
 8000192:	6053      	str	r3, [r2, #4]
	while(1){
	  if(((RCC->CR)>>RCC_CR_HSERDY_Pos)&1)
 8000194:	4b09      	ldr	r3, [pc, #36]	; (80001bc <DDS_SystemClockConfig+0x44>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	0c5b      	lsrs	r3, r3, #17
 800019a:	f003 0301 	and.w	r3, r3, #1
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d100      	bne.n	80001a4 <DDS_SystemClockConfig+0x2c>
 80001a2:	e7f7      	b.n	8000194 <DDS_SystemClockConfig+0x1c>
		  break;
 80001a4:	bf00      	nop
	}
	RCC->CR ^= 0x00000001;	//HSI OFF
 80001a6:	4b05      	ldr	r3, [pc, #20]	; (80001bc <DDS_SystemClockConfig+0x44>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	4a04      	ldr	r2, [pc, #16]	; (80001bc <DDS_SystemClockConfig+0x44>)
 80001ac:	f083 0301 	eor.w	r3, r3, #1
 80001b0:	6013      	str	r3, [r2, #0]
}
 80001b2:	bf00      	nop
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop
 80001bc:	40021000 	.word	0x40021000

080001c0 <DDS_GPIOC_PIN13_CONFIG>:




void DDS_GPIOC_PIN13_CONFIG(void){
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
	  RCC->APB2ENR |= 0x00000010;	//APB2ENR enable RCC for IOPC
 80001c4:	4b07      	ldr	r3, [pc, #28]	; (80001e4 <DDS_GPIOC_PIN13_CONFIG+0x24>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	4a06      	ldr	r2, [pc, #24]	; (80001e4 <DDS_GPIOC_PIN13_CONFIG+0x24>)
 80001ca:	f043 0310 	orr.w	r3, r3, #16
 80001ce:	6193      	str	r3, [r2, #24]
	  GPIOC->CRH |= 0x00100000;	// GPIOC 13PIN output pushpull max speed 10MHz
 80001d0:	4b05      	ldr	r3, [pc, #20]	; (80001e8 <DDS_GPIOC_PIN13_CONFIG+0x28>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	4a04      	ldr	r2, [pc, #16]	; (80001e8 <DDS_GPIOC_PIN13_CONFIG+0x28>)
 80001d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001da:	6053      	str	r3, [r2, #4]
}
 80001dc:	bf00      	nop
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	40021000 	.word	0x40021000
 80001e8:	40011000 	.word	0x40011000

080001ec <DDS_toggle_PIN13>:





void DDS_toggle_PIN13(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	GPIOC->ODR ^= GPIO_ODR_ODR13;
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <DDS_toggle_PIN13+0x18>)
 80001f2:	68db      	ldr	r3, [r3, #12]
 80001f4:	4a03      	ldr	r2, [pc, #12]	; (8000204 <DDS_toggle_PIN13+0x18>)
 80001f6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80001fa:	60d3      	str	r3, [r2, #12]
}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	40011000 	.word	0x40011000

08000208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800020e:	4b0e      	ldr	r3, [pc, #56]	; (8000248 <HAL_MspInit+0x40>)
 8000210:	699b      	ldr	r3, [r3, #24]
 8000212:	4a0d      	ldr	r2, [pc, #52]	; (8000248 <HAL_MspInit+0x40>)
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	6193      	str	r3, [r2, #24]
 800021a:	4b0b      	ldr	r3, [pc, #44]	; (8000248 <HAL_MspInit+0x40>)
 800021c:	699b      	ldr	r3, [r3, #24]
 800021e:	f003 0301 	and.w	r3, r3, #1
 8000222:	607b      	str	r3, [r7, #4]
 8000224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000226:	4b08      	ldr	r3, [pc, #32]	; (8000248 <HAL_MspInit+0x40>)
 8000228:	69db      	ldr	r3, [r3, #28]
 800022a:	4a07      	ldr	r2, [pc, #28]	; (8000248 <HAL_MspInit+0x40>)
 800022c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000230:	61d3      	str	r3, [r2, #28]
 8000232:	4b05      	ldr	r3, [pc, #20]	; (8000248 <HAL_MspInit+0x40>)
 8000234:	69db      	ldr	r3, [r3, #28]
 8000236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800023a:	603b      	str	r3, [r7, #0]
 800023c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800023e:	bf00      	nop
 8000240:	370c      	adds	r7, #12
 8000242:	46bd      	mov	sp, r7
 8000244:	bc80      	pop	{r7}
 8000246:	4770      	bx	lr
 8000248:	40021000 	.word	0x40021000

0800024c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000250:	e7fe      	b.n	8000250 <NMI_Handler+0x4>

08000252 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000252:	b480      	push	{r7}
 8000254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000256:	e7fe      	b.n	8000256 <HardFault_Handler+0x4>

08000258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800025c:	e7fe      	b.n	800025c <MemManage_Handler+0x4>

0800025e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800025e:	b480      	push	{r7}
 8000260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000262:	e7fe      	b.n	8000262 <BusFault_Handler+0x4>

08000264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000268:	e7fe      	b.n	8000268 <UsageFault_Handler+0x4>

0800026a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800026a:	b480      	push	{r7}
 800026c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr

08000276 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000276:	b480      	push	{r7}
 8000278:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	bc80      	pop	{r7}
 8000280:	4770      	bx	lr

08000282 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000282:	b480      	push	{r7}
 8000284:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000286:	bf00      	nop
 8000288:	46bd      	mov	sp, r7
 800028a:	bc80      	pop	{r7}
 800028c:	4770      	bx	lr

0800028e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800028e:	b580      	push	{r7, lr}
 8000290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000292:	f000 f875 	bl	8000380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000296:	bf00      	nop
 8000298:	bd80      	pop	{r7, pc}

0800029a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800029a:	b480      	push	{r7}
 800029c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800029e:	bf00      	nop
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bc80      	pop	{r7}
 80002a4:	4770      	bx	lr
	...

080002a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80002a8:	f7ff fff7 	bl	800029a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ac:	480b      	ldr	r0, [pc, #44]	; (80002dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80002ae:	490c      	ldr	r1, [pc, #48]	; (80002e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80002b0:	4a0c      	ldr	r2, [pc, #48]	; (80002e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80002b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b4:	e002      	b.n	80002bc <LoopCopyDataInit>

080002b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ba:	3304      	adds	r3, #4

080002bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c0:	d3f9      	bcc.n	80002b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c2:	4a09      	ldr	r2, [pc, #36]	; (80002e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80002c4:	4c09      	ldr	r4, [pc, #36]	; (80002ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c8:	e001      	b.n	80002ce <LoopFillZerobss>

080002ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002cc:	3204      	adds	r2, #4

080002ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d0:	d3fb      	bcc.n	80002ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80002d2:	f000 f979 	bl	80005c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002d6:	f7ff ff39 	bl	800014c <main>
  bx lr
 80002da:	4770      	bx	lr
  ldr r0, =_sdata
 80002dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80002e4:	08000630 	.word	0x08000630
  ldr r2, =_sbss
 80002e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80002ec:	2000002c 	.word	0x2000002c

080002f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f0:	e7fe      	b.n	80002f0 <ADC1_2_IRQHandler>
	...

080002f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002f8:	4b08      	ldr	r3, [pc, #32]	; (800031c <HAL_Init+0x28>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a07      	ldr	r2, [pc, #28]	; (800031c <HAL_Init+0x28>)
 80002fe:	f043 0310 	orr.w	r3, r3, #16
 8000302:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000304:	2003      	movs	r0, #3
 8000306:	f000 f92b 	bl	8000560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800030a:	200f      	movs	r0, #15
 800030c:	f000 f808 	bl	8000320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000310:	f7ff ff7a 	bl	8000208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000314:	2300      	movs	r3, #0
}
 8000316:	4618      	mov	r0, r3
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40022000 	.word	0x40022000

08000320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000328:	4b12      	ldr	r3, [pc, #72]	; (8000374 <HAL_InitTick+0x54>)
 800032a:	681a      	ldr	r2, [r3, #0]
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <HAL_InitTick+0x58>)
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	4619      	mov	r1, r3
 8000332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000336:	fbb3 f3f1 	udiv	r3, r3, r1
 800033a:	fbb2 f3f3 	udiv	r3, r2, r3
 800033e:	4618      	mov	r0, r3
 8000340:	f000 f935 	bl	80005ae <HAL_SYSTICK_Config>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800034a:	2301      	movs	r3, #1
 800034c:	e00e      	b.n	800036c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2b0f      	cmp	r3, #15
 8000352:	d80a      	bhi.n	800036a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000354:	2200      	movs	r2, #0
 8000356:	6879      	ldr	r1, [r7, #4]
 8000358:	f04f 30ff 	mov.w	r0, #4294967295
 800035c:	f000 f90b 	bl	8000576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000360:	4a06      	ldr	r2, [pc, #24]	; (800037c <HAL_InitTick+0x5c>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000366:	2300      	movs	r3, #0
 8000368:	e000      	b.n	800036c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800036a:	2301      	movs	r3, #1
}
 800036c:	4618      	mov	r0, r3
 800036e:	3708      	adds	r7, #8
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000000 	.word	0x20000000
 8000378:	20000008 	.word	0x20000008
 800037c:	20000004 	.word	0x20000004

08000380 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <HAL_IncTick+0x1c>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	461a      	mov	r2, r3
 800038a:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <HAL_IncTick+0x20>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4413      	add	r3, r2
 8000390:	4a03      	ldr	r2, [pc, #12]	; (80003a0 <HAL_IncTick+0x20>)
 8000392:	6013      	str	r3, [r2, #0]
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr
 800039c:	20000008 	.word	0x20000008
 80003a0:	20000028 	.word	0x20000028

080003a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  return uwTick;
 80003a8:	4b02      	ldr	r3, [pc, #8]	; (80003b4 <HAL_GetTick+0x10>)
 80003aa:	681b      	ldr	r3, [r3, #0]
}
 80003ac:	4618      	mov	r0, r3
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bc80      	pop	{r7}
 80003b2:	4770      	bx	lr
 80003b4:	20000028 	.word	0x20000028

080003b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80003c0:	f7ff fff0 	bl	80003a4 <HAL_GetTick>
 80003c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003d0:	d005      	beq.n	80003de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80003d2:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <HAL_Delay+0x44>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	461a      	mov	r2, r3
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	4413      	add	r3, r2
 80003dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80003de:	bf00      	nop
 80003e0:	f7ff ffe0 	bl	80003a4 <HAL_GetTick>
 80003e4:	4602      	mov	r2, r0
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	1ad3      	subs	r3, r2, r3
 80003ea:	68fa      	ldr	r2, [r7, #12]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d8f7      	bhi.n	80003e0 <HAL_Delay+0x28>
  {
  }
}
 80003f0:	bf00      	nop
 80003f2:	bf00      	nop
 80003f4:	3710      	adds	r7, #16
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	20000008 	.word	0x20000008

08000400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	f003 0307 	and.w	r3, r3, #7
 800040e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <__NVIC_SetPriorityGrouping+0x44>)
 8000412:	68db      	ldr	r3, [r3, #12]
 8000414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000416:	68ba      	ldr	r2, [r7, #8]
 8000418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800041c:	4013      	ands	r3, r2
 800041e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800042c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000432:	4a04      	ldr	r2, [pc, #16]	; (8000444 <__NVIC_SetPriorityGrouping+0x44>)
 8000434:	68bb      	ldr	r3, [r7, #8]
 8000436:	60d3      	str	r3, [r2, #12]
}
 8000438:	bf00      	nop
 800043a:	3714      	adds	r7, #20
 800043c:	46bd      	mov	sp, r7
 800043e:	bc80      	pop	{r7}
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	e000ed00 	.word	0xe000ed00

08000448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <__NVIC_GetPriorityGrouping+0x18>)
 800044e:	68db      	ldr	r3, [r3, #12]
 8000450:	0a1b      	lsrs	r3, r3, #8
 8000452:	f003 0307 	and.w	r3, r3, #7
}
 8000456:	4618      	mov	r0, r3
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	4603      	mov	r3, r0
 800046c:	6039      	str	r1, [r7, #0]
 800046e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000474:	2b00      	cmp	r3, #0
 8000476:	db0a      	blt.n	800048e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	b2da      	uxtb	r2, r3
 800047c:	490c      	ldr	r1, [pc, #48]	; (80004b0 <__NVIC_SetPriority+0x4c>)
 800047e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000482:	0112      	lsls	r2, r2, #4
 8000484:	b2d2      	uxtb	r2, r2
 8000486:	440b      	add	r3, r1
 8000488:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800048c:	e00a      	b.n	80004a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	b2da      	uxtb	r2, r3
 8000492:	4908      	ldr	r1, [pc, #32]	; (80004b4 <__NVIC_SetPriority+0x50>)
 8000494:	79fb      	ldrb	r3, [r7, #7]
 8000496:	f003 030f 	and.w	r3, r3, #15
 800049a:	3b04      	subs	r3, #4
 800049c:	0112      	lsls	r2, r2, #4
 800049e:	b2d2      	uxtb	r2, r2
 80004a0:	440b      	add	r3, r1
 80004a2:	761a      	strb	r2, [r3, #24]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bc80      	pop	{r7}
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	e000e100 	.word	0xe000e100
 80004b4:	e000ed00 	.word	0xe000ed00

080004b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b089      	sub	sp, #36	; 0x24
 80004bc:	af00      	add	r7, sp, #0
 80004be:	60f8      	str	r0, [r7, #12]
 80004c0:	60b9      	str	r1, [r7, #8]
 80004c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f003 0307 	and.w	r3, r3, #7
 80004ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004cc:	69fb      	ldr	r3, [r7, #28]
 80004ce:	f1c3 0307 	rsb	r3, r3, #7
 80004d2:	2b04      	cmp	r3, #4
 80004d4:	bf28      	it	cs
 80004d6:	2304      	movcs	r3, #4
 80004d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004da:	69fb      	ldr	r3, [r7, #28]
 80004dc:	3304      	adds	r3, #4
 80004de:	2b06      	cmp	r3, #6
 80004e0:	d902      	bls.n	80004e8 <NVIC_EncodePriority+0x30>
 80004e2:	69fb      	ldr	r3, [r7, #28]
 80004e4:	3b03      	subs	r3, #3
 80004e6:	e000      	b.n	80004ea <NVIC_EncodePriority+0x32>
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004ec:	f04f 32ff 	mov.w	r2, #4294967295
 80004f0:	69bb      	ldr	r3, [r7, #24]
 80004f2:	fa02 f303 	lsl.w	r3, r2, r3
 80004f6:	43da      	mvns	r2, r3
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	401a      	ands	r2, r3
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000500:	f04f 31ff 	mov.w	r1, #4294967295
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	fa01 f303 	lsl.w	r3, r1, r3
 800050a:	43d9      	mvns	r1, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000510:	4313      	orrs	r3, r2
         );
}
 8000512:	4618      	mov	r0, r3
 8000514:	3724      	adds	r7, #36	; 0x24
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr

0800051c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	3b01      	subs	r3, #1
 8000528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800052c:	d301      	bcc.n	8000532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800052e:	2301      	movs	r3, #1
 8000530:	e00f      	b.n	8000552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000532:	4a0a      	ldr	r2, [pc, #40]	; (800055c <SysTick_Config+0x40>)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	3b01      	subs	r3, #1
 8000538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800053a:	210f      	movs	r1, #15
 800053c:	f04f 30ff 	mov.w	r0, #4294967295
 8000540:	f7ff ff90 	bl	8000464 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000544:	4b05      	ldr	r3, [pc, #20]	; (800055c <SysTick_Config+0x40>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800054a:	4b04      	ldr	r3, [pc, #16]	; (800055c <SysTick_Config+0x40>)
 800054c:	2207      	movs	r2, #7
 800054e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000550:	2300      	movs	r3, #0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	e000e010 	.word	0xe000e010

08000560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000568:	6878      	ldr	r0, [r7, #4]
 800056a:	f7ff ff49 	bl	8000400 <__NVIC_SetPriorityGrouping>
}
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000576:	b580      	push	{r7, lr}
 8000578:	b086      	sub	sp, #24
 800057a:	af00      	add	r7, sp, #0
 800057c:	4603      	mov	r3, r0
 800057e:	60b9      	str	r1, [r7, #8]
 8000580:	607a      	str	r2, [r7, #4]
 8000582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000588:	f7ff ff5e 	bl	8000448 <__NVIC_GetPriorityGrouping>
 800058c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	68b9      	ldr	r1, [r7, #8]
 8000592:	6978      	ldr	r0, [r7, #20]
 8000594:	f7ff ff90 	bl	80004b8 <NVIC_EncodePriority>
 8000598:	4602      	mov	r2, r0
 800059a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800059e:	4611      	mov	r1, r2
 80005a0:	4618      	mov	r0, r3
 80005a2:	f7ff ff5f 	bl	8000464 <__NVIC_SetPriority>
}
 80005a6:	bf00      	nop
 80005a8:	3718      	adds	r7, #24
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}

080005ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b082      	sub	sp, #8
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005b6:	6878      	ldr	r0, [r7, #4]
 80005b8:	f7ff ffb0 	bl	800051c <SysTick_Config>
 80005bc:	4603      	mov	r3, r0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <__libc_init_array>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	2600      	movs	r6, #0
 80005cc:	4d0c      	ldr	r5, [pc, #48]	; (8000600 <__libc_init_array+0x38>)
 80005ce:	4c0d      	ldr	r4, [pc, #52]	; (8000604 <__libc_init_array+0x3c>)
 80005d0:	1b64      	subs	r4, r4, r5
 80005d2:	10a4      	asrs	r4, r4, #2
 80005d4:	42a6      	cmp	r6, r4
 80005d6:	d109      	bne.n	80005ec <__libc_init_array+0x24>
 80005d8:	f000 f81a 	bl	8000610 <_init>
 80005dc:	2600      	movs	r6, #0
 80005de:	4d0a      	ldr	r5, [pc, #40]	; (8000608 <__libc_init_array+0x40>)
 80005e0:	4c0a      	ldr	r4, [pc, #40]	; (800060c <__libc_init_array+0x44>)
 80005e2:	1b64      	subs	r4, r4, r5
 80005e4:	10a4      	asrs	r4, r4, #2
 80005e6:	42a6      	cmp	r6, r4
 80005e8:	d105      	bne.n	80005f6 <__libc_init_array+0x2e>
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80005f0:	4798      	blx	r3
 80005f2:	3601      	adds	r6, #1
 80005f4:	e7ee      	b.n	80005d4 <__libc_init_array+0xc>
 80005f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005fa:	4798      	blx	r3
 80005fc:	3601      	adds	r6, #1
 80005fe:	e7f2      	b.n	80005e6 <__libc_init_array+0x1e>
 8000600:	08000628 	.word	0x08000628
 8000604:	08000628 	.word	0x08000628
 8000608:	08000628 	.word	0x08000628
 800060c:	0800062c 	.word	0x0800062c

08000610 <_init>:
 8000610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000612:	bf00      	nop
 8000614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000616:	bc08      	pop	{r3}
 8000618:	469e      	mov	lr, r3
 800061a:	4770      	bx	lr

0800061c <_fini>:
 800061c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800061e:	bf00      	nop
 8000620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000622:	bc08      	pop	{r3}
 8000624:	469e      	mov	lr, r3
 8000626:	4770      	bx	lr
