EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F401xB/C-LQFP
#
DEF STM32F401xB/C-LQFP U 0 40 Y Y 1 F N
F0 "U" 1025 100 60 H V C CNN
F1 "STM32F401xB/C-LQFP" 1500 25 60 H V C CNN
F2 "" 1975 1100 60 H V C CNN
F3 "" 1975 1100 60 H V C CNN
DRAW
S 0 0 950 -3400 0 1 0 N
X VBAT 1 250 300 300 D 50 50 1 1 I
X PC13 2 1250 -3050 300 L 50 50 1 1 I
X PC14/OSC32_IN 3 1250 -3250 300 L 50 50 1 1 I
X PC15/OSC32_OUT 4 1250 -3350 300 L 50 50 1 1 I
X PH0/OSC_IN 5 -300 -850 300 R 50 50 1 1 I
X PH1/OSC_OUT 6 -300 -950 300 R 50 50 1 1 I
X NRST 7 -300 -450 300 R 50 50 1 1 I
X PC0 8 1250 -1750 300 L 50 50 1 1 I
X PC1 9 1250 -1850 300 L 50 50 1 1 I
X PC2 10 1250 -1950 300 L 50 50 1 1 I
X PA4 20 -300 -1850 300 R 50 50 1 1 I
X VCAP1 30 350 300 300 D 50 50 1 1 I
X PC9 40 1250 -2650 300 L 50 50 1 1 I
X PA15 50 -300 -2750 300 R 50 50 1 1 I
X BOOT0 60 -300 -1250 300 R 50 50 1 1 I
X PC3 11 1250 -2050 300 L 50 50 1 1 I
X PA5 21 -300 -1950 300 R 50 50 1 1 I
X VSS 31 -300 -3250 300 R 50 50 1 1 I
X PA8 41 -300 -2250 300 R 50 50 1 1 I
X PC10 51 1250 -2750 300 L 50 50 1 1 I
X PB8 61 1250 -1050 300 L 50 50 1 1 I
X VSSA/VREF- 12 -300 -1050 300 R 50 50 1 1 I
X PA6 22 -300 -2050 300 R 50 50 1 1 I
X VDD 32 650 300 300 D 50 50 1 1 I
X PA9 42 -300 -2350 300 R 50 50 1 1 I
X PC11 52 1250 -2850 300 L 50 50 1 1 I
X PB9 62 1250 -1150 300 L 50 50 1 1 I
X VDDA/VREF+ 13 -300 -1150 300 R 50 50 1 1 I
X PA7 23 -300 -2150 300 R 50 50 1 1 I
X PB12 33 1250 -1350 300 L 50 50 1 1 I
X PA10 43 -300 -2450 300 R 50 50 1 1 I
X PC12 53 1250 -2950 300 L 50 50 1 1 I
X VSS 63 -300 -3150 300 R 50 50 1 1 I
X PA0 14 -300 -1450 300 R 50 50 1 1 I
X PC4 24 1250 -2150 300 L 50 50 1 1 I
X PB13 34 1250 -1450 300 L 50 50 1 1 I
X PA11 44 -300 -2550 300 R 50 50 1 1 I
X PD2 54 -300 -2850 300 R 50 50 1 1 I
X VDD 64 450 300 300 D 50 50 1 1 I
X PA1 15 -300 -1550 300 R 50 50 1 1 I
X PC5 25 1250 -2250 300 L 50 50 1 1 I
X PB14 35 1250 -1550 300 L 50 50 1 1 I
X PA12 45 -300 -2650 300 R 50 50 1 1 I
X PB3/SWO 55 -300 -350 300 R 50 50 1 1 I
X PA2 16 -300 -1650 300 R 50 50 1 1 I
X PB0 26 1250 -350 300 L 50 50 1 1 I
X PB15 36 1250 -1650 300 L 50 50 1 1 I
X PA13/SWDIO 46 -300 -550 300 R 50 50 1 1 I
X PB4 56 1250 -650 300 L 50 50 1 1 I
X PA3 17 -300 -1750 300 R 50 50 1 1 I
X PB1 27 1250 -450 300 L 50 50 1 1 I
X PC6 37 1250 -2350 300 L 50 50 1 1 I
X VSS 47 -300 -3050 300 R 50 50 1 1 I
X PB5 57 1250 -750 300 L 50 50 1 1 I
X VSS 18 -300 -3350 300 R 50 50 1 1 I
X PB2 28 1250 -550 300 L 50 50 1 1 I
X PC7 38 1250 -2450 300 L 50 50 1 1 I
X VDD 48 550 300 300 D 50 50 1 1 I
X PB6 58 1250 -850 300 L 50 50 1 1 I
X VDD 19 750 300 300 D 50 50 1 1 I
X PB10 29 1250 -1250 300 L 50 50 1 1 I
X PC8 39 1250 -2550 300 L 50 50 1 1 I
X SWCLK 49 -300 -650 300 R 50 50 1 1 I
X PB7 59 1250 -950 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# STM32F407Ix-LQFP
#
DEF STM32F407Ix-LQFP U 0 40 Y Y 1 F N
F0 "U" 1000 2350 60 H V C CNN
F1 "STM32F407Ix-LQFP" 1350 2250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 lqfp-176
$ENDFPLIST
DRAW
S 1500 -2200 -1500 2200 0 1 0 N
X PE2/TRACECLK/ETH_MII_TXD3/FSMC_A23 1 -1600 -1500 100 R 30 27 1 1 P
X PE3/TRACED0/FSMC_A19 2 -1600 -1550 100 R 30 27 1 1 P
X PE4/TRACED1/FSMC_A20 3 -1600 -1600 100 R 30 27 1 1 P
X PE5/TRACED2/TIM9_CH1/FSMC_A21/DCMI_D6 4 -1600 -1650 100 R 30 27 1 1 P
X PE6/TRACED3/TIM9_CH2/FSMC_A22/DCMI_D7 5 -1600 -1700 100 R 30 27 1 1 P
X VBAT 6 1600 -1450 100 L 30 27 1 1 P
X RTC_AF2/PI8 7 1600 -1000 100 L 30 27 1 1 P
X PC13/RTC_AF1 8 -1600 -350 100 R 30 27 1 1 P
X PC14/OSC32_IN 9 -1600 -400 100 R 30 27 1 1 P
X PC15/OSC32_OUT 10 -1600 -450 100 R 30 27 1 1 P
X ADC3_IN14/FSMC_A4/PF4 20 1600 900 100 L 30 27 1 1 P
X OSC_OUT/PH1 30 1600 200 100 L 30 27 1 1 P
X PA0/TIM2_CH1/TIM2_ETR/TIM_5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0/WKUP 40 -1600 2000 100 R 30 27 1 1 P
X PA4/SPI3_NSS/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/ADC12_IN4/DAC1_OUT 50 -1600 1800 100 R 30 27 1 1 P
X FSMC_A6/PF12 60 1600 500 100 L 30 27 1 1 P
X PE9/TIM1_CH1/FSMC_D6 70 -1600 -1850 100 R 30 27 1 1 P
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN 80 -1600 600 100 R 30 27 1 1 P
X VSS 90 0 -2300 100 U 30 27 1 1 P
X CAN1_RX/PI9 11 1600 -1050 100 L 30 27 1 1 P
X ADC3_IN15/FSMC_A5/PF5 21 1600 850 100 L 30 27 1 1 P
X NRST 31 1600 -2150 100 L 30 27 1 1 P
X PA1/ETH_MII__RX_CLK/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ADC123_IN1 41 -1600 1950 100 R 30 27 1 1 P
X PA5/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC2_OUT 51 -1600 1750 100 R 30 27 1 1 P
X VSS 61 200 -2300 100 U 30 27 1 1 P
X VSS 71 100 -2300 100 U 30 27 1 1 P
X VCAP_1 81 1600 -1600 100 L 30 27 1 1 P
X VDD 91 -50 2300 100 D 30 27 1 1 P
X ETH_MII_RX_ER/PI10 12 1600 -1100 100 L 30 27 1 1 P
X VSS 22 400 -2300 100 U 30 27 1 1 P
X PC0/OTG_HS_ULPI_STP/ADC123_IN10 32 -1600 300 100 R 30 27 1 1 P
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 42 -1600 1900 100 R 30 27 1 1 P
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCK/ADC12_IN6 52 -1600 1700 100 R 30 27 1 1 P
X VDD 62 250 2300 100 D 30 27 1 1 P
X VDD 72 150 2300 100 D 30 27 1 1 P
X VDD 82 50 2300 100 D 30 27 1 1 P
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0 92 -1600 550 100 R 30 27 1 1 P
X OTG_HS_ULPI_DIR/PI11 13 1600 -1150 100 L 30 27 1 1 P
X VDD 23 450 2300 100 D 30 27 1 1 P
X PC1/ETH_MDC/ADC123_IN11 33 -1600 250 100 R 30 27 1 1 P
X ETH_MII_CRS/PH2 43 1600 150 100 L 30 27 1 1 P
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 53 -1600 1650 100 R 30 27 1 1 P
X FSMC_A7/PF13 63 1600 450 100 L 30 27 1 1 P
X PE10/TIM1_CH2N/FSMC_D7 73 -1600 -1900 100 R 30 27 1 1 P
X I2C2_SMBA/TIM12_CH1/ETH_MII_RXD2/PH6 83 1600 -50 100 L 30 27 1 1 P
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 93 -1600 500 100 R 30 27 1 1 P
X VSS 14 500 -2300 100 U 30 27 1 1 P
X ADC3_IN4/TIM10_CH1/FSMC_NIORD/PF6 24 1600 800 100 L 30 27 1 1 P
X PC2/SPI2_MISO/I2S2EXT_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/ADC123_IN12 34 -1600 200 100 R 30 27 1 1 P
X ETH_MII_COL/PH3 44 1600 100 100 L 30 27 1 1 P
X PC4/ETH_MII_RXD0/ETH_RMII_RXD0/ADC12_IN14 54 -1600 100 100 R 30 27 1 1 P
X FSMC_A8/PF14 64 1600 400 100 L 30 27 1 1 P
X PE11/TIM1_CH2/FSMC_D8 74 -1600 -1950 100 R 30 27 1 1 P
X I2C3_SCL/ETH_MII_RXD3/PH7 84 1600 -100 100 L 30 27 1 1 P
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2EXT_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 94 -1600 450 100 R 30 27 1 1 P
X VDD 15 550 2300 100 D 30 27 1 1 P
X ADC3_IN5/TIM11_CH1/FSMC_NREG/PF7 25 1600 750 100 L 30 27 1 1 P
X PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/ADC123_IN13 35 -1600 150 100 R 30 27 1 1 P
X I2C2_SCL/OTG_HS_ULPI_NXT/PH4 45 1600 50 100 L 30 27 1 1 P
X PC5/ETH_MII_RXD1/ETH_RMII_RXD1/ADC12_IN15 55 -1600 50 100 R 30 27 1 1 P
X FSMC_A9/PF15 65 1600 350 100 L 30 27 1 1 P
X PE12/TIM1_CH3N/FSMC_D9 75 -1600 -2000 100 R 30 27 1 1 P
X I2C3_SDA/DCMI_HSYNC/PH8 85 1600 -150 100 L 30 27 1 1 P
X PB15/RTC_50HZ/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 95 -1600 400 100 R 30 27 1 1 P
X I2C2_SDA/FSMC_A0/PF0 16 1600 1100 100 L 30 27 1 1 P
X ADC3_IN6/TIM13_CH1/FSMC_NIOWR/PF8 26 1600 700 100 L 30 27 1 1 P
X VDDA 36 850 2300 100 D 30 27 1 1 P
X I2C2_SDA/PH5 46 1600 0 100 L 30 27 1 1 P
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 56 -1600 1150 100 R 30 27 1 1 P
X FSMC_A10/PG0 66 1600 1950 100 L 30 27 1 1 P
X PE13/TIM1_CH3/FSMC_D10 76 -1600 -2050 100 R 30 27 1 1 P
X I2C3_SMBA/TIM12_CH2/DCMI_D0/PH9 86 1600 -200 100 L 30 27 1 1 P
X PD8/USART3_TX/FSMC_D13 96 -1600 -950 100 R 30 27 1 1 P
X I2C2_SCL/FSMC_A1/PF1 17 1600 1050 100 L 30 27 1 1 P
X ADC3_IN7/TIM14_CH1/FSMC_CD/PF9 27 1600 650 100 L 30 27 1 1 P
X VSSA 37 700 -2300 100 U 30 27 1 1 P
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/ADC123_IN3 47 -1600 1850 100 R 30 27 1 1 P
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH__MII_RXD3/ADC12_IN9 57 -1600 1100 100 R 30 27 1 1 P
X FSMC_A11/PG1 67 1600 1900 100 L 30 27 1 1 P
X PE14/TIM1_CH4/FSMC_D11 77 -1600 -2100 100 R 30 27 1 1 P
X TIM5_CH1/DCMI_D1/PH10 87 1600 -250 100 L 30 27 1 1 P
X PD9/USART3_RX/FSMC_D14 97 -1600 -1000 100 R 30 27 1 1 P
X I2C2_SMBA/FSMC_A2/PF2 18 1600 1000 100 L 30 27 1 1 P
X ADC3_IN8/FSMC_INTR/PF10 28 1600 600 100 L 30 27 1 1 P
X VREF+ 38 1600 -1300 100 L 30 27 1 1 P
X VSS 48 300 -2300 100 U 30 27 1 1 P
X PB2 58 -1600 1050 100 R 30 27 1 1 P
X PE7/TIM1_ETR/FSMC_D4 68 -1600 -1750 100 R 30 27 1 1 P
X PE15/TIM1_BKIN/FSMC_D12 78 -1600 -2150 100 R 30 27 1 1 P
X TIM5_CH2/DCMI_D2/PH11 88 1600 -300 100 L 30 27 1 1 P
X PD10/USART3_CK/FSMC_D15 98 -1600 -1050 100 R 30 27 1 1 P
X ADC3_IN9/FSMC_A3/PF3 19 1600 950 100 L 30 27 1 1 P
X OSC_IN/PH0 29 1600 250 100 L 30 27 1 1 P
X VDDA 39 750 2300 100 D 30 27 1 1 P
X VDD 49 350 2300 100 D 30 27 1 1 P
X DCMI_D12/PF11 59 1600 550 100 L 30 27 1 1 P
X PE8/TIM1_CH1N/FSMC_D5 69 -1600 -1800 100 R 30 27 1 1 P
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER 79 -1600 650 100 R 30 27 1 1 P
X TIM5_CH3/DCMI_D3/PH12 89 1600 -350 100 L 30 27 1 1 P
X PD11/USART3_CTS/FSMC_A16 99 -1600 -1100 100 R 30 27 1 1 P
X PD12/TIM4_CH1/USART3_RTS/FSMC_A17 100 -1600 -1150 100 R 30 27 1 1 P
X FSMC_INT2/PG6 110 1600 1650 100 L 30 27 1 1 P
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 120 -1600 1550 100 R 30 27 1 1 P
X TIM8_CH3N/DCMI_D11/PH15 130 1600 -500 100 L 30 27 1 1 P
X PC11/I2S3EXT_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4 140 -1600 -250 100 R 30 27 1 1 P
X PD6/FSMC_NWAIT/USART2_RX 150 -1600 -850 100 R 30 27 1 1 P
X USART6_CTS/DCMI_D13/PG15 160 1600 1200 100 L 30 27 1 1 P
X PE1/FSMC_BLN1/DCMI_D3 170 -1600 -1450 100 R 30 27 1 1 P
X PD13/TIM4_CH2/FSMC_A18 101 -1600 -1200 100 R 30 27 1 1 P
X USART6_CK/FSMC_INT3/PG7 111 1600 1600 100 L 30 27 1 1 P
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 121 -1600 1500 100 R 30 27 1 1 P
X TIM5_CH4/SPI2_NSS/I2S2_WS/DCMI_D13/PI0 131 1600 -600 100 L 30 27 1 1 P
X PC12/SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9 141 -1600 -300 100 R 30 27 1 1 P
X PD7/USART2_CK/FSMC_NE1/FSMC_NCE2 151 -1600 -900 100 R 30 27 1 1 P
X PB3/JTDO/TRACESWO/SPI3_SCK/SPI1_SCK/TIM2_CH2/I2S3_CK 161 -1600 1000 100 R 30 27 1 1 P
X PDR_ON 171 1600 -2000 100 L 30 27 1 1 P
X VSS 102 -100 -2300 100 U 30 27 1 1 P
X USART6_RTS/ETH_PPS_OUT/PG8 112 1600 1550 100 L 30 27 1 1 P
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/OTG_FS_DM 122 -1600 1450 100 R 30 27 1 1 P
X SPI2_SCK/I2S2_CK/DCMI_D8/PI1 132 1600 -650 100 L 30 27 1 1 P
X PD0/CAN1_RX/FSMC_D2 142 -1600 -550 100 R 30 27 1 1 P
X USART6_RX/FSMC_NE2/FSMC_NCE3/PG9 152 1600 1500 100 L 30 27 1 1 P
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3EXT_SD 162 -1600 950 100 R 30 27 1 1 P
X VDD 172 -750 2300 100 D 30 27 1 1 P
X VDD 103 -150 2300 100 D 30 27 1 1 P
X VSS 113 -200 -2300 100 U 30 27 1 1 P
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/OTG_FS_DP 123 -1600 1400 100 R 30 27 1 1 P
X TIM8_CH4/SPI2_MISO/I2S2EXT_SD/DCMI_D9/PI2 133 1600 -700 100 L 30 27 1 1 P
X PD1/CAN1_TX/FSMC_D3 143 -1600 -600 100 R 30 27 1 1 P
X FSMC_NCE4_1/FSMC_NE3/PG10 153 1600 1450 100 L 30 27 1 1 P
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/DCMI_D10 163 -1600 900 100 R 30 27 1 1 P
X TIM8_BKIN/DCMI_D5/PI4 173 1600 -800 100 L 30 27 1 1 P
X PD14/TIM4_CH3/FSMC_D0 104 -1600 -1250 100 R 30 27 1 1 P
X VDD 114 -250 2300 100 D 30 27 1 1 P
X PA13/JTMS-SWDIO 124 -1600 1350 100 R 30 27 1 1 P
X TIM8_ETR/SPI2_MOSI/I2S2_SD/DCMI_D10/PI3 134 1600 -750 100 L 30 27 1 1 P
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11 144 -1600 -650 100 R 30 27 1 1 P
X ETH_MII_TX_EN/ETH_RMII_TX_EN/FSMC_NCE4_2/PG11 154 1600 1400 100 L 30 27 1 1 P
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/DCMI_D5 164 -1600 850 100 R 30 27 1 1 P
X TIM8_CH1/DCMI_VSYNC/PI5 174 1600 -850 100 L 30 27 1 1 P
X PD15/TIM4_CH4/FSMC_D1 105 -1600 -1300 100 R 30 27 1 1 P
X PC6/TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0 115 -1600 0 100 R 30 27 1 1 P
X VCAP_2 125 1600 -1700 100 L 30 27 1 1 P
X VSS 135 -400 -2300 100 U 30 27 1 1 P
X PD3/USART2_CTS/FSMC_CLK 145 -1600 -700 100 R 30 27 1 1 P
X USART6_RTS/FSMC_NE4/PG12 155 1600 1350 100 L 30 27 1 1 P
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FSMC_NL/DCMI_VSYNC 165 -1600 800 100 R 30 27 1 1 P
X TIM8_CH2/DCMI_D6/PI6 175 1600 -900 100 L 30 27 1 1 P
X FSMC_A12/PG2 106 1600 1850 100 L 30 27 1 1 P
X PC7/TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1 116 -1600 -50 100 R 30 27 1 1 P
X VSS 126 -300 -2300 100 U 30 27 1 1 P
X VDD 136 -450 2300 100 D 30 27 1 1 P
X PD4/FSMC_NOE/USART2_RTS 146 -1600 -750 100 R 30 27 1 1 P
X UART6_CTS/ETH_MII_TXD0/ETH_RMII_TXD0/FSMC_A24/PG13 156 1600 1300 100 L 30 27 1 1 P
X VPP/BOOT0 166 1600 -1850 100 L 30 27 1 1 P
X TIM8_CH3/DCMI_D7/PI7 176 1600 -950 100 L 30 27 1 1 P
X FSMC_A13/PG3 107 1600 1800 100 L 30 27 1 1 P
X PC8/TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2 117 -1600 -100 100 R 30 27 1 1 P
X VDD 127 -350 2300 100 D 30 27 1 1 P
X PA14/JTCK-SWCLK 137 -1600 1300 100 R 30 27 1 1 P
X PD5/USART2_TX/FSMC_NWE 147 -1600 -800 100 R 30 27 1 1 P
X USART6_TX/ETH_MII_TXD1/ETH_RMII_TXD1/FSMC_A25/PG14 157 1600 1250 100 L 30 27 1 1 P
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6 167 -1600 750 100 R 30 27 1 1 P
X FSMC_A14/PG4 108 1600 1750 100 L 30 27 1 1 P
X PC9/MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3 118 -1600 -150 100 R 30 27 1 1 P
X TIM8_CH1N/CAN1_TX/PH13 128 1600 -400 100 L 30 27 1 1 P
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3S_WS 138 -1600 1250 100 R 30 27 1 1 P
X VSS 148 -500 -2300 100 U 30 27 1 1 P
X VSS 158 -600 -2300 100 U 30 27 1 1 P
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7 168 -1600 700 100 R 30 27 1 1 P
X FSMC_A15/PG5 109 1600 1700 100 L 30 27 1 1 P
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF 119 -1600 1600 100 R 30 27 1 1 P
X TIM8_CH2N/DCMI_D4/PH14 129 1600 -450 100 L 30 27 1 1 P
X PC10/SPI3_SCK/I2S3S_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8 139 -1600 -200 100 R 30 27 1 1 P
X VDD 149 -550 2300 100 D 30 27 1 1 P
X VDD 159 -650 2300 100 D 30 27 1 1 P
X PE0/TIM4_ETR/FSMC_NBL0/DCMI_D2 169 -1600 -1400 100 R 30 27 1 1 P
ENDDRAW
ENDDEF
#
#End Library
