library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity MiniProjeto is
    port(clk : in  std_logic;
	      KEY      : in  std_logic_vector(1 downto 0);
			Sw			: in 	std_logic_Vector(2 downto 0);
	      HEX0     : out std_logic_vector(6 downto 0));
end MiniProjeto;

architecture Structural of MiniProjeto is
	 
	 -- Reset global
	 signal s_key0 : std_logic := '0';
	 
	 -- Contador binario
	 signal s_counter : std_logic_vector(3 downto 0);
	 
	 
	 -- Enable para o display de 7 segmentos
	 signal s_enableDisplay : std_logic;
	 
begin

--sem tempo
    
	counterPulseGenerator : entity work.GeradorDePulso4(Behavioral)
	                         generic map(MAX => 12_500_000)
	                         port map(clk   => clk,
									          reset => s_reset,
					                      pulse => s_enable);
   
	 
	 counterPulseGenerator : entity work.GeradorDePulso1(Behavioral)
	                         generic map(MAX => 50_000_000)
	                         port map(clk   => clk,
									          reset => s_reset,
					                      pulse => s_enable);
												 
    counter : entity work.CounterDown4(Behavioral)
	           port map(clk         => CLOCK_50,
				           enablePulse => s_enableCounterPulse,
							  enableStart => s_startStop,
							  reset       => s_reset,
							  count       => s_counter);
							  
   sevenSegmentDisplay : entity work.Bin7SegDecoder(Behavioral)
	                      port map(enable   => s_enableDisplay,
								          binInput => s_counter,
											 decOut_n => HEX0);
	 
end Structural;