$date
	Sat Oct 17 22:50:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! S1F $end
$var wire 1 " S1 $end
$var wire 1 # S0F $end
$var wire 1 $ S0 $end
$var wire 1 % M1 $end
$var wire 1 & M0 $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) C $end
$var reg 1 * D $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$scope module U1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 1 & M0 $end
$var wire 1 % M1 $end
$var wire 1 $ S0 $end
$var wire 1 # S0F $end
$var wire 1 - S0_F $end
$var wire 1 " S1 $end
$var wire 1 ! S1F $end
$var wire 1 . S1_F $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 / S_1 $end
$var wire 1 0 S_0 $end
$scope module E0 $end
$var wire 1 - D $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 0 Q $end
$upscope $end
$scope module E1 $end
$var wire 1 . D $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
0,
0+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#7
1+
#14
0+
#15
0#
0-
0!
0.
0*
0)
0(
0'
#21
0"
0%
0/
0$
0&
00
1+
#28
0+
#35
1+
1*
1)
#42
0+
#49
1+
#56
0+
#60
0*
#63
1+
#70
0+
#77
1+
#84
0+
#90
1!
1.
1(
#91
1"
1%
1/
1+
#98
0+
#105
1+
#112
0+
#119
1+
#125
1*
#126
0+
#133
1+
#140
0+
#147
1+
#154
0+
#161
1+
#165
0*
#168
0+
#175
1+
#182
0+
#189
1+
#196
0+
#203
1+
#210
0+
1*
0)
#217
1+
#224
0+
#231
1+
#238
0+
#245
1+
#252
0+
#259
1+
#260
0*
1)
#266
0+
#273
1+
#280
0+
#287
1+
#294
0+
#301
1+
#308
0+
#315
1#
1-
0!
0.
1+
0(
1'
#322
0+
#329
0"
0%
0/
1$
1&
10
1+
#336
0+
#343
1+
#350
0+
#357
1+
#364
0+
#371
1+
#375
1*
#378
0+
#385
1+
#392
0+
#399
1+
#406
0+
#413
1+
#420
0+
#427
1+
#434
0+
#440
0*
#441
1+
#448
0+
#455
1+
#462
0+
#469
1+
#476
0+
#483
1+
#490
0+
#497
1+
#500
