Drill report for /home/mauricio/Desktop/GIT_VALID/kicad/probe.kicad_pcb
Created on qui 25 abr 2019 16:04:52 BST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'probe.drl' contains
    plated through holes:
    =============================================================
    T1  1,00mm  0,039"  (44 holes)

    Total plated holes count 44


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
