<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v81A_xml-00bet3-->
  <register_group name="Memory">
    <gui_name language="en">Memory</gui_name>
    <description language="en">Memory</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-amair_el1.html" name="AMAIR_EL1" size="8">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register (EL1)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-amair_el2.html" name="AMAIR_EL2" size="8">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register (EL2)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-amair_el3.html" name="AMAIR_EL3" size="8">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register (EL3)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-contextidr_el1.html" name="CONTEXTIDR_EL1" size="4">
      <gui_name language="en">Context ID Register (EL1)</gui_name>
      <description language="en">Identifies the current Process Identifier...</description>
      <bitField name="PROCID">
        <gui_name language="en">PROCID</gui_name>
        <description language="en">Process Identifier. This field must be programmed with a unique value that identifies the current process.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-contextidr_el2.html" name="CONTEXTIDR_EL2" size="4">
      <gui_name language="en">Context ID Register (EL2)</gui_name>
      <description language="en">When  is implemented and HCR_EL2.E2H is set to 1, identifies the current Process Identifier...</description>
      <bitField name="PROCID">
        <gui_name language="en">PROCID</gui_name>
        <description language="en">Process Identifier. This field must be programmed with a unique value that identifies the current process.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-dacr32_el2.html" name="DACR32_EL2" size="4">
      <gui_name language="en">Domain Access Control Register</gui_name>
      <description language="en">Allows access to the AArch32 DACR register from AArch64 state only. Its value has no effect on execution in AArch64 state.</description>
      <bitField enumerationId="DACR32_EL2_D_n" name="D15">
        <gui_name language="en">D15</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D14">
        <gui_name language="en">D14</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[29:28]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D13">
        <gui_name language="en">D13</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[27:26]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D12">
        <gui_name language="en">D12</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[25:24]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D11">
        <gui_name language="en">D11</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D10">
        <gui_name language="en">D10</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[21:20]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D9">
        <gui_name language="en">D9</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[19:18]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D8">
        <gui_name language="en">D8</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[17:16]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D7">
        <gui_name language="en">D7</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D6">
        <gui_name language="en">D6</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D5">
        <gui_name language="en">D5</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D4">
        <gui_name language="en">D4</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D3">
        <gui_name language="en">D3</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D2">
        <gui_name language="en">D2</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[5:4]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D1">
        <gui_name language="en">D1</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[3:2]</definition>
      </bitField>
      <bitField enumerationId="DACR32_EL2_D_n" name="D0">
        <gui_name language="en">D0</gui_name>
        <description language="en">Domain n access permission, where n = 0 to 15.</description>
        <definition>[1:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-lorc_el1.html" name="LORC_EL1" size="8">
      <gui_name language="en">LORegion Control (EL1)</gui_name>
      <description language="en">Enables and disables LORegions, and selects the current LORegion descriptor.</description>
      <bitField name="DS">
        <gui_name language="en">DS</gui_name>
        <description language="en">Descriptor Select. Selects the current LORegion descriptor accessed by LORSA_EL1, LOREA_EL1, and LORN_EL1.</description>
        <definition>[9:2]</definition>
      </bitField>
      <bitField enumerationId="LORC_EL1_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-lorea_el1.html" name="LOREA_EL1" size="8">
      <gui_name language="en">LORegion End Address (EL1)</gui_name>
      <description language="en">Holds the physical address of the end of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS.</description>
      <bitField name="EA">
        <gui_name language="en">EA</gui_name>
        <description language="en">Bits [47:16] of the end physical address of an LORegion described in the current LORegion descriptor selected by LORC_EL1.DS. Bits[15:0] of this address are defined to be 0xFFFF.</description>
        <definition>[47:16]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-lorid_el1.html" name="LORID_EL1" size="8">
      <gui_name language="en">LORegionID (EL1)</gui_name>
      <description language="en">Indicates the number of LORegions and LORegion descriptors supported by the PE.</description>
      <bitField name="LD">
        <gui_name language="en">LD</gui_name>
        <description language="en">Number of LORegion descriptors supported by the PE. This is an 8-bit binary number.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="LR">
        <gui_name language="en">LR</gui_name>
        <description language="en">Number of LORegions supported by the PE. This is an 8-bit binary number.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-lorn_el1.html" name="LORN_EL1" size="8">
      <gui_name language="en">LORegion Number (EL1)</gui_name>
      <description language="en">Holds the number of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS.</description>
      <bitField name="Num">
        <gui_name language="en">Num</gui_name>
        <description language="en">Number of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-lorsa_el1.html" name="LORSA_EL1" size="8">
      <gui_name language="en">LORegion Start Address (EL1)</gui_name>
      <description language="en">Indicates whether the current LORegion descriptor selected by LORC_EL1.DS is enabled, and holds the physical address of the start of the LORegion.</description>
      <bitField name="SA">
        <gui_name language="en">SA</gui_name>
        <description language="en">Bits [47:16] of the start physical address of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS. Bits[15:0] of this address are defined to be 0x0000.</description>
        <definition>[47:16]</definition>
      </bitField>
      <bitField enumerationId="LORSA_EL1_Valid" name="Valid">
        <gui_name language="en">Valid</gui_name>
        <description language="en">Indicates whether the current LORegion Descriptor is enabled.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-mair_el1.html" name="MAIR_EL1" size="8">
      <gui_name language="en">Memory Attribute Indirection Register (EL1)</gui_name>
      <description language="en">Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL1.</description>
      <bitField name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[47:40]</definition>
      </bitField>
      <bitField name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-mair_el2.html" name="MAIR_EL2" size="8">
      <gui_name language="en">Memory Attribute Indirection Register (EL2)</gui_name>
      <description language="en">Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL2.</description>
      <bitField name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[47:40]</definition>
      </bitField>
      <bitField name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-mair_el3.html" name="MAIR_EL3" size="8">
      <gui_name language="en">Memory Attribute Indirection Register (EL3)</gui_name>
      <description language="en">Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL3.</description>
      <bitField name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[47:40]</definition>
      </bitField>
      <bitField name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tcr_el1.html" name="TCR_EL1" size="8">
      <gui_name language="en">Translation Control Register (EL1)</gui_name>
      <description language="en">The control register for stage 1 of the EL1&amp;0 translation regime.</description>
      <bitField enumerationId="TCR_EL1_HPD1" name="HPD1">
        <gui_name language="en">HPD1</gui_name>
        <description language="en">Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR1_EL1.</description>
        <definition>[42]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HPD0" name="HPD0">
        <gui_name language="en">HPD0</gui_name>
        <description language="en">Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL1.</description>
        <definition>[41]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HD" name="HD">
        <gui_name language="en">HD</gui_name>
        <description language="en">Hardware management of dirty state in stage 1 translations from EL0 and EL1.</description>
        <definition>[40]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_HA" name="HA">
        <gui_name language="en">HA</gui_name>
        <description language="en">Hardware Access flag update in stage 1 translations from EL0 and EL1.</description>
        <definition>[39]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TBI1" name="TBI1">
        <gui_name language="en">TBI1</gui_name>
        <description language="en">Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR1_EL1 region, or ignored and used for tagged addresses.</description>
        <definition>[38]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TBI0" name="TBI0">
        <gui_name language="en">TBI0</gui_name>
        <description language="en">Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL1 region, or ignored and used for tagged addresses.</description>
        <definition>[37]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_AS" name="AS">
        <gui_name language="en">AS</gui_name>
        <description language="en">ASID Size.</description>
        <definition>[36]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IPS" name="IPS">
        <gui_name language="en">IPS</gui_name>
        <description language="en">Intermediate Physical Address Size.</description>
        <definition>[34:32]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TG1" name="TG1">
        <gui_name language="en">TG1</gui_name>
        <description language="en">Granule size for the TTBR1_EL1.</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_SH1" name="SH1">
        <gui_name language="en">SH1</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[29:28]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_ORGN1" name="ORGN1">
        <gui_name language="en">ORGN1</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[27:26]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IRGN1" name="IRGN1">
        <gui_name language="en">IRGN1</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR1_EL1.</description>
        <definition>[25:24]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_EPD1" name="EPD1">
        <gui_name language="en">EPD1</gui_name>
        <description language="en">Translation table walk disable for translations using TTBR1_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1_EL1.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_A1" name="A1">
        <gui_name language="en">A1</gui_name>
        <description language="en">Selects whether TTBR0_EL1 or TTBR1_EL1 defines the ASID.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField name="T1SZ">
        <gui_name language="en">T1SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR1_EL1. The region size is 2^(64-T1SZ) bytes.</description>
        <definition>[21:16]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL1.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL1.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL1_EPD0" name="EPD0">
        <gui_name language="en">EPD0</gui_name>
        <description language="en">Translation table walk disable for translations using TTBR0_EL1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0_EL1.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL1. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tcr_el2.html" name="TCR_EL2" size="8">
      <gui_name language="en">Translation Control Register (EL2)</gui_name>
      <description language="en">The control register for stage 1 of the EL2, or EL2&amp;0, translation regime...</description>
      <bitField enumerationId="TCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tcr_el3.html" name="TCR_EL3" size="4">
      <gui_name language="en">Translation Control Register (EL3)</gui_name>
      <description language="en">The control register for stage 1 of the EL3 translation regime.</description>
      <bitField enumerationId="TCR_EL3_HPD" name="HPD">
        <gui_name language="en">HPD</gui_name>
        <description language="en">Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL3.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_HD" name="HD">
        <gui_name language="en">HD</gui_name>
        <description language="en">Hardware management of dirty state in stage 1 translations from EL3.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_HA" name="HA">
        <gui_name language="en">HA</gui_name>
        <description language="en">Hardware Access flag update in stage 1 translations from EL3.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_TBI" name="TBI">
        <gui_name language="en">TBI</gui_name>
        <description language="en">Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL3 region, or ignored and used for tagged addresses.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_PS" name="PS">
        <gui_name language="en">PS</gui_name>
        <description language="en">Physical Address Size.</description>
        <definition>[18:16]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL3.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL3.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL3.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL3_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL3.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL3. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr0_el1.html" name="TTBR0_EL1" size="8">
      <gui_name language="en">Translation Table Base Register 0 (EL1)</gui_name>
      <description language="en">Holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the lower VA range in the EL1&amp;0 translation regime, and other information for this translation regime.</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr0_el2.html" name="TTBR0_EL2" size="8">
      <gui_name language="en">Translation Table Base Register 0 (EL2)</gui_name>
      <description language="en">When HCR_EL2.E2H is 0, holds the base address of the translation table for the initial lookup for stage 1 of an address translation in the EL2 translation regime, and other information for this translation regime...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">When HCR_EL2.E2H is 0, this field is RES0.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr0_el3.html" name="TTBR0_EL3" size="8">
      <gui_name language="en">Translation Table Base Register 0 (EL3)</gui_name>
      <description language="en">Holds the base address of the translation table for the initial lookup for stage 1 of an address translation in the EL3 translation regime, and other information for this translation regime.</description>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr1_el1.html" name="TTBR1_EL1" size="8">
      <gui_name language="en">Translation Table Base Register 1 (EL1)</gui_name>
      <description language="en">Holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL1&amp;0 stage 1 translation regime, and other information for this translation regime.</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr1_el2.html" name="TTBR1_EL2" size="8">
      <gui_name language="en">Translation Table Base Register 1 (EL2)</gui_name>
      <description language="en">When HCR_EL2.E2H is 1, holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL2&amp;0 translation regime, and other information for this translation regime.</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TCR_EL2.A1 field selects either TTBR0_EL2.ASID or TTBR1_EL2.ASID.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vtcr_el2.html" name="VTCR_EL2" size="4">
      <gui_name language="en">Virtualization Translation Control Register</gui_name>
      <description language="en">The control register for stage 2 of the EL1&amp;0 translation regime.</description>
      <bitField enumerationId="VTCR_EL2_HD" name="HD">
        <gui_name language="en">HD</gui_name>
        <description language="en">Hardware management of dirty state in stage 2 translations from Non-secure EL0 and EL1.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_HA" name="HA">
        <gui_name language="en">HA</gui_name>
        <description language="en">Hardware Access flag update in stage 2 translations from Non-secure EL0 and EL1.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_VS" name="VS">
        <gui_name language="en">VS</gui_name>
        <description language="en">VMID Size.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_PS" name="PS">
        <gui_name language="en">PS</gui_name>
        <description language="en">Physical Address Size.</description>
        <definition>[18:16]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the VTTBR_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_SL0" name="SL0">
        <gui_name language="en">SL0</gui_name>
        <description language="en">Starting level of the VTCR_EL2 addressed region. The meaning of this field depends on the value of VTCR_EL2.TG0 (the granule size).</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by VTTBR_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vttbr_el2.html" name="VTTBR_EL2" size="8">
      <gui_name language="en">Virtualization Translation Table Base Register</gui_name>
      <description language="en">Holds the base address of the translation table for the initial lookup for stage 2 of an address translation in the Non-secure EL1&amp;0 translation regime, and other information for this translation regime.</description>
      <bitField name="VMID_15_8">
        <gui_name language="en">VMID_15_8</gui_name>
        <description language="en">Extension to VMID[7:0]. See VMID[7:0] for more details.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="VMID_7_0">
        <gui_name language="en">VMID_7_0</gui_name>
        <description language="en">The VMID for the translation table.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="DACR32_EL2_D_n">
    <tcf:enumItem description="No access. Any access to the domain generates a Domain fault." name="No_access" number="0"/>
    <tcf:enumItem description="Client. Accesses are checked against the permission bits in the translation tables." name="Client" number="1"/>
    <tcf:enumItem description="Manager. Accesses are not checked against the permission bits in the translation tables." name="Manager" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="LORC_EL1_EN">
    <tcf:enumItem description="Disabled. Memory accesses do not match any LORegions." name="Disabled" number="0"/>
    <tcf:enumItem description="Enabled. Memory accesses may match a LORegion." name="Enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="LORSA_EL1_Valid">
    <tcf:enumItem description="Disabled" name="Disabled" number="0"/>
    <tcf:enumItem description="Enabled" name="Enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HPD1">
    <tcf:enumItem description="Hierarchical permissions are enabled." name="Hierarchical_permissions_are_enabled" number="0"/>
    <tcf:enumItem description="Hierarchical permissions are disabled." name="Hierarchical_permissions_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HPD0">
    <tcf:enumItem description="Hierarchical permissions are enabled." name="Hierarchical_permissions_are_enabled" number="0"/>
    <tcf:enumItem description="Hierarchical permissions are disabled." name="Hierarchical_permissions_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HD">
    <tcf:enumItem description="Stage 1 hardware management of dirty state disabled." name="Stage_1_hardware_management_of_dirty_state_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1." name="Stage_1_hardware_management_of_dirty_state_enabled_only_if_the_HA_bit_is_also_set_to_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_HA">
    <tcf:enumItem description="Stage 1 Access flag update disabled." name="Stage_1_Access_flag_update_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 Access flag update enabled." name="Stage_1_Access_flag_update_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TBI1">
    <tcf:enumItem description="Top Byte used in the address calculation." name="Top_Byte_used_in_the_address_calculation" number="0"/>
    <tcf:enumItem description="Top Byte ignored in the address calculation." name="Top_Byte_ignored_in_the_address_calculation" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TBI0">
    <tcf:enumItem description="Top Byte used in the address calculation." name="Top_Byte_used_in_the_address_calculation" number="0"/>
    <tcf:enumItem description="Top Byte ignored in the address calculation." name="Top_Byte_ignored_in_the_address_calculation" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_AS">
    <tcf:enumItem description="8 bit - the upper 8 bits of TTBR0_EL1 and TTBR1_EL1 are ignored by hardware for every purpose except reading back the register, and are treated as if they are all zeros for when used for allocation and matching entries in the TLB." name="_8_bit_the_upper_8_bits_of_TTBR0_EL1_and_TTBR1_EL1_are_ignored_by_hardware_for_every_purpose_except_reading_back_the_register_and_are_treated_as_if_they_are_all_zeros_for_when_used_for_allocation_and_matching_entries_in_the_TLB" number="0"/>
    <tcf:enumItem description="16 bit - the upper 16 bits of TTBR0_EL1 and TTBR1_EL1 are used for allocation and matching in the TLB." name="_16_bit_the_upper_16_bits_of_TTBR0_EL1_and_TTBR1_EL1_are_used_for_allocation_and_matching_in_the_TLB" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IPS">
    <tcf:enumItem description="32 bits, 4GB." name="_32_bits_4GB" number="0"/>
    <tcf:enumItem description="36 bits, 64GB." name="_36_bits_64GB" number="1"/>
    <tcf:enumItem description="40 bits, 1TB." name="_40_bits_1TB" number="2"/>
    <tcf:enumItem description="42 bits, 4TB." name="_42_bits_4TB" number="3"/>
    <tcf:enumItem description="44 bits, 16TB." name="_44_bits_16TB" number="4"/>
    <tcf:enumItem description="48 bits, 256TB." name="_48_bits_256TB" number="5"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TG1">
    <tcf:enumItem description="16KB" name="_16KB" number="1"/>
    <tcf:enumItem description="4KB" name="_4KB" number="2"/>
    <tcf:enumItem description="64KB" name="_64KB" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_SH1">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_ORGN1">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IRGN1">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_EPD1">
    <tcf:enumItem description="Perform translation table walks using TTBR1_EL1." name="Perform_translation_table_walks_using_TTBR1_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR1_EL1 generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR1_EL1_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_A1">
    <tcf:enumItem description="TTBR0_EL1.ASID defines the ASID." name="TTBR0_EL1" number="0"/>
    <tcf:enumItem description="TTBR1_EL1.ASID defines the ASID." name="TTBR1_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL1_EPD0">
    <tcf:enumItem description="Perform translation table walks using TTBR0_EL1." name="Perform_translation_table_walks_using_TTBR0_EL1" number="0"/>
    <tcf:enumItem description="A TLB miss on an address that is translated using TTBR0_EL1 generates a Translation fault. No translation table walk is performed." name="A_TLB_miss_on_an_address_that_is_translated_using_TTBR0_EL1_generates_a_Translation_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_HPD">
    <tcf:enumItem description="Hierarchical permissions are enabled." name="Hierarchical_permissions_are_enabled" number="0"/>
    <tcf:enumItem description="Hierarchical permissions are disabled." name="Hierarchical_permissions_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_HD">
    <tcf:enumItem description="Stage 1 hardware management of dirty state disabled." name="Stage_1_hardware_management_of_dirty_state_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1." name="Stage_1_hardware_management_of_dirty_state_enabled_only_if_the_HA_bit_is_also_set_to_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_HA">
    <tcf:enumItem description="Stage 1 Access flag update disabled." name="Stage_1_Access_flag_update_disabled" number="0"/>
    <tcf:enumItem description="Stage 1 Access flag update enabled." name="Stage_1_Access_flag_update_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_TBI">
    <tcf:enumItem description="Top Byte used in the address calculation." name="Top_Byte_used_in_the_address_calculation" number="0"/>
    <tcf:enumItem description="Top Byte ignored in the address calculation." name="Top_Byte_ignored_in_the_address_calculation" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_PS">
    <tcf:enumItem description="32 bits, 4GB." name="_32_bits_4GB" number="0"/>
    <tcf:enumItem description="36 bits, 64GB." name="_36_bits_64GB" number="1"/>
    <tcf:enumItem description="40 bits, 1TB." name="_40_bits_1TB" number="2"/>
    <tcf:enumItem description="42 bits, 4TB." name="_42_bits_4TB" number="3"/>
    <tcf:enumItem description="44 bits, 16TB." name="_44_bits_16TB" number="4"/>
    <tcf:enumItem description="48 bits, 256TB." name="_48_bits_256TB" number="5"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL3_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_HD">
    <tcf:enumItem description="Stage 2 hardware management of dirty state disabled." name="Stage_2_hardware_management_of_dirty_state_disabled" number="0"/>
    <tcf:enumItem description="Stage 2 hardware management of dirty state enabled, only if the HA bit is also set to 1." name="Stage_2_hardware_management_of_dirty_state_enabled_only_if_the_HA_bit_is_also_set_to_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_HA">
    <tcf:enumItem description="Stage 2 Access flag update disabled." name="Stage_2_Access_flag_update_disabled" number="0"/>
    <tcf:enumItem description="Stage 2 Access flag update enabled." name="Stage_2_Access_flag_update_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_VS">
    <tcf:enumItem description="8 bit - the upper 8 bits of VTTBR_EL2 are ignored by the hardware, and treated as if they are all zeros, for every purpose except when reading back the register." name="_8_bit_the_upper_8_bits_of_VTTBR_EL2_are_ignored_by_the_hardware_and_treated_as_if_they_are_all_zeros_for_every_purpose_except_when_reading_back_the_register" number="0"/>
    <tcf:enumItem description="16 bit - the upper 8 bits of VTTBR_EL2 are used for allocation and matching in the TLB." name="_16_bit_the_upper_8_bits_of_VTTBR_EL2_are_used_for_allocation_and_matching_in_the_TLB" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_PS">
    <tcf:enumItem description="32 bits, 4GB." name="_32_bits_4GB" number="0"/>
    <tcf:enumItem description="36 bits, 64GB." name="_36_bits_64GB" number="1"/>
    <tcf:enumItem description="40 bits, 1TB." name="_40_bits_1TB" number="2"/>
    <tcf:enumItem description="42 bits, 4TB." name="_42_bits_4TB" number="3"/>
    <tcf:enumItem description="44 bits, 16TB." name="_44_bits_16TB" number="4"/>
    <tcf:enumItem description="48 bits, 256TB." name="_48_bits_256TB" number="5"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_SL0">
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 2. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 3." name="If_TG0_is_00_4KB_granule_start_at_level_2" number="0"/>
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 1. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 2." name="If_TG0_is_00_4KB_granule_start_at_level_1" number="1"/>
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 0. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 1." name="If_TG0_is_00_4KB_granule_start_at_level_0" number="2"/>
  </tcf:enumeration>
</register_list>
