<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - nfp_mul_double.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../nfp_mul_double.vhd" target="rtwreport_document_frame" id="linkToText_plain">nfp_mul_double.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/am_demod_hdl_coder/nfp_mul_double.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-12-31 15:57:34</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.11 and HDL Coder 3.19</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: nfp_mul_double</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: am_demod_hdl_coder/AM demodulator/nfp_mul_double</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- {Latency Strategy = "Zero", Denormal Handling = "off"}</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- {Mantissa Multiply Strategy = "FullMultiplier"}</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="22">   22   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="23">   23   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="24">   24   </a>
</span><span><a class="LN" name="25">   25   </a><span class="KW">ENTITY</span> nfp_mul_double <span class="KW">IS</span>
</span><span><a class="LN" name="26">   26   </a>  <span class="KW">PORT</span>( nfp_in1                           :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="27">   27   </a>        nfp_in2                           :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="28">   28   </a>        nfp_out                           :   <span class="KW">OUT</span>   std_logic_vector(63 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="29">   29   </a>        );
</span><span><a class="LN" name="30">   30   </a><span class="KW">END</span> nfp_mul_double;
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> nfp_mul_double <span class="KW">IS</span>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">SIGNAL</span> nfp_in1_unsigned                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">SIGNAL</span> aSign                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">SIGNAL</span> aExponent                        : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">SIGNAL</span> aMantissa                        : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">SIGNAL</span> aExponent_cfType_Exponent_I_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> nfp_in2_unsigned                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> bSign                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> bExponent                        : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> bMantissa                        : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> bExponent_cfType_Exponent_I_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> alphaaExpInforNaN_bExpInforNa_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> tmp_out1                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> bMantissa_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> if_bMantZero_out1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> Switch_out1_1                    : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> aMantissa_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> if_aMantZero_out1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> if_aExpInforNaN_1_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> if_aExpInforNaN_bExpInforNa_2_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> alphaaExponent_0_aMantZero_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> alphabExponent_0_bMantZero_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> alphaaIsZero_bIsZero_out1        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> alpha1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> alpha0_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_cfType_Exp_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1                  : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> alpha1_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> alpha0_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_cfType_Exp_out1_1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_1                : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> z2_out1                          : unsigned(105 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix106</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> Constant_out1_2                  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> C_out1                           : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> Constant_out1_3                  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> C_out1_1                         : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_out1               : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_2                : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> DTC_out1                         : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_out1_1             : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_3                : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> DTC_out1_1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> exp_a_norm_exp_b_norm_out1       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> C2_out1                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> exp_sum_cfType_ExponentBias_out1 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> exp_out_cast_cfType_Exponen_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> exp_out_cast_cfType_Exponen_1_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> if_bitget_mant_ext_mant_ext_Word_2_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> exp_negative_out1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> exp_out_cast_cfType_Exponen_2_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> if_bitget_mant_ext_mant_ext_Word_4_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> exp_out_is_zero_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> if_bitget_mant_ext_mant_ext_Word_3_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1                  : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> if_bitget_mant_ext_mant_ext_Word_1_out1 : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> BitSlice_out1                    : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1                   : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> const_0_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> if_exp_out_cast_cfType_Expone_2_out1 : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> C5_out1                          : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> C5_out1_dtc                      : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> if_exp_out_cast_cfType_Expone_1_out1 : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_4                : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1                  : unsigned(50 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix51</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_2           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> BitSlice52ndBitS                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> LogicalOperatorAndOutS           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> LogicalOperatorOrOutS            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> if_exp_out_cast_cfType_Expone_3_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_2_0_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_1_0_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> BitSlice4_out1                   : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> const_2_out1                     : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> Mant_tmp_Incr_2_out1             : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_1_0_out1      : unsigned(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix53</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> C1_out1                          : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> Add_add_cast                     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> Add_add_temp                     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> Add_out1                         : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> if_exp_out_cast_cfType_Expone_4_out1 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1                  : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> C2_out1_1                        : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> if_exp_out_cfType_MantissaLen_out1 : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> C4_out1                          : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> if_exp_out_cast_cfType_Expone_out1 : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> const_1_out1                     : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> Exp_Incr_out1                    : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> C_out1_2                         : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> if_aIsZero_bIsZero_out1          : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> C2_out1_2                        : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> if_aExpInforNaN_bExpInforNa_out1 : unsigned(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix11</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_3           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_1          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_2          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> BitSlice3_out1                   : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> C1_out1_1                        : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> if_aIsZero_bIsZero_1_out1        : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> C1_out1_2                        : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> if_aIsZero_out1                  : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> C_out1_3                         : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> if_bIsZero_out1                  : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> if_aExpInforNaN_out1             : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> if_aExpInforNaN_bExpInforNa_1_out1 : unsigned(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix52</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> nfp_out_pack                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="156">  156   </a>
</span><span><a class="LN" name="157">  157   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="158">  158   </a>  nfp_in1_unsigned &lt;= unsigned(nfp_in1);
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a>  <span class="CT">-- Split 64 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="161">  161   </a>  aSign &lt;= nfp_in1_unsigned(63);
</span><span><a class="LN" name="162">  162   </a>  aExponent &lt;= nfp_in1_unsigned(62 <span class="KW">DOWNTO</span> 52);
</span><span><a class="LN" name="163">  163   </a>  aMantissa &lt;= nfp_in1_unsigned(51 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a>  
</span><span><a class="LN" name="166">  166   </a>  aExponent_cfType_Exponent_I_out1 &lt;= '1' <span class="KW">WHEN</span> aExponent = to_unsigned(16#7FF#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="167">  167   </a>      '0';
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>  nfp_in2_unsigned &lt;= unsigned(nfp_in2);
</span><span><a class="LN" name="170">  170   </a>
</span><span><a class="LN" name="171">  171   </a>  <span class="CT">-- Split 64 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="172">  172   </a>  bSign &lt;= nfp_in2_unsigned(63);
</span><span><a class="LN" name="173">  173   </a>  bExponent &lt;= nfp_in2_unsigned(62 <span class="KW">DOWNTO</span> 52);
</span><span><a class="LN" name="174">  174   </a>  bMantissa &lt;= nfp_in2_unsigned(51 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  
</span><span><a class="LN" name="177">  177   </a>  bExponent_cfType_Exponent_I_out1 &lt;= '1' <span class="KW">WHEN</span> bExponent = to_unsigned(16#7FF#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="178">  178   </a>      '0';
</span><span><a class="LN" name="179">  179   </a>
</span><span><a class="LN" name="180">  180   </a>  alphaaExpInforNaN_bExpInforNa_out1 &lt;= aExponent_cfType_Exponent_I_out1 <span class="KW">OR</span> bExponent_cfType_Exponent_I_out1;
</span><span><a class="LN" name="181">  181   </a>
</span><span><a class="LN" name="182">  182   </a>  tmp_out1 &lt;= aSign <span class="KW">XOR</span> bSign;
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  
</span><span><a class="LN" name="185">  185   </a>  Compare_To_Zero_out1 &lt;= '1' <span class="KW">WHEN</span> bExponent = to_unsigned(16#000#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="186">  186   </a>      '0';
</span><span><a class="LN" name="187">  187   </a>
</span><span><a class="LN" name="188">  188   </a>  Constant_out1 &lt;= to_unsigned(0, 52);
</span><span><a class="LN" name="189">  189   </a>
</span><span><a class="LN" name="190">  190   </a>  
</span><span><a class="LN" name="191">  191   </a>  Switch_out1 &lt;= bMantissa <span class="KW">WHEN</span> Compare_To_Zero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="192">  192   </a>      Constant_out1;
</span><span><a class="LN" name="193">  193   </a>
</span><span><a class="LN" name="194">  194   </a>  
</span><span><a class="LN" name="195">  195   </a>  bMantissa_0_out1 &lt;= '1' <span class="KW">WHEN</span> Switch_out1 = to_unsigned(0, 52) <span class="KW">ELSE</span>
</span><span><a class="LN" name="196">  196   </a>      '0';
</span><span><a class="LN" name="197">  197   </a>
</span><span><a class="LN" name="198">  198   </a>  
</span><span><a class="LN" name="199">  199   </a>  if_bMantZero_out1 &lt;= bSign <span class="KW">WHEN</span> bMantissa_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="200">  200   </a>      tmp_out1;
</span><span><a class="LN" name="201">  201   </a>
</span><span><a class="LN" name="202">  202   </a>  
</span><span><a class="LN" name="203">  203   </a>  Compare_To_Zero_out1_1 &lt;= '1' <span class="KW">WHEN</span> aExponent = to_unsigned(16#000#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="204">  204   </a>      '0';
</span><span><a class="LN" name="205">  205   </a>
</span><span><a class="LN" name="206">  206   </a>  Constant_out1_1 &lt;= to_unsigned(0, 52);
</span><span><a class="LN" name="207">  207   </a>
</span><span><a class="LN" name="208">  208   </a>  
</span><span><a class="LN" name="209">  209   </a>  Switch_out1_1 &lt;= aMantissa <span class="KW">WHEN</span> Compare_To_Zero_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="210">  210   </a>      Constant_out1_1;
</span><span><a class="LN" name="211">  211   </a>
</span><span><a class="LN" name="212">  212   </a>  
</span><span><a class="LN" name="213">  213   </a>  aMantissa_0_out1 &lt;= '1' <span class="KW">WHEN</span> Switch_out1_1 = to_unsigned(0, 52) <span class="KW">ELSE</span>
</span><span><a class="LN" name="214">  214   </a>      '0';
</span><span><a class="LN" name="215">  215   </a>
</span><span><a class="LN" name="216">  216   </a>  
</span><span><a class="LN" name="217">  217   </a>  if_aMantZero_out1 &lt;= aSign <span class="KW">WHEN</span> aMantissa_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="218">  218   </a>      tmp_out1;
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>  
</span><span><a class="LN" name="221">  221   </a>  if_aExpInforNaN_1_out1 &lt;= if_bMantZero_out1 <span class="KW">WHEN</span> aExponent_cfType_Exponent_I_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="222">  222   </a>      if_aMantZero_out1;
</span><span><a class="LN" name="223">  223   </a>
</span><span><a class="LN" name="224">  224   </a>  
</span><span><a class="LN" name="225">  225   </a>  if_aExpInforNaN_bExpInforNa_2_out1 &lt;= tmp_out1 <span class="KW">WHEN</span> alphaaExpInforNaN_bExpInforNa_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="226">  226   </a>      if_aExpInforNaN_1_out1;
</span><span><a class="LN" name="227">  227   </a>
</span><span><a class="LN" name="228">  228   </a>  alphaaExponent_0_aMantZero_out1 &lt;= Compare_To_Zero_out1_1 <span class="KW">AND</span> aMantissa_0_out1;
</span><span><a class="LN" name="229">  229   </a>
</span><span><a class="LN" name="230">  230   </a>  alphabExponent_0_bMantZero_out1 &lt;= Compare_To_Zero_out1 <span class="KW">AND</span> bMantissa_0_out1;
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>  alphaaIsZero_bIsZero_out1 &lt;= alphaaExponent_0_aMantZero_out1 <span class="KW">OR</span> alphabExponent_0_bMantZero_out1;
</span><span><a class="LN" name="233">  233   </a>
</span><span><a class="LN" name="234">  234   </a>  alpha1_out1 &lt;= '1';
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>  alpha0_out1 &lt;= '0';
</span><span><a class="LN" name="237">  237   </a>
</span><span><a class="LN" name="238">  238   </a>  
</span><span><a class="LN" name="239">  239   </a>  if_Exponent_0_cfType_Exp_out1 &lt;= alpha1_out1 <span class="KW">WHEN</span> Compare_To_Zero_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="240">  240   </a>      alpha0_out1;
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a>  Bit_Concat_out1 &lt;= if_Exponent_0_cfType_Exp_out1 &amp; Switch_out1_1;
</span><span><a class="LN" name="243">  243   </a>
</span><span><a class="LN" name="244">  244   </a>  alpha1_out1_1 &lt;= '1';
</span><span><a class="LN" name="245">  245   </a>
</span><span><a class="LN" name="246">  246   </a>  alpha0_out1_1 &lt;= '0';
</span><span><a class="LN" name="247">  247   </a>
</span><span><a class="LN" name="248">  248   </a>  
</span><span><a class="LN" name="249">  249   </a>  if_Exponent_0_cfType_Exp_out1_1 &lt;= alpha1_out1_1 <span class="KW">WHEN</span> Compare_To_Zero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="250">  250   </a>      alpha0_out1_1;
</span><span><a class="LN" name="251">  251   </a>
</span><span><a class="LN" name="252">  252   </a>  Bit_Concat_out1_1 &lt;= if_Exponent_0_cfType_Exp_out1_1 &amp; Switch_out1;
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>  z2_out1 &lt;= Bit_Concat_out1 * Bit_Concat_out1_1;
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a>  BitSlice1_out1 &lt;= z2_out1(105);
</span><span><a class="LN" name="257">  257   </a>
</span><span><a class="LN" name="258">  258   </a>  Constant_out1_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="259">  259   </a>
</span><span><a class="LN" name="260">  260   </a>  C_out1 &lt;= to_unsigned(16#001#, 11);
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>  Constant_out1_3 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  C_out1_1 &lt;= to_unsigned(16#001#, 11);
</span><span><a class="LN" name="265">  265   </a>
</span><span><a class="LN" name="266">  266   </a>  
</span><span><a class="LN" name="267">  267   </a>  if_Exponent_0_out1 &lt;= aExponent <span class="KW">WHEN</span> Compare_To_Zero_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="268">  268   </a>      C_out1;
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  Bit_Concat_out1_2 &lt;= Constant_out1_2 &amp; if_Exponent_0_out1;
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>  DTC_out1 &lt;= signed(Bit_Concat_out1_2);
</span><span><a class="LN" name="273">  273   </a>
</span><span><a class="LN" name="274">  274   </a>  
</span><span><a class="LN" name="275">  275   </a>  if_Exponent_0_out1_1 &lt;= bExponent <span class="KW">WHEN</span> Compare_To_Zero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="276">  276   </a>      C_out1_1;
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  Bit_Concat_out1_3 &lt;= Constant_out1_3 &amp; if_Exponent_0_out1_1;
</span><span><a class="LN" name="279">  279   </a>
</span><span><a class="LN" name="280">  280   </a>  DTC_out1_1 &lt;= signed(Bit_Concat_out1_3);
</span><span><a class="LN" name="281">  281   </a>
</span><span><a class="LN" name="282">  282   </a>  exp_a_norm_exp_b_norm_out1 &lt;= DTC_out1 + DTC_out1_1;
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>  C2_out1 &lt;= to_signed(-16#03FF#, 14);
</span><span><a class="LN" name="285">  285   </a>
</span><span><a class="LN" name="286">  286   </a>  exp_sum_cfType_ExponentBias_out1 &lt;= exp_a_norm_exp_b_norm_out1 + C2_out1;
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>  
</span><span><a class="LN" name="289">  289   </a>  exp_out_cast_cfType_Exponen_out1 &lt;= '1' <span class="KW">WHEN</span> exp_sum_cfType_ExponentBias_out1 &gt; to_signed(16#07FE#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" name="290">  290   </a>      '0';
</span><span><a class="LN" name="291">  291   </a>
</span><span><a class="LN" name="292">  292   </a>  
</span><span><a class="LN" name="293">  293   </a>  exp_out_cast_cfType_Exponen_1_out1 &lt;= '1' <span class="KW">WHEN</span> exp_sum_cfType_ExponentBias_out1 = to_signed(16#07FE#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" name="294">  294   </a>      '0';
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>  Logical_Operator1_out1 &lt;= exp_out_cast_cfType_Exponen_1_out1 <span class="KW">OR</span> exp_out_cast_cfType_Exponen_out1;
</span><span><a class="LN" name="297">  297   </a>
</span><span><a class="LN" name="298">  298   </a>  
</span><span><a class="LN" name="299">  299   </a>  if_bitget_mant_ext_mant_ext_Word_2_out1 &lt;= exp_out_cast_cfType_Exponen_out1 <span class="KW">WHEN</span> BitSlice1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="300">  300   </a>      Logical_Operator1_out1;
</span><span><a class="LN" name="301">  301   </a>
</span><span><a class="LN" name="302">  302   </a>  exp_negative_out1 &lt;= exp_sum_cfType_ExponentBias_out1(13);
</span><span><a class="LN" name="303">  303   </a>
</span><span><a class="LN" name="304">  304   </a>  
</span><span><a class="LN" name="305">  305   </a>  exp_out_cast_cfType_Exponen_2_out1 &lt;= '1' <span class="KW">WHEN</span> exp_sum_cfType_ExponentBias_out1 /= to_signed(-16#0001#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" name="306">  306   </a>      '0';
</span><span><a class="LN" name="307">  307   </a>
</span><span><a class="LN" name="308">  308   </a>  Logical_Operator4_out1 &lt;= exp_out_cast_cfType_Exponen_2_out1 <span class="KW">AND</span> exp_negative_out1;
</span><span><a class="LN" name="309">  309   </a>
</span><span><a class="LN" name="310">  310   </a>  
</span><span><a class="LN" name="311">  311   </a>  if_bitget_mant_ext_mant_ext_Word_4_out1 &lt;= exp_negative_out1 <span class="KW">WHEN</span> BitSlice1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="312">  312   </a>      Logical_Operator4_out1;
</span><span><a class="LN" name="313">  313   </a>
</span><span><a class="LN" name="314">  314   </a>  Logical_Operator_out1 &lt;= if_bitget_mant_ext_mant_ext_Word_2_out1 <span class="KW">OR</span> if_bitget_mant_ext_mant_ext_Word_4_out1;
</span><span><a class="LN" name="315">  315   </a>
</span><span><a class="LN" name="316">  316   </a>  
</span><span><a class="LN" name="317">  317   </a>  exp_out_is_zero_out1 &lt;= '1' <span class="KW">WHEN</span> exp_sum_cfType_ExponentBias_out1 = to_signed(16#0000#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" name="318">  318   </a>      '0';
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>  Logical_Operator3_out1 &lt;= exp_negative_out1 <span class="KW">OR</span> exp_out_is_zero_out1;
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>  
</span><span><a class="LN" name="323">  323   </a>  if_bitget_mant_ext_mant_ext_Word_3_out1 &lt;= Logical_Operator3_out1 <span class="KW">WHEN</span> BitSlice1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="324">  324   </a>      exp_negative_out1;
</span><span><a class="LN" name="325">  325   </a>
</span><span><a class="LN" name="326">  326   </a>  Bit_Slice1_out1 &lt;= z2_out1(104 <span class="KW">DOWNTO</span> 51);
</span><span><a class="LN" name="327">  327   </a>
</span><span><a class="LN" name="328">  328   </a>  Bit_Slice_out1 &lt;= z2_out1(105 <span class="KW">DOWNTO</span> 52);
</span><span><a class="LN" name="329">  329   </a>
</span><span><a class="LN" name="330">  330   </a>  
</span><span><a class="LN" name="331">  331   </a>  if_bitget_mant_ext_mant_ext_Word_1_out1 &lt;= Bit_Slice1_out1 <span class="KW">WHEN</span> BitSlice1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="332">  332   </a>      Bit_Slice_out1;
</span><span><a class="LN" name="333">  333   </a>
</span><span><a class="LN" name="334">  334   </a>  BitSlice_out1 &lt;= if_bitget_mant_ext_mant_ext_Word_1_out1(52 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="335">  335   </a>
</span><span><a class="LN" name="336">  336   </a>  BitSlice2_out1 &lt;= if_bitget_mant_ext_mant_ext_Word_1_out1(53 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="337">  337   </a>
</span><span><a class="LN" name="338">  338   </a>  const_0_out1 &lt;= '0';
</span><span><a class="LN" name="339">  339   </a>
</span><span><a class="LN" name="340">  340   </a>  
</span><span><a class="LN" name="341">  341   </a>  if_exp_out_cast_cfType_Expone_2_out1 &lt;= BitSlice_out1 <span class="KW">WHEN</span> if_bitget_mant_ext_mant_ext_Word_3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="342">  342   </a>      BitSlice2_out1;
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  C5_out1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  C5_out1_dtc &lt;= resize(C5_out1, 53);
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  
</span><span><a class="LN" name="349">  349   </a>  if_exp_out_cast_cfType_Expone_1_out1 &lt;= if_exp_out_cast_cfType_Expone_2_out1 <span class="KW">WHEN</span> Logical_Operator_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="350">  350   </a>      C5_out1_dtc;
</span><span><a class="LN" name="351">  351   </a>
</span><span><a class="LN" name="352">  352   </a>  Bit_Concat_out1_4 &lt;= const_0_out1 &amp; if_exp_out_cast_cfType_Expone_1_out1;
</span><span><a class="LN" name="353">  353   </a>
</span><span><a class="LN" name="354">  354   </a>  BitSlice1_out1_1 &lt;= Bit_Concat_out1_4(1);
</span><span><a class="LN" name="355">  355   </a>
</span><span><a class="LN" name="356">  356   </a>  Bit_Slice2_out1 &lt;= z2_out1(50 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="357">  357   </a>
</span><span><a class="LN" name="358">  358   </a>  
</span><span><a class="LN" name="359">  359   </a>  Compare_To_Zero_out1_2 &lt;= '1' <span class="KW">WHEN</span> Bit_Slice2_out1 /= to_unsigned(0, 51) <span class="KW">ELSE</span>
</span><span><a class="LN" name="360">  360   </a>      '0';
</span><span><a class="LN" name="361">  361   </a>
</span><span><a class="LN" name="362">  362   </a>  BitSlice52ndBitS &lt;= z2_out1(51);
</span><span><a class="LN" name="363">  363   </a>
</span><span><a class="LN" name="364">  364   </a>  LogicalOperatorAndOutS &lt;= BitSlice1_out1 <span class="KW">AND</span> BitSlice52ndBitS;
</span><span><a class="LN" name="365">  365   </a>
</span><span><a class="LN" name="366">  366   </a>  LogicalOperatorOrOutS &lt;= Compare_To_Zero_out1_2 <span class="KW">OR</span> LogicalOperatorAndOutS;
</span><span><a class="LN" name="367">  367   </a>
</span><span><a class="LN" name="368">  368   </a>  Bit_Slice3_out1 &lt;= if_bitget_mant_ext_mant_ext_Word_1_out1(0);
</span><span><a class="LN" name="369">  369   </a>
</span><span><a class="LN" name="370">  370   </a>  Logical_Operator2_out1 &lt;= LogicalOperatorOrOutS <span class="KW">OR</span> Bit_Slice3_out1;
</span><span><a class="LN" name="371">  371   </a>
</span><span><a class="LN" name="372">  372   </a>  BitSlice_out1_1 &lt;= Bit_Concat_out1_4(0);
</span><span><a class="LN" name="373">  373   </a>
</span><span><a class="LN" name="374">  374   </a>  
</span><span><a class="LN" name="375">  375   </a>  if_exp_out_cast_cfType_Expone_3_out1 &lt;= LogicalOperatorOrOutS <span class="KW">WHEN</span> if_bitget_mant_ext_mant_ext_Word_3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="376">  376   </a>      Logical_Operator2_out1;
</span><span><a class="LN" name="377">  377   </a>
</span><span><a class="LN" name="378">  378   </a>  alphabitget_Mant_tmp_2_0_out1 &lt;= BitSlice1_out1_1 <span class="KW">OR</span> if_exp_out_cast_cfType_Expone_3_out1;
</span><span><a class="LN" name="379">  379   </a>
</span><span><a class="LN" name="380">  380   </a>  alphabitget_Mant_tmp_1_0_out1 &lt;= BitSlice_out1_1 <span class="KW">AND</span> alphabitget_Mant_tmp_2_0_out1;
</span><span><a class="LN" name="381">  381   </a>
</span><span><a class="LN" name="382">  382   </a>  BitSlice4_out1 &lt;= Bit_Concat_out1_4(53 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="383">  383   </a>
</span><span><a class="LN" name="384">  384   </a>  const_2_out1 &lt;= to_unsigned(1, 53);
</span><span><a class="LN" name="385">  385   </a>
</span><span><a class="LN" name="386">  386   </a>  Mant_tmp_Incr_2_out1 &lt;= BitSlice4_out1 + const_2_out1;
</span><span><a class="LN" name="387">  387   </a>
</span><span><a class="LN" name="388">  388   </a>  
</span><span><a class="LN" name="389">  389   </a>  if_bitget_Mant_tmp_1_0_out1 &lt;= BitSlice4_out1 <span class="KW">WHEN</span> alphabitget_Mant_tmp_1_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="390">  390   </a>      Mant_tmp_Incr_2_out1;
</span><span><a class="LN" name="391">  391   </a>
</span><span><a class="LN" name="392">  392   </a>  BitSlice2_out1_1 &lt;= if_bitget_Mant_tmp_1_0_out1(52);
</span><span><a class="LN" name="393">  393   </a>
</span><span><a class="LN" name="394">  394   </a>  C1_out1 &lt;= to_unsigned(16#001#, 11);
</span><span><a class="LN" name="395">  395   </a>
</span><span><a class="LN" name="396">  396   </a>  Add_add_cast &lt;= signed(resize(C1_out1, 15));
</span><span><a class="LN" name="397">  397   </a>  Add_add_temp &lt;= resize(exp_sum_cfType_ExponentBias_out1, 15) + Add_add_cast;
</span><span><a class="LN" name="398">  398   </a>  Add_out1 &lt;= Add_add_temp(13 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="399">  399   </a>
</span><span><a class="LN" name="400">  400   </a>  
</span><span><a class="LN" name="401">  401   </a>  if_exp_out_cast_cfType_Expone_4_out1 &lt;= exp_sum_cfType_ExponentBias_out1 <span class="KW">WHEN</span> BitSlice1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="402">  402   </a>      Add_out1;
</span><span><a class="LN" name="403">  403   </a>
</span><span><a class="LN" name="404">  404   </a>  Bit_Slice4_out1 &lt;= unsigned(if_exp_out_cast_cfType_Expone_4_out1(10 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="405">  405   </a>
</span><span><a class="LN" name="406">  406   </a>  C2_out1_1 &lt;= to_unsigned(16#000#, 11);
</span><span><a class="LN" name="407">  407   </a>
</span><span><a class="LN" name="408">  408   </a>  
</span><span><a class="LN" name="409">  409   </a>  if_exp_out_cfType_MantissaLen_out1 &lt;= Bit_Slice4_out1 <span class="KW">WHEN</span> if_bitget_mant_ext_mant_ext_Word_3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="410">  410   </a>      C2_out1_1;
</span><span><a class="LN" name="411">  411   </a>
</span><span><a class="LN" name="412">  412   </a>  C4_out1 &lt;= to_unsigned(16#7FF#, 11);
</span><span><a class="LN" name="413">  413   </a>
</span><span><a class="LN" name="414">  414   </a>  
</span><span><a class="LN" name="415">  415   </a>  if_exp_out_cast_cfType_Expone_out1 &lt;= if_exp_out_cfType_MantissaLen_out1 <span class="KW">WHEN</span> if_bitget_mant_ext_mant_ext_Word_2_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="416">  416   </a>      C4_out1;
</span><span><a class="LN" name="417">  417   </a>
</span><span><a class="LN" name="418">  418   </a>  const_1_out1 &lt;= to_unsigned(16#001#, 11);
</span><span><a class="LN" name="419">  419   </a>
</span><span><a class="LN" name="420">  420   </a>  Exp_Incr_out1 &lt;= if_exp_out_cast_cfType_Expone_out1 + const_1_out1;
</span><span><a class="LN" name="421">  421   </a>
</span><span><a class="LN" name="422">  422   </a>  
</span><span><a class="LN" name="423">  423   </a>  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 &lt;= if_exp_out_cast_cfType_Expone_out1 <span class="KW">WHEN</span> BitSlice2_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="424">  424   </a>      Exp_Incr_out1;
</span><span><a class="LN" name="425">  425   </a>
</span><span><a class="LN" name="426">  426   </a>  C_out1_2 &lt;= to_unsigned(16#000#, 11);
</span><span><a class="LN" name="427">  427   </a>
</span><span><a class="LN" name="428">  428   </a>  
</span><span><a class="LN" name="429">  429   </a>  if_aIsZero_bIsZero_out1 &lt;= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <span class="KW">WHEN</span> alphaaIsZero_bIsZero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="430">  430   </a>      C_out1_2;
</span><span><a class="LN" name="431">  431   </a>
</span><span><a class="LN" name="432">  432   </a>  C2_out1_2 &lt;= to_unsigned(16#7FF#, 11);
</span><span><a class="LN" name="433">  433   </a>
</span><span><a class="LN" name="434">  434   </a>  
</span><span><a class="LN" name="435">  435   </a>  if_aExpInforNaN_bExpInforNa_out1 &lt;= if_aIsZero_bIsZero_out1 <span class="KW">WHEN</span> alphaaExpInforNaN_bExpInforNa_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="436">  436   </a>      C2_out1_2;
</span><span><a class="LN" name="437">  437   </a>
</span><span><a class="LN" name="438">  438   </a>  
</span><span><a class="LN" name="439">  439   </a>  Compare_To_Zero_out1_3 &lt;= '1' <span class="KW">WHEN</span> if_exp_out_cast_cfType_Expone_out1 = to_unsigned(16#000#, 11) <span class="KW">ELSE</span>
</span><span><a class="LN" name="440">  440   </a>      '0';
</span><span><a class="LN" name="441">  441   </a>
</span><span><a class="LN" name="442">  442   </a>  Logical_Operator_out1_1 &lt;= Compare_To_Zero_out1_3 <span class="KW">OR</span> BitSlice2_out1_1;
</span><span><a class="LN" name="443">  443   </a>
</span><span><a class="LN" name="444">  444   </a>  Logical_Operator_out1_2 &lt;= alphaaIsZero_bIsZero_out1 <span class="KW">OR</span> Logical_Operator_out1_1;
</span><span><a class="LN" name="445">  445   </a>
</span><span><a class="LN" name="446">  446   </a>  BitSlice3_out1 &lt;= if_bitget_Mant_tmp_1_0_out1(51 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="447">  447   </a>
</span><span><a class="LN" name="448">  448   </a>  C1_out1_1 &lt;= to_unsigned(0, 52);
</span><span><a class="LN" name="449">  449   </a>
</span><span><a class="LN" name="450">  450   </a>  
</span><span><a class="LN" name="451">  451   </a>  if_aIsZero_bIsZero_1_out1 &lt;= BitSlice3_out1 <span class="KW">WHEN</span> Logical_Operator_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="452">  452   </a>      C1_out1_1;
</span><span><a class="LN" name="453">  453   </a>
</span><span><a class="LN" name="454">  454   </a>  C1_out1_2 &lt;= unsigned'(X<font color="#1122ff">&quot;8000000000000&quot;</font>);
</span><span><a class="LN" name="455">  455   </a>
</span><span><a class="LN" name="456">  456   </a>  
</span><span><a class="LN" name="457">  457   </a>  if_aIsZero_out1 &lt;= Switch_out1 <span class="KW">WHEN</span> alphaaExponent_0_aMantZero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="458">  458   </a>      C1_out1_2;
</span><span><a class="LN" name="459">  459   </a>
</span><span><a class="LN" name="460">  460   </a>  C_out1_3 &lt;= unsigned'(X<font color="#1122ff">&quot;8000000000000&quot;</font>);
</span><span><a class="LN" name="461">  461   </a>
</span><span><a class="LN" name="462">  462   </a>  
</span><span><a class="LN" name="463">  463   </a>  if_bIsZero_out1 &lt;= Switch_out1_1 <span class="KW">WHEN</span> alphabExponent_0_bMantZero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="464">  464   </a>      C_out1_3;
</span><span><a class="LN" name="465">  465   </a>
</span><span><a class="LN" name="466">  466   </a>  
</span><span><a class="LN" name="467">  467   </a>  if_aExpInforNaN_out1 &lt;= if_aIsZero_out1 <span class="KW">WHEN</span> aExponent_cfType_Exponent_I_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="468">  468   </a>      if_bIsZero_out1;
</span><span><a class="LN" name="469">  469   </a>
</span><span><a class="LN" name="470">  470   </a>  
</span><span><a class="LN" name="471">  471   </a>  if_aExpInforNaN_bExpInforNa_1_out1 &lt;= if_aIsZero_bIsZero_1_out1 <span class="KW">WHEN</span> alphaaExpInforNaN_bExpInforNa_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="472">  472   </a>      if_aExpInforNaN_out1;
</span><span><a class="LN" name="473">  473   </a>
</span><span><a class="LN" name="474">  474   </a>  <span class="CT">-- Combine FP sign, exponent, mantissa into 64 bit word</span>
</span><span><a class="LN" name="475">  475   </a>  nfp_out_pack &lt;= if_aExpInforNaN_bExpInforNa_2_out1 &amp; if_aExpInforNaN_bExpInforNa_out1 &amp; if_aExpInforNaN_bExpInforNa_1_out1;
</span><span><a class="LN" name="476">  476   </a>
</span><span><a class="LN" name="477">  477   </a>  nfp_out &lt;= std_logic_vector(nfp_out_pack);
</span><span><a class="LN" name="478">  478   </a>
</span><span><a class="LN" name="479">  479   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="480">  480   </a>
</span><span><a class="LN" name="481">  481   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>