# VSDBabySoC â€“ Final Stageâ€‘Wise Documentation (RISC-V Tapeout Journey)

> **Author:** Avinash Jaiswal  
> **Platform:** [VSDIAT](https://vsdiat.vlsisystemdesign.com/)

<img width="1280" height="720" alt="image" src="https://github.com/user-attachments/assets/005076f3-40ef-4a04-8ff9-787f9e79c717" />

---

# ğŸ“˜ Introduction

This repository contains my complete **stageâ€‘wise documentation** for the VSDBabySoC RISCâ€‘V Tapeout Journey. Over several weeks, I moved through the full ASIC design flowâ€”from understanding CMOS device behavior to RTL verification, synthesis, physical design, parasitic extraction, and finally postâ€‘layout STA across PVT corners.

For each stage, I included:
- Steps I followed  
- Commands used  
- My understanding of the process  
- Important observations  

---

# ğŸ“‚ Repository Structure

```
RISC-V-Tapeout-Final/
â”œâ”€â”€ README.md
â”œâ”€â”€ images/
â”œâ”€â”€ reports/
â””â”€â”€ scripts/
```

---

# ğŸ§° Stage 0 â€“ Tool & Environment Setup

A clean Linux environment was prepared with all necessary openâ€‘source VLSI tools such as Docker, OpenLane, OpenROAD, Yosys, iverilog, GTKWave, and the SkyWater sky130 PDK.





---

# ğŸ§± Stage 1 â€“ Design Definition & Architecture

Reviewed BabySoC CPU architecture, design hierarchy, memory map, and module-level connectivity.

---

# ğŸ§¾ Stage 2 â€“ RTL Coding & Testbench

Reviewed reference RTL modules and testbenches.  
Simulated using iverilog â†’ vvp â†’ GTKWave.

---

# ğŸ§ª Stage 3 â€“ Functional Simulation

Performed basic functional verification and confirmed signal activity correctness.

---

# ğŸ­ Stage 4 â€“ Synthesis (RTL â†’ Netlist)

Used Yosys/OpenLane synthesis to generate a gateâ€‘level netlist using sky130_fd_sc_hd standard cells.

---

# ğŸ“ Stage 5 â€“ Floorplanning & Placement

Executed floorplan generation and placed all standard cells using OpenROAD.

---

# ğŸ›£ Stage 6 â€“ Routing

Completed global and detailed routing, producing a DRCâ€‘clean routed layout conceptually.

---

# ğŸ“Š Stage 7 â€“ SPEF Generation

Used OpenROAD to extract RC parasitics and generate the postâ€‘route `.spef` file.

---

# â± Stage 8 â€“ Postâ€‘Layout STA Across PVT Corners

Performed OpenSTA analysis using TT/SS/FF liberty files, the postâ€‘route netlist, the SPEF file, and SDC constraints.

### âœ” Learning Outcomes

#### ğŸ”¹ Why preâ€‘route timing is different from postâ€‘route timing  
Preâ€‘route timing assumes ideal wires with almost zero delay. After routing, actual metal layers introduce resistance and capacitance, increasing true propagation delays. Thus, postâ€‘route STA reflects real silicon behavior.

#### ğŸ”¹ How SPEF changes timing calculations  
SPEF provides real parasitic informationâ€”resistance, capacitance, and coupling. STA uses this data to compute accurate net delays. This replaces ideal delay models with extractionâ€‘based delays.

#### ğŸ”¹ How real silicon effects impact critical paths  
RC delay, coupling capacitance, and longâ€‘wire resistance degrade setup timing and may create hold issues. These effects reshape the critical path profile completely compared to preâ€‘route design.

#### ğŸ”¹ Why multiâ€‘corner STA is essential  
Silicon varies with process (P), voltage (V), and temperature (T).  
- Slow corner â†’ worst setup  
- Fast corner â†’ worst hold  
Only multiâ€‘corner STA ensures the chip works under all realâ€‘world operating conditions.

---

# ğŸ“ Final Reflections

This journey helped me understand the complete endâ€‘toâ€‘end ASIC design flow and how each stage contributes to achieving a tapeâ€‘outâ€‘ready design.

---

# ğŸ“ Appendix (To Be Updated When Images/Logs Are Added)

- Floorplan view  
- Placement view  
- Routing results  
- SPEF snippet  
- STA reports  
- Weekâ€‘3 vs Weekâ€‘8 comparison tables  

