
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007613                       # Number of seconds simulated
sim_ticks                                  7613250000                       # Number of ticks simulated
final_tick                                 7613250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93965                       # Simulator instruction rate (inst/s)
host_op_rate                                   144869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49681178                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670596                       # Number of bytes of host memory used
host_seconds                                   153.24                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5369                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6825994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38307950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45133944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6825994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6825994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6825994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38307950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45133944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000768000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7613100000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.964086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.670565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.248778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            15      0.60%      0.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          746     29.77%     30.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1412     56.34%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           62      2.47%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          109      4.35%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           24      0.96%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           21      0.84%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           19      0.76%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           98      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2506                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6825994.154927264899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38307949.955669388175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     72826000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    584285000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44843.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     64108.51                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    453089000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               657111000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   42952000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42194.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61194.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1417973.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7311384000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10018000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     104780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6038454000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    357738500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     187004000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    915255500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325765                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325765                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3027                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289962                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1411                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289962                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270439                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19523                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1826                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4901199                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110618                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           511                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            78                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625623                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7613251                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1647713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499175                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325765                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271850                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5920500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6416                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        131                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           443                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625579                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7572060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.955225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.516208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3957004     52.26%     52.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   374456      4.95%     57.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    96671      1.28%     58.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   176400      2.33%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   247874      3.27%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   135155      1.78%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   296812      3.92%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   469507      6.20%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1818181     24.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7572060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.042789                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.904466                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   612252                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4028191                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1628395                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1300014                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3208                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22349733                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3208                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1119051                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  131092                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2680                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2420793                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3895236                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22335912                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1100                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 309975                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3434832                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19637                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666696                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48517112                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24902170                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701357                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   153565                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6482525                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526448                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098356                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2085855                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22310247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22391933                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               821                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          110238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       152626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7572060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.957178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.063642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              930295     12.29%     12.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1166791     15.41%     27.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1384966     18.29%     45.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1195071     15.78%     61.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1164733     15.38%     77.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              893289     11.80%     88.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              365577      4.83%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              219546      2.90%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              251792      3.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7572060                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45465     66.42%     66.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2112      3.09%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.03%     69.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.03%     69.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19646     28.70%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    664      0.97%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   437      0.64%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                54      0.08%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35581      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208957     32.19%     32.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.01%     32.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196762     18.74%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  406      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  831      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1028      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 613      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097260      9.37%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097339      9.37%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62625      0.28%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13513      0.06%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4577986     20.44%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097641      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22391933                       # Type of FU issued
system.cpu.iq.rate                           2.941179                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       68451                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003057                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22262934                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7454330                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7312784                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30162264                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966420                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949376                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7332776                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15092027                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2396                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16376                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7332                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       118124                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3208                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   58527                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 63064                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22310325                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               110                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526448                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    700                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 60468                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            967                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2790                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3757                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22385181                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4638976                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6752                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6749590                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313609                       # Number of branches executed
system.cpu.iew.exec_stores                    2110614                       # Number of stores executed
system.cpu.iew.exec_rate                     2.940292                       # Inst execution rate
system.cpu.iew.wb_sent                       22263666                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262160                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13620768                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19357718                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.924133                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703635                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110340                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3045                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7555569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.938241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.377876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2394693     31.69%     31.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2436651     32.25%     63.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32662      0.43%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13310      0.18%     64.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       283218      3.75%     68.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        31482      0.42%     68.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       136727      1.81%     70.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       267071      3.53%     74.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1959755     25.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7555569                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1959755                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27906240                       # The number of ROB reads
system.cpu.rob.rob_writes                    44637521                       # The number of ROB writes
system.cpu.timesIdled                             500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.528718                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.528718                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.891367                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.891367                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25022145                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955039                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688545                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851441                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577019                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774097                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7381463                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.210553                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6854506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            206.380213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.210553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13805557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13805557                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4714840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4714840                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106453                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6821293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6821293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6821293                       # number of overall hits
system.cpu.dcache.overall_hits::total         6821293                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64381                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          498                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        64879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64879                       # number of overall misses
system.cpu.dcache.overall_misses::total         64879                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2346536000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2346536000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     53199000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53199000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2399735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2399735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2399735000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2399735000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886172                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013471                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009422                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009422                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36447.647598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36447.647598                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106825.301205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106825.301205                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36987.854313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36987.854313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36987.854313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36987.854313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.454357                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13646                       # number of writebacks
system.cpu.dcache.writebacks::total             13646                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31612                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        31666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31666                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32769                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32769                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          444                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33213                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1278762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1278762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     50165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1328927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1328927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1328927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1328927000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004823                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39023.528335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39023.528335                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112984.234234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112984.234234                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40012.254238                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40012.254238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40012.254238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40012.254238                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32189                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           690.254816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1974.831106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   690.254816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.674077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.674077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251981                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624463                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624463                       # number of overall hits
system.cpu.icache.overall_hits::total         1624463                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1116                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1116                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1116                       # number of overall misses
system.cpu.icache.overall_misses::total          1116                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124468998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124468998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124468998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124468998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124468998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124468998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625579                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 111531.360215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111531.360215                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 111531.360215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111531.360215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 111531.360215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111531.360215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.icache.writebacks::total                98                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          293                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          293                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98416998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98416998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98416998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98416998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98416998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98416998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000506                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000506                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119583.229648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 119583.229648                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 119583.229648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 119583.229648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 119583.229648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 119583.229648                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4457.704971                       # Cycle average of tags in use
system.l2.tags.total_refs                       66314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.351276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       755.126620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3702.578350                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136038                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    535881                       # Number of tag accesses
system.l2.tags.data_accesses                   535881                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        13646                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13646                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           97                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               97                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    79                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         28577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28577                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28656                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28667                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data               28656                       # number of overall hits
system.l2.overall_hits::total                   28667                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 414                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              812                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4143                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               812                       # number of overall misses
system.l2.overall_misses::.cpu.data              4557                       # number of overall misses
system.l2.overall_misses::total                  5369                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     48146000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48146000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95695000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    577910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    577910000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     95695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    626056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        721751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    626056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       721751000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        13646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           97                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           97                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              823                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34036                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             823                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34036                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.839757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.839757                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986634                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126620                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157745                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157745                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116294.685990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116294.685990                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117850.985222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117850.985222                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 139490.707217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 139490.707217                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 117850.985222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 137383.366250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134429.316446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117850.985222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 137383.366250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134429.316446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            414                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          812                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4143                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5369                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     39866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    495050000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    495050000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     79455000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    534916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    614371000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79455000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    534916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    614371000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.839757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.839757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126620                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157745                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96294.685990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96294.685990                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97850.985222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97850.985222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 119490.707217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119490.707217                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97850.985222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 117383.366250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114429.316446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97850.985222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 117383.366250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114429.316446                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4955                       # Transaction distribution
system.membus.trans_dist::ReadExReq               414                       # Transaction distribution
system.membus.trans_dist::ReadExResp              414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5369                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5369000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26887500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        66323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7613250000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32720                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        98615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                100359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2998976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3057920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016259                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34027     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93811000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2471997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99639000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
