// Seed: 1357659211
macromodule module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    output supply1 void id_4
);
  assign id_2 = id_0;
  module_0();
  wire id_6, id_7;
endmodule
module module_2 (
    output uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11,
    input tri1 id_12,
    input supply0 id_13
    , id_31,
    input wand id_14,
    input uwire id_15,
    input supply0 id_16,
    input wire id_17,
    output supply1 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wor id_21,
    input wor id_22,
    output supply0 id_23,
    input wor id_24,
    input wor id_25,
    output wire id_26
    , id_32,
    input tri0 id_27,
    output wand id_28,
    inout wor id_29
);
  assign id_18 = id_21;
  module_0();
endmodule
