Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user/xilinx_project/6/mux4to1/mux4to1_tb_isim_beh.exe -prj C:/Users/user/xilinx_project/6/mux4to1/mux4to1_tb_beh.prj work.mux4to1_tb 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user/xilinx_project/6/mux4to1/../mux2to1_dataflow.vhd" into library work
Parsing VHDL file "C:/Users/user/xilinx_project/6/mux4to1/../mux4to1_structural.vhd" into library work
Parsing VHDL file "C:/Users/user/xilinx_project/6/mux4to1/../mux2to1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity mux2to1 [mux2to1_default]
Compiling architecture structural of entity mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity mux4to1_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/user/xilinx_project/6/mux4to1/mux4to1_tb_isim_beh.exe
Fuse Memory Usage: 34592 KB
Fuse CPU Usage: 952 ms
