--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ad9767_test.twx ad9767_test.ncd -o ad9767_test.twr
ad9767_test.pcf -ucf ad9767_test.ucf

Design file:              ad9767_test.ncd
Physical constraint file: ad9767_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: PLL_inst/dcm_sp_inst/CLKFX
  Logical resource: PLL_inst/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: PLL_inst/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" 
TS_sys_clk * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 301 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.447ns.
--------------------------------------------------------------------------------

Paths for end point trig_data_12 (SLICE_X13Y55.B1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_0 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_0
    SLICE_X12Y52.A2      net (fanout=17)       0.798   trig_data<0>
    SLICE_X12Y52.COUT    Topcya                0.474   Mcount_trig_data_cy<3>
                                                       Mcount_trig_data_lut<0>_INV_0
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.COUT    Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X12Y54.COUT    Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X13Y55.B1      net (fanout=1)        0.729   Result<12>
    SLICE_X13Y55.CLK     Tas                   0.373   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.683ns logic, 1.536ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_2 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.026ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_2 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.DQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_2
    SLICE_X12Y52.C2      net (fanout=4)        0.751   trig_data<2>
    SLICE_X12Y52.COUT    Topcyc                0.328   Mcount_trig_data_cy<3>
                                                       trig_data<2>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.COUT    Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X12Y54.COUT    Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X13Y55.B1      net (fanout=1)        0.729   Result<12>
    SLICE_X13Y55.CLK     Tas                   0.373   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (1.537ns logic, 1.489ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_1 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_1
    SLICE_X12Y52.B4      net (fanout=17)       0.587   trig_data<1>
    SLICE_X12Y52.COUT    Topcyb                0.483   Mcount_trig_data_cy<3>
                                                       trig_data<1>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.COUT    Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X12Y54.COUT    Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X13Y55.B1      net (fanout=1)        0.729   Result<12>
    SLICE_X13Y55.CLK     Tas                   0.373   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (1.692ns logic, 1.325ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_7 (SLICE_X15Y54.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_0 to trig_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_0
    SLICE_X12Y52.A2      net (fanout=17)       0.798   trig_data<0>
    SLICE_X12Y52.COUT    Topcya                0.474   Mcount_trig_data_cy<3>
                                                       Mcount_trig_data_lut<0>_INV_0
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.DMUX    Tcind                 0.320   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X15Y54.A1      net (fanout=1)        0.799   Result<7>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_7_rstpot
                                                       trig_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.597ns logic, 1.600ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_2 (FF)
  Destination:          trig_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_2 to trig_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.DQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_2
    SLICE_X12Y52.C2      net (fanout=4)        0.751   trig_data<2>
    SLICE_X12Y52.COUT    Topcyc                0.328   Mcount_trig_data_cy<3>
                                                       trig_data<2>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.DMUX    Tcind                 0.320   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X15Y54.A1      net (fanout=1)        0.799   Result<7>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_7_rstpot
                                                       trig_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (1.451ns logic, 1.553ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_1 to trig_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.430   trig_data<2>
                                                       trig_data_1
    SLICE_X12Y52.B4      net (fanout=17)       0.587   trig_data<1>
    SLICE_X12Y52.COUT    Topcyb                0.483   Mcount_trig_data_cy<3>
                                                       trig_data<1>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X12Y53.DMUX    Tcind                 0.320   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X15Y54.A1      net (fanout=1)        0.799   Result<7>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_7_rstpot
                                                       trig_data_7
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.606ns logic, 1.389ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_10 (SLICE_X15Y54.D1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_13 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_13 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.430   trig_data<13>
                                                       trig_data_13
    SLICE_X13Y54.B3      net (fanout=4)        1.289   trig_data<13>
    SLICE_X13Y54.B       Tilo                  0.259   trig_data<2>
                                                       trig_data[13]_PWR_1_o_equal_4_o<13>1
    SLICE_X15Y54.D1      net (fanout=14)       0.780   trig_data[13]_PWR_1_o_equal_4_o<13>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.062ns logic, 2.069ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_12 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_12 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BQ      Tcko                  0.430   trig_data<13>
                                                       trig_data_12
    SLICE_X13Y54.B2      net (fanout=4)        0.746   trig_data<12>
    SLICE_X13Y54.B       Tilo                  0.259   trig_data<2>
                                                       trig_data[13]_PWR_1_o_equal_4_o<13>1
    SLICE_X15Y54.D1      net (fanout=14)       0.780   trig_data[13]_PWR_1_o_equal_4_o<13>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (1.062ns logic, 1.526ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_10 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_10 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.DQ      Tcko                  0.430   trig_data<10>
                                                       trig_data_10
    SLICE_X13Y54.B1      net (fanout=4)        0.754   trig_data<10>
    SLICE_X13Y54.B       Tilo                  0.259   trig_data<2>
                                                       trig_data[13]_PWR_1_o_equal_4_o<13>1
    SLICE_X15Y54.D1      net (fanout=14)       0.780   trig_data[13]_PWR_1_o_equal_4_o<13>
    SLICE_X15Y54.CLK     Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (1.062ns logic, 1.534ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" TS_sys_clk * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trig_data_0 (SLICE_X13Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_0 to trig_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.198   trig_data<2>
                                                       trig_data_0
    SLICE_X13Y54.A6      net (fanout=17)       0.087   trig_data<0>
    SLICE_X13Y54.CLK     Tah         (-Th)    -0.215   trig_data<2>
                                                       trig_data_0_rstpot
                                                       trig_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.413ns logic, 0.087ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_1 (SLICE_X13Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_1 to trig_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.198   trig_data<2>
                                                       trig_data_1
    SLICE_X13Y54.C5      net (fanout=17)       0.113   trig_data<1>
    SLICE_X13Y54.CLK     Tah         (-Th)    -0.215   trig_data<2>
                                                       trig_data_1_rstpot
                                                       trig_data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_0 (SLICE_X13Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_1 to trig_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.198   trig_data<2>
                                                       trig_data_1
    SLICE_X13Y54.A4      net (fanout=17)       0.168   trig_data<1>
    SLICE_X13Y54.CLK     Tah         (-Th)    -0.215   trig_data<2>
                                                       trig_data_0_rstpot
                                                       trig_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.413ns logic, 0.168ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" TS_sys_clk * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PLL_inst/clkout2_buf/I0
  Logical resource: PLL_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: PLL_inst/clkfx
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: trig_data<6>/CLK
  Logical resource: trig_data_3/CK
  Location pin: SLICE_X13Y53.CLK
  Clock network: da2_wrt_OBUF
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: trig_data<6>/CLK
  Logical resource: trig_data_4/CK
  Location pin: SLICE_X13Y53.CLK
  Clock network: da2_wrt_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|      8.617ns|            0|            0|            0|          301|
| TS_PLL_inst_clkfx             |      8.000ns|      3.447ns|          N/A|            0|            0|          301|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    3.447|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 301 paths, 0 nets, and 109 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 03 11:42:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



