ARM GAS  /tmp/cchSezVE.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB350:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "init.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  33:Core/Src/stm32h7xx_hal_msp.c **** 
  34:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi3_rx;
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi3_tx;
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  44:Core/Src/stm32h7xx_hal_msp.c **** 
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  49:Core/Src/stm32h7xx_hal_msp.c **** 
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  53:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  54:Core/Src/stm32h7xx_hal_msp.c **** 
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  61:Core/Src/stm32h7xx_hal_msp.c **** 
  62:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/stm32h7xx_hal_msp.c **** 
  65:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  66:Core/Src/stm32h7xx_hal_msp.c **** 
  67:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  68:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  75:Core/Src/stm32h7xx_hal_msp.c **** /**
  76:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  77:Core/Src/stm32h7xx_hal_msp.c ****   */
  78:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  79:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 79 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  80:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 3


  81:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  82:Core/Src/stm32h7xx_hal_msp.c **** 
  83:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  84:Core/Src/stm32h7xx_hal_msp.c **** 
  85:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 85 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 85 3 view .LVU2
  39              		.loc 1 85 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 85 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 85 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 85 3 view .LVU6
  86:Core/Src/stm32h7xx_hal_msp.c **** 
  87:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  88:Core/Src/stm32h7xx_hal_msp.c **** 
  89:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Core/Src/stm32h7xx_hal_msp.c **** 
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 92 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE350:
  65              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ADC_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_ADC_MspInit:
  74              	.LVL0:
  75              	.LFB351:
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c **** /**
  95:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  96:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  97:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  98:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  99:Core/Src/stm32h7xx_hal_msp.c **** */
ARM GAS  /tmp/cchSezVE.s 			page 4


 100:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 101:Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 101 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 40
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 101 1 is_stmt 0 view .LVU9
  81 0000 00B5     		push	{lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 14, -4
  85 0002 8BB0     		sub	sp, sp, #44
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 48
 102:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  88              		.loc 1 102 3 is_stmt 1 view .LVU10
  89              		.loc 1 102 20 is_stmt 0 view .LVU11
  90 0004 0023     		movs	r3, #0
  91 0006 0593     		str	r3, [sp, #20]
  92 0008 0693     		str	r3, [sp, #24]
  93 000a 0793     		str	r3, [sp, #28]
  94 000c 0893     		str	r3, [sp, #32]
  95 000e 0993     		str	r3, [sp, #36]
 103:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC2)
  96              		.loc 1 103 3 is_stmt 1 view .LVU12
  97              		.loc 1 103 10 is_stmt 0 view .LVU13
  98 0010 0368     		ldr	r3, [r0]
  99              		.loc 1 103 5 view .LVU14
 100 0012 254A     		ldr	r2, .L11
 101 0014 9342     		cmp	r3, r2
 102 0016 05D0     		beq	.L9
 104:Core/Src/stm32h7xx_hal_msp.c ****   {
 105:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 106:Core/Src/stm32h7xx_hal_msp.c **** 
 107:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 108:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 110:Core/Src/stm32h7xx_hal_msp.c **** 
 111:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 112:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 113:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ADC2_INP11
 114:Core/Src/stm32h7xx_hal_msp.c ****     */
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Core/Src/stm32h7xx_hal_msp.c **** 
 120:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 121:Core/Src/stm32h7xx_hal_msp.c **** 
 122:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 123:Core/Src/stm32h7xx_hal_msp.c ****   }
 124:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 103              		.loc 1 124 8 is_stmt 1 view .LVU15
 104              		.loc 1 124 10 is_stmt 0 view .LVU16
 105 0018 244A     		ldr	r2, .L11+4
 106 001a 9342     		cmp	r3, r2
 107 001c 24D0     		beq	.L10
ARM GAS  /tmp/cchSezVE.s 			page 5


 108              	.LVL1:
 109              	.L5:
 125:Core/Src/stm32h7xx_hal_msp.c ****   {
 126:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 127:Core/Src/stm32h7xx_hal_msp.c **** 
 128:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 129:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 130:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 131:Core/Src/stm32h7xx_hal_msp.c **** 
 132:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 133:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 134:Core/Src/stm32h7xx_hal_msp.c ****     PC2_C     ------> ADC3_INP0
 135:Core/Src/stm32h7xx_hal_msp.c ****     */
 136:Core/Src/stm32h7xx_hal_msp.c ****     HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 138:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 139:Core/Src/stm32h7xx_hal_msp.c **** 
 140:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 141:Core/Src/stm32h7xx_hal_msp.c ****   }
 142:Core/Src/stm32h7xx_hal_msp.c **** 
 143:Core/Src/stm32h7xx_hal_msp.c **** }
 110              		.loc 1 143 1 view .LVU17
 111 001e 0BB0     		add	sp, sp, #44
 112              	.LCFI4:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0020 5DF804FB 		ldr	pc, [sp], #4
 117              	.LVL2:
 118              	.L9:
 119              	.LCFI5:
 120              		.cfi_restore_state
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 121              		.loc 1 109 5 is_stmt 1 view .LVU18
 122              	.LBB3:
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 123              		.loc 1 109 5 view .LVU19
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 124              		.loc 1 109 5 view .LVU20
 125 0024 224B     		ldr	r3, .L11+8
 126 0026 D3F8D820 		ldr	r2, [r3, #216]
 127 002a 42F02002 		orr	r2, r2, #32
 128 002e C3F8D820 		str	r2, [r3, #216]
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 129              		.loc 1 109 5 view .LVU21
 130 0032 D3F8D820 		ldr	r2, [r3, #216]
 131 0036 02F02002 		and	r2, r2, #32
 132 003a 0192     		str	r2, [sp, #4]
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 133              		.loc 1 109 5 view .LVU22
 134 003c 019A     		ldr	r2, [sp, #4]
 135              	.LBE3:
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 136              		.loc 1 109 5 view .LVU23
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 137              		.loc 1 111 5 view .LVU24
 138              	.LBB4:
ARM GAS  /tmp/cchSezVE.s 			page 6


 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 139              		.loc 1 111 5 view .LVU25
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 140              		.loc 1 111 5 view .LVU26
 141 003e D3F8E020 		ldr	r2, [r3, #224]
 142 0042 42F00402 		orr	r2, r2, #4
 143 0046 C3F8E020 		str	r2, [r3, #224]
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 144              		.loc 1 111 5 view .LVU27
 145 004a D3F8E030 		ldr	r3, [r3, #224]
 146 004e 03F00403 		and	r3, r3, #4
 147 0052 0293     		str	r3, [sp, #8]
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 148              		.loc 1 111 5 view .LVU28
 149 0054 029B     		ldr	r3, [sp, #8]
 150              	.LBE4:
 111:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 151              		.loc 1 111 5 view .LVU29
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 152              		.loc 1 115 5 view .LVU30
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 153              		.loc 1 115 25 is_stmt 0 view .LVU31
 154 0056 0223     		movs	r3, #2
 155 0058 0593     		str	r3, [sp, #20]
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 156              		.loc 1 116 5 is_stmt 1 view .LVU32
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 116 26 is_stmt 0 view .LVU33
 158 005a 0323     		movs	r3, #3
 159 005c 0693     		str	r3, [sp, #24]
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 160              		.loc 1 117 5 is_stmt 1 view .LVU34
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 161              		.loc 1 118 5 view .LVU35
 162 005e 05A9     		add	r1, sp, #20
 163 0060 1448     		ldr	r0, .L11+12
 164              	.LVL3:
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 165              		.loc 1 118 5 is_stmt 0 view .LVU36
 166 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL4:
 168 0066 DAE7     		b	.L5
 169              	.LVL5:
 170              	.L10:
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 171              		.loc 1 130 5 is_stmt 1 view .LVU37
 172              	.LBB5:
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 173              		.loc 1 130 5 view .LVU38
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 174              		.loc 1 130 5 view .LVU39
 175 0068 114B     		ldr	r3, .L11+8
 176 006a D3F8E020 		ldr	r2, [r3, #224]
 177 006e 42F08072 		orr	r2, r2, #16777216
 178 0072 C3F8E020 		str	r2, [r3, #224]
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 179              		.loc 1 130 5 view .LVU40
ARM GAS  /tmp/cchSezVE.s 			page 7


 180 0076 D3F8E020 		ldr	r2, [r3, #224]
 181 007a 02F08072 		and	r2, r2, #16777216
 182 007e 0392     		str	r2, [sp, #12]
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 183              		.loc 1 130 5 view .LVU41
 184 0080 039A     		ldr	r2, [sp, #12]
 185              	.LBE5:
 130:Core/Src/stm32h7xx_hal_msp.c **** 
 186              		.loc 1 130 5 view .LVU42
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 187              		.loc 1 132 5 view .LVU43
 188              	.LBB6:
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 189              		.loc 1 132 5 view .LVU44
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 190              		.loc 1 132 5 view .LVU45
 191 0082 D3F8E020 		ldr	r2, [r3, #224]
 192 0086 42F00402 		orr	r2, r2, #4
 193 008a C3F8E020 		str	r2, [r3, #224]
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 194              		.loc 1 132 5 view .LVU46
 195 008e D3F8E030 		ldr	r3, [r3, #224]
 196 0092 03F00403 		and	r3, r3, #4
 197 0096 0493     		str	r3, [sp, #16]
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 198              		.loc 1 132 5 view .LVU47
 199 0098 049B     		ldr	r3, [sp, #16]
 200              	.LBE6:
 132:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 201              		.loc 1 132 5 view .LVU48
 136:Core/Src/stm32h7xx_hal_msp.c **** 
 202              		.loc 1 136 5 view .LVU49
 203 009a 4FF08061 		mov	r1, #67108864
 204 009e 0846     		mov	r0, r1
 205              	.LVL6:
 136:Core/Src/stm32h7xx_hal_msp.c **** 
 206              		.loc 1 136 5 is_stmt 0 view .LVU50
 207 00a0 FFF7FEFF 		bl	HAL_SYSCFG_AnalogSwitchConfig
 208              	.LVL7:
 209              		.loc 1 143 1 view .LVU51
 210 00a4 BBE7     		b	.L5
 211              	.L12:
 212 00a6 00BF     		.align	2
 213              	.L11:
 214 00a8 00210240 		.word	1073881344
 215 00ac 00600258 		.word	1476550656
 216 00b0 00440258 		.word	1476543488
 217 00b4 00080258 		.word	1476528128
 218              		.cfi_endproc
 219              	.LFE351:
 221              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_ADC_MspDeInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv5-d16
ARM GAS  /tmp/cchSezVE.s 			page 8


 229              	HAL_ADC_MspDeInit:
 230              	.LVL8:
 231              	.LFB352:
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 145:Core/Src/stm32h7xx_hal_msp.c **** /**
 146:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 147:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 148:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 149:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32h7xx_hal_msp.c **** */
 151:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 152:Core/Src/stm32h7xx_hal_msp.c **** {
 232              		.loc 1 152 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		.loc 1 152 1 is_stmt 0 view .LVU53
 237 0000 08B5     		push	{r3, lr}
 238              	.LCFI6:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
 153:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 242              		.loc 1 153 3 is_stmt 1 view .LVU54
 243              		.loc 1 153 10 is_stmt 0 view .LVU55
 244 0002 0368     		ldr	r3, [r0]
 245              		.loc 1 153 5 view .LVU56
 246 0004 0D4A     		ldr	r2, .L19
 247 0006 9342     		cmp	r3, r2
 248 0008 03D0     		beq	.L17
 154:Core/Src/stm32h7xx_hal_msp.c ****   {
 155:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 156:Core/Src/stm32h7xx_hal_msp.c **** 
 157:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 158:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 159:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 160:Core/Src/stm32h7xx_hal_msp.c **** 
 161:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 162:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ADC2_INP11
 163:Core/Src/stm32h7xx_hal_msp.c ****     */
 164:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 167:Core/Src/stm32h7xx_hal_msp.c **** 
 168:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 169:Core/Src/stm32h7xx_hal_msp.c ****   }
 170:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 249              		.loc 1 170 8 is_stmt 1 view .LVU57
 250              		.loc 1 170 10 is_stmt 0 view .LVU58
 251 000a 0D4A     		ldr	r2, .L19+4
 252 000c 9342     		cmp	r3, r2
 253 000e 0CD0     		beq	.L18
 254              	.LVL9:
 255              	.L13:
 171:Core/Src/stm32h7xx_hal_msp.c ****   {
 172:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 173:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 9


 174:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 175:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 177:Core/Src/stm32h7xx_hal_msp.c **** 
 178:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 180:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 181:Core/Src/stm32h7xx_hal_msp.c ****   }
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c **** }
 256              		.loc 1 183 1 view .LVU59
 257 0010 08BD     		pop	{r3, pc}
 258              	.LVL10:
 259              	.L17:
 159:Core/Src/stm32h7xx_hal_msp.c **** 
 260              		.loc 1 159 5 is_stmt 1 view .LVU60
 261 0012 0C4A     		ldr	r2, .L19+8
 262 0014 D2F8D830 		ldr	r3, [r2, #216]
 263 0018 23F02003 		bic	r3, r3, #32
 264 001c C2F8D830 		str	r3, [r2, #216]
 164:Core/Src/stm32h7xx_hal_msp.c **** 
 265              		.loc 1 164 5 view .LVU61
 266 0020 0221     		movs	r1, #2
 267 0022 0948     		ldr	r0, .L19+12
 268              	.LVL11:
 164:Core/Src/stm32h7xx_hal_msp.c **** 
 269              		.loc 1 164 5 is_stmt 0 view .LVU62
 270 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 271              	.LVL12:
 272 0028 F2E7     		b	.L13
 273              	.LVL13:
 274              	.L18:
 176:Core/Src/stm32h7xx_hal_msp.c **** 
 275              		.loc 1 176 5 is_stmt 1 view .LVU63
 276 002a A2F5E052 		sub	r2, r2, #7168
 277 002e D2F8E030 		ldr	r3, [r2, #224]
 278 0032 23F08073 		bic	r3, r3, #16777216
 279 0036 C2F8E030 		str	r3, [r2, #224]
 280              		.loc 1 183 1 is_stmt 0 view .LVU64
 281 003a E9E7     		b	.L13
 282              	.L20:
 283              		.align	2
 284              	.L19:
 285 003c 00210240 		.word	1073881344
 286 0040 00600258 		.word	1476550656
 287 0044 00440258 		.word	1476543488
 288 0048 00080258 		.word	1476528128
 289              		.cfi_endproc
 290              	.LFE352:
 292              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 293              		.align	1
 294              		.global	HAL_I2C_MspInit
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu fpv5-d16
 300              	HAL_I2C_MspInit:
ARM GAS  /tmp/cchSezVE.s 			page 10


 301              	.LVL14:
 302              	.LFB353:
 184:Core/Src/stm32h7xx_hal_msp.c **** 
 185:Core/Src/stm32h7xx_hal_msp.c **** /**
 186:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
 187:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 189:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32h7xx_hal_msp.c **** */
 191:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 192:Core/Src/stm32h7xx_hal_msp.c **** {
 303              		.loc 1 192 1 is_stmt 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 216
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		.loc 1 192 1 is_stmt 0 view .LVU66
 308 0000 70B5     		push	{r4, r5, r6, lr}
 309              	.LCFI7:
 310              		.cfi_def_cfa_offset 16
 311              		.cfi_offset 4, -16
 312              		.cfi_offset 5, -12
 313              		.cfi_offset 6, -8
 314              		.cfi_offset 14, -4
 315 0002 B6B0     		sub	sp, sp, #216
 316              	.LCFI8:
 317              		.cfi_def_cfa_offset 232
 318 0004 0446     		mov	r4, r0
 193:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 319              		.loc 1 193 3 is_stmt 1 view .LVU67
 320              		.loc 1 193 20 is_stmt 0 view .LVU68
 321 0006 0021     		movs	r1, #0
 322 0008 3191     		str	r1, [sp, #196]
 323 000a 3291     		str	r1, [sp, #200]
 324 000c 3391     		str	r1, [sp, #204]
 325 000e 3491     		str	r1, [sp, #208]
 326 0010 3591     		str	r1, [sp, #212]
 194:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 327              		.loc 1 194 3 is_stmt 1 view .LVU69
 328              		.loc 1 194 28 is_stmt 0 view .LVU70
 329 0012 B822     		movs	r2, #184
 330 0014 02A8     		add	r0, sp, #8
 331              	.LVL15:
 332              		.loc 1 194 28 view .LVU71
 333 0016 FFF7FEFF 		bl	memset
 334              	.LVL16:
 195:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 335              		.loc 1 195 3 is_stmt 1 view .LVU72
 336              		.loc 1 195 10 is_stmt 0 view .LVU73
 337 001a 2268     		ldr	r2, [r4]
 338              		.loc 1 195 5 view .LVU74
 339 001c 344B     		ldr	r3, .L31
 340 001e 9A42     		cmp	r2, r3
 341 0020 01D0     		beq	.L27
 342              	.L21:
 196:Core/Src/stm32h7xx_hal_msp.c ****   {
 197:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 198:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 11


 199:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 200:Core/Src/stm32h7xx_hal_msp.c **** 
 201:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32h7xx_hal_msp.c ****   */
 203:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 204:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 205:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 206:Core/Src/stm32h7xx_hal_msp.c ****     {
 207:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 208:Core/Src/stm32h7xx_hal_msp.c ****     }
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 211:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 212:Core/Src/stm32h7xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 213:Core/Src/stm32h7xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 214:Core/Src/stm32h7xx_hal_msp.c ****     */
 215:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 216:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 217:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 220:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 221:Core/Src/stm32h7xx_hal_msp.c **** 
 222:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 224:Core/Src/stm32h7xx_hal_msp.c **** 
 225:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 DMA Init */
 226:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1_RX Init */
 227:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Instance = DMA1_Stream4;
 228:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 229:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 230:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 231:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 232:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 233:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 234:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 235:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 236:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 237:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 238:Core/Src/stm32h7xx_hal_msp.c ****     {
 239:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 240:Core/Src/stm32h7xx_hal_msp.c ****     }
 241:Core/Src/stm32h7xx_hal_msp.c **** 
 242:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 243:Core/Src/stm32h7xx_hal_msp.c **** 
 244:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1_TX Init */
 245:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Stream5;
 246:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 247:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 248:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 249:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 250:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 251:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 252:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 253:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 254:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 255:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
ARM GAS  /tmp/cchSezVE.s 			page 12


 256:Core/Src/stm32h7xx_hal_msp.c ****     {
 257:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 258:Core/Src/stm32h7xx_hal_msp.c ****     }
 259:Core/Src/stm32h7xx_hal_msp.c **** 
 260:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 261:Core/Src/stm32h7xx_hal_msp.c **** 
 262:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 263:Core/Src/stm32h7xx_hal_msp.c **** 
 264:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 265:Core/Src/stm32h7xx_hal_msp.c **** 
 266:Core/Src/stm32h7xx_hal_msp.c ****   }
 267:Core/Src/stm32h7xx_hal_msp.c **** 
 268:Core/Src/stm32h7xx_hal_msp.c **** }
 343              		.loc 1 268 1 view .LVU75
 344 0022 36B0     		add	sp, sp, #216
 345              	.LCFI9:
 346              		.cfi_remember_state
 347              		.cfi_def_cfa_offset 16
 348              		@ sp needed
 349 0024 70BD     		pop	{r4, r5, r6, pc}
 350              	.LVL17:
 351              	.L27:
 352              	.LCFI10:
 353              		.cfi_restore_state
 203:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 354              		.loc 1 203 5 is_stmt 1 view .LVU76
 203:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 355              		.loc 1 203 46 is_stmt 0 view .LVU77
 356 0026 0822     		movs	r2, #8
 357 0028 0023     		movs	r3, #0
 358 002a CDE90223 		strd	r2, [sp, #8]
 204:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 359              		.loc 1 204 5 is_stmt 1 view .LVU78
 205:Core/Src/stm32h7xx_hal_msp.c ****     {
 360              		.loc 1 205 5 view .LVU79
 205:Core/Src/stm32h7xx_hal_msp.c ****     {
 361              		.loc 1 205 9 is_stmt 0 view .LVU80
 362 002e 02A8     		add	r0, sp, #8
 363 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 364              	.LVL18:
 205:Core/Src/stm32h7xx_hal_msp.c ****     {
 365              		.loc 1 205 8 view .LVU81
 366 0034 0028     		cmp	r0, #0
 367 0036 52D1     		bne	.L28
 368              	.L23:
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 369              		.loc 1 210 5 is_stmt 1 view .LVU82
 370              	.LBB7:
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 371              		.loc 1 210 5 view .LVU83
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 372              		.loc 1 210 5 view .LVU84
 373 0038 2E4E     		ldr	r6, .L31+4
 374 003a D6F8E030 		ldr	r3, [r6, #224]
 375 003e 43F00203 		orr	r3, r3, #2
 376 0042 C6F8E030 		str	r3, [r6, #224]
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
ARM GAS  /tmp/cchSezVE.s 			page 13


 377              		.loc 1 210 5 view .LVU85
 378 0046 D6F8E030 		ldr	r3, [r6, #224]
 379 004a 03F00203 		and	r3, r3, #2
 380 004e 0093     		str	r3, [sp]
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 381              		.loc 1 210 5 view .LVU86
 382 0050 009B     		ldr	r3, [sp]
 383              	.LBE7:
 210:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 384              		.loc 1 210 5 view .LVU87
 215:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 385              		.loc 1 215 5 view .LVU88
 215:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 386              		.loc 1 215 25 is_stmt 0 view .LVU89
 387 0052 C023     		movs	r3, #192
 388 0054 3193     		str	r3, [sp, #196]
 216:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 216 5 is_stmt 1 view .LVU90
 216:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390              		.loc 1 216 26 is_stmt 0 view .LVU91
 391 0056 1223     		movs	r3, #18
 392 0058 3293     		str	r3, [sp, #200]
 217:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 393              		.loc 1 217 5 is_stmt 1 view .LVU92
 217:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 394              		.loc 1 217 26 is_stmt 0 view .LVU93
 395 005a 0025     		movs	r5, #0
 396 005c 3395     		str	r5, [sp, #204]
 218:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 397              		.loc 1 218 5 is_stmt 1 view .LVU94
 218:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 398              		.loc 1 218 27 is_stmt 0 view .LVU95
 399 005e 3495     		str	r5, [sp, #208]
 219:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 400              		.loc 1 219 5 is_stmt 1 view .LVU96
 219:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 401              		.loc 1 219 31 is_stmt 0 view .LVU97
 402 0060 0423     		movs	r3, #4
 403 0062 3593     		str	r3, [sp, #212]
 220:Core/Src/stm32h7xx_hal_msp.c **** 
 404              		.loc 1 220 5 is_stmt 1 view .LVU98
 405 0064 31A9     		add	r1, sp, #196
 406 0066 2448     		ldr	r0, .L31+8
 407 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 408              	.LVL19:
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 409              		.loc 1 223 5 view .LVU99
 410              	.LBB8:
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 411              		.loc 1 223 5 view .LVU100
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 412              		.loc 1 223 5 view .LVU101
 413 006c D6F8E830 		ldr	r3, [r6, #232]
 414 0070 43F40013 		orr	r3, r3, #2097152
 415 0074 C6F8E830 		str	r3, [r6, #232]
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 416              		.loc 1 223 5 view .LVU102
ARM GAS  /tmp/cchSezVE.s 			page 14


 417 0078 D6F8E830 		ldr	r3, [r6, #232]
 418 007c 03F40013 		and	r3, r3, #2097152
 419 0080 0193     		str	r3, [sp, #4]
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 420              		.loc 1 223 5 view .LVU103
 421 0082 019B     		ldr	r3, [sp, #4]
 422              	.LBE8:
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 423              		.loc 1 223 5 view .LVU104
 227:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 424              		.loc 1 227 5 view .LVU105
 227:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 425              		.loc 1 227 27 is_stmt 0 view .LVU106
 426 0084 1D48     		ldr	r0, .L31+12
 427 0086 1E4B     		ldr	r3, .L31+16
 428 0088 0360     		str	r3, [r0]
 228:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 429              		.loc 1 228 5 is_stmt 1 view .LVU107
 228:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 430              		.loc 1 228 31 is_stmt 0 view .LVU108
 431 008a 2123     		movs	r3, #33
 432 008c 4360     		str	r3, [r0, #4]
 229:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 433              		.loc 1 229 5 is_stmt 1 view .LVU109
 229:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 434              		.loc 1 229 33 is_stmt 0 view .LVU110
 435 008e 8560     		str	r5, [r0, #8]
 230:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 436              		.loc 1 230 5 is_stmt 1 view .LVU111
 230:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 437              		.loc 1 230 33 is_stmt 0 view .LVU112
 438 0090 C560     		str	r5, [r0, #12]
 231:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 439              		.loc 1 231 5 is_stmt 1 view .LVU113
 231:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 440              		.loc 1 231 30 is_stmt 0 view .LVU114
 441 0092 4FF48063 		mov	r3, #1024
 442 0096 0361     		str	r3, [r0, #16]
 232:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 443              		.loc 1 232 5 is_stmt 1 view .LVU115
 232:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 444              		.loc 1 232 43 is_stmt 0 view .LVU116
 445 0098 4561     		str	r5, [r0, #20]
 233:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 446              		.loc 1 233 5 is_stmt 1 view .LVU117
 233:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 447              		.loc 1 233 40 is_stmt 0 view .LVU118
 448 009a 8561     		str	r5, [r0, #24]
 234:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 449              		.loc 1 234 5 is_stmt 1 view .LVU119
 234:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 450              		.loc 1 234 28 is_stmt 0 view .LVU120
 451 009c C561     		str	r5, [r0, #28]
 235:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 452              		.loc 1 235 5 is_stmt 1 view .LVU121
 235:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 453              		.loc 1 235 32 is_stmt 0 view .LVU122
ARM GAS  /tmp/cchSezVE.s 			page 15


 454 009e 0562     		str	r5, [r0, #32]
 236:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 455              		.loc 1 236 5 is_stmt 1 view .LVU123
 236:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 456              		.loc 1 236 32 is_stmt 0 view .LVU124
 457 00a0 4562     		str	r5, [r0, #36]
 237:Core/Src/stm32h7xx_hal_msp.c ****     {
 458              		.loc 1 237 5 is_stmt 1 view .LVU125
 237:Core/Src/stm32h7xx_hal_msp.c ****     {
 459              		.loc 1 237 9 is_stmt 0 view .LVU126
 460 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 461              	.LVL20:
 237:Core/Src/stm32h7xx_hal_msp.c ****     {
 462              		.loc 1 237 8 view .LVU127
 463 00a6 E8B9     		cbnz	r0, .L29
 464              	.L24:
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 465              		.loc 1 242 5 is_stmt 1 view .LVU128
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 466              		.loc 1 242 5 view .LVU129
 467 00a8 144B     		ldr	r3, .L31+12
 468 00aa E363     		str	r3, [r4, #60]
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 469              		.loc 1 242 5 view .LVU130
 470 00ac 9C63     		str	r4, [r3, #56]
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 471              		.loc 1 242 5 view .LVU131
 245:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 472              		.loc 1 245 5 view .LVU132
 245:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 473              		.loc 1 245 27 is_stmt 0 view .LVU133
 474 00ae 1548     		ldr	r0, .L31+20
 475 00b0 154B     		ldr	r3, .L31+24
 476 00b2 0360     		str	r3, [r0]
 246:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 477              		.loc 1 246 5 is_stmt 1 view .LVU134
 246:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 478              		.loc 1 246 31 is_stmt 0 view .LVU135
 479 00b4 2223     		movs	r3, #34
 480 00b6 4360     		str	r3, [r0, #4]
 247:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 481              		.loc 1 247 5 is_stmt 1 view .LVU136
 247:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 482              		.loc 1 247 33 is_stmt 0 view .LVU137
 483 00b8 4023     		movs	r3, #64
 484 00ba 8360     		str	r3, [r0, #8]
 248:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 485              		.loc 1 248 5 is_stmt 1 view .LVU138
 248:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 486              		.loc 1 248 33 is_stmt 0 view .LVU139
 487 00bc 0023     		movs	r3, #0
 488 00be C360     		str	r3, [r0, #12]
 249:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 489              		.loc 1 249 5 is_stmt 1 view .LVU140
 249:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 490              		.loc 1 249 30 is_stmt 0 view .LVU141
 491 00c0 4FF48062 		mov	r2, #1024
ARM GAS  /tmp/cchSezVE.s 			page 16


 492 00c4 0261     		str	r2, [r0, #16]
 250:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 493              		.loc 1 250 5 is_stmt 1 view .LVU142
 250:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 494              		.loc 1 250 43 is_stmt 0 view .LVU143
 495 00c6 4361     		str	r3, [r0, #20]
 251:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 496              		.loc 1 251 5 is_stmt 1 view .LVU144
 251:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 497              		.loc 1 251 40 is_stmt 0 view .LVU145
 498 00c8 8361     		str	r3, [r0, #24]
 252:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 499              		.loc 1 252 5 is_stmt 1 view .LVU146
 252:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 500              		.loc 1 252 28 is_stmt 0 view .LVU147
 501 00ca C361     		str	r3, [r0, #28]
 253:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 502              		.loc 1 253 5 is_stmt 1 view .LVU148
 253:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 503              		.loc 1 253 32 is_stmt 0 view .LVU149
 504 00cc 0362     		str	r3, [r0, #32]
 254:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 505              		.loc 1 254 5 is_stmt 1 view .LVU150
 254:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 506              		.loc 1 254 32 is_stmt 0 view .LVU151
 507 00ce 4362     		str	r3, [r0, #36]
 255:Core/Src/stm32h7xx_hal_msp.c ****     {
 508              		.loc 1 255 5 is_stmt 1 view .LVU152
 255:Core/Src/stm32h7xx_hal_msp.c ****     {
 509              		.loc 1 255 9 is_stmt 0 view .LVU153
 510 00d0 FFF7FEFF 		bl	HAL_DMA_Init
 511              	.LVL21:
 255:Core/Src/stm32h7xx_hal_msp.c ****     {
 512              		.loc 1 255 8 view .LVU154
 513 00d4 48B9     		cbnz	r0, .L30
 514              	.L25:
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 515              		.loc 1 260 5 is_stmt 1 view .LVU155
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 516              		.loc 1 260 5 view .LVU156
 517 00d6 0B4B     		ldr	r3, .L31+20
 518 00d8 A363     		str	r3, [r4, #56]
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 519              		.loc 1 260 5 view .LVU157
 520 00da 9C63     		str	r4, [r3, #56]
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 521              		.loc 1 260 5 view .LVU158
 522              		.loc 1 268 1 is_stmt 0 view .LVU159
 523 00dc A1E7     		b	.L21
 524              	.L28:
 207:Core/Src/stm32h7xx_hal_msp.c ****     }
 525              		.loc 1 207 7 is_stmt 1 view .LVU160
 526 00de FFF7FEFF 		bl	Error_Handler
 527              	.LVL22:
 528 00e2 A9E7     		b	.L23
 529              	.L29:
 239:Core/Src/stm32h7xx_hal_msp.c ****     }
ARM GAS  /tmp/cchSezVE.s 			page 17


 530              		.loc 1 239 7 view .LVU161
 531 00e4 FFF7FEFF 		bl	Error_Handler
 532              	.LVL23:
 533 00e8 DEE7     		b	.L24
 534              	.L30:
 257:Core/Src/stm32h7xx_hal_msp.c ****     }
 535              		.loc 1 257 7 view .LVU162
 536 00ea FFF7FEFF 		bl	Error_Handler
 537              	.LVL24:
 538 00ee F2E7     		b	.L25
 539              	.L32:
 540              		.align	2
 541              	.L31:
 542 00f0 00540040 		.word	1073763328
 543 00f4 00440258 		.word	1476543488
 544 00f8 00040258 		.word	1476527104
 545 00fc 00000000 		.word	hdma_i2c1_rx
 546 0100 70000240 		.word	1073873008
 547 0104 00000000 		.word	hdma_i2c1_tx
 548 0108 88000240 		.word	1073873032
 549              		.cfi_endproc
 550              	.LFE353:
 552              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 553              		.align	1
 554              		.global	HAL_I2C_MspDeInit
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 558              		.fpu fpv5-d16
 560              	HAL_I2C_MspDeInit:
 561              	.LVL25:
 562              	.LFB354:
 269:Core/Src/stm32h7xx_hal_msp.c **** 
 270:Core/Src/stm32h7xx_hal_msp.c **** /**
 271:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 272:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 273:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 274:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 275:Core/Src/stm32h7xx_hal_msp.c **** */
 276:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 277:Core/Src/stm32h7xx_hal_msp.c **** {
 563              		.loc 1 277 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 277 1 is_stmt 0 view .LVU164
 568 0000 38B5     		push	{r3, r4, r5, lr}
 569              	.LCFI11:
 570              		.cfi_def_cfa_offset 16
 571              		.cfi_offset 3, -16
 572              		.cfi_offset 4, -12
 573              		.cfi_offset 5, -8
 574              		.cfi_offset 14, -4
 278:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 575              		.loc 1 278 3 is_stmt 1 view .LVU165
 576              		.loc 1 278 10 is_stmt 0 view .LVU166
 577 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cchSezVE.s 			page 18


 578              		.loc 1 278 5 view .LVU167
 579 0004 0D4B     		ldr	r3, .L37
 580 0006 9A42     		cmp	r2, r3
 581 0008 00D0     		beq	.L36
 582              	.LVL26:
 583              	.L33:
 279:Core/Src/stm32h7xx_hal_msp.c ****   {
 280:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 281:Core/Src/stm32h7xx_hal_msp.c **** 
 282:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 283:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 284:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 285:Core/Src/stm32h7xx_hal_msp.c **** 
 286:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 287:Core/Src/stm32h7xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 288:Core/Src/stm32h7xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 289:Core/Src/stm32h7xx_hal_msp.c ****     */
 290:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 291:Core/Src/stm32h7xx_hal_msp.c **** 
 292:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 293:Core/Src/stm32h7xx_hal_msp.c **** 
 294:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 295:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 296:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 297:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 298:Core/Src/stm32h7xx_hal_msp.c **** 
 299:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 300:Core/Src/stm32h7xx_hal_msp.c ****   }
 301:Core/Src/stm32h7xx_hal_msp.c **** 
 302:Core/Src/stm32h7xx_hal_msp.c **** }
 584              		.loc 1 302 1 view .LVU168
 585 000a 38BD     		pop	{r3, r4, r5, pc}
 586              	.LVL27:
 587              	.L36:
 588              		.loc 1 302 1 view .LVU169
 589 000c 0446     		mov	r4, r0
 284:Core/Src/stm32h7xx_hal_msp.c **** 
 590              		.loc 1 284 5 is_stmt 1 view .LVU170
 591 000e 0C4A     		ldr	r2, .L37+4
 592 0010 D2F8E830 		ldr	r3, [r2, #232]
 593 0014 23F40013 		bic	r3, r3, #2097152
 594 0018 C2F8E830 		str	r3, [r2, #232]
 290:Core/Src/stm32h7xx_hal_msp.c **** 
 595              		.loc 1 290 5 view .LVU171
 596 001c 094D     		ldr	r5, .L37+8
 597 001e 4021     		movs	r1, #64
 598 0020 2846     		mov	r0, r5
 599              	.LVL28:
 290:Core/Src/stm32h7xx_hal_msp.c **** 
 600              		.loc 1 290 5 is_stmt 0 view .LVU172
 601 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 602              	.LVL29:
 292:Core/Src/stm32h7xx_hal_msp.c **** 
 603              		.loc 1 292 5 is_stmt 1 view .LVU173
 604 0026 8021     		movs	r1, #128
 605 0028 2846     		mov	r0, r5
 606 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/cchSezVE.s 			page 19


 607              	.LVL30:
 295:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 608              		.loc 1 295 5 view .LVU174
 609 002e E06B     		ldr	r0, [r4, #60]
 610 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 611              	.LVL31:
 296:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 612              		.loc 1 296 5 view .LVU175
 613 0034 A06B     		ldr	r0, [r4, #56]
 614 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 615              	.LVL32:
 616              		.loc 1 302 1 is_stmt 0 view .LVU176
 617 003a E6E7     		b	.L33
 618              	.L38:
 619              		.align	2
 620              	.L37:
 621 003c 00540040 		.word	1073763328
 622 0040 00440258 		.word	1476543488
 623 0044 00040258 		.word	1476527104
 624              		.cfi_endproc
 625              	.LFE354:
 627              		.section	.text.HAL_OSPI_MspInit,"ax",%progbits
 628              		.align	1
 629              		.global	HAL_OSPI_MspInit
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv5-d16
 635              	HAL_OSPI_MspInit:
 636              	.LVL33:
 637              	.LFB355:
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 304:Core/Src/stm32h7xx_hal_msp.c **** /**
 305:Core/Src/stm32h7xx_hal_msp.c **** * @brief OSPI MSP Initialization
 306:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 307:Core/Src/stm32h7xx_hal_msp.c **** * @param hospi: OSPI handle pointer
 308:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 309:Core/Src/stm32h7xx_hal_msp.c **** */
 310:Core/Src/stm32h7xx_hal_msp.c **** void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
 311:Core/Src/stm32h7xx_hal_msp.c **** {
 638              		.loc 1 311 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 224
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		.loc 1 311 1 is_stmt 0 view .LVU178
 643 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 644              	.LCFI12:
 645              		.cfi_def_cfa_offset 24
 646              		.cfi_offset 4, -24
 647              		.cfi_offset 5, -20
 648              		.cfi_offset 6, -16
 649              		.cfi_offset 7, -12
 650              		.cfi_offset 8, -8
 651              		.cfi_offset 14, -4
 652 0004 B8B0     		sub	sp, sp, #224
 653              	.LCFI13:
 654              		.cfi_def_cfa_offset 248
ARM GAS  /tmp/cchSezVE.s 			page 20


 655 0006 0446     		mov	r4, r0
 312:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 656              		.loc 1 312 3 is_stmt 1 view .LVU179
 657              		.loc 1 312 20 is_stmt 0 view .LVU180
 658 0008 0021     		movs	r1, #0
 659 000a 3391     		str	r1, [sp, #204]
 660 000c 3491     		str	r1, [sp, #208]
 661 000e 3591     		str	r1, [sp, #212]
 662 0010 3691     		str	r1, [sp, #216]
 663 0012 3791     		str	r1, [sp, #220]
 313:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 664              		.loc 1 313 3 is_stmt 1 view .LVU181
 665              		.loc 1 313 28 is_stmt 0 view .LVU182
 666 0014 B822     		movs	r2, #184
 667 0016 04A8     		add	r0, sp, #16
 668              	.LVL34:
 669              		.loc 1 313 28 view .LVU183
 670 0018 FFF7FEFF 		bl	memset
 671              	.LVL35:
 314:Core/Src/stm32h7xx_hal_msp.c ****   if(hospi->Instance==OCTOSPI1)
 672              		.loc 1 314 3 is_stmt 1 view .LVU184
 673              		.loc 1 314 11 is_stmt 0 view .LVU185
 674 001c 2268     		ldr	r2, [r4]
 675              		.loc 1 314 5 view .LVU186
 676 001e 3C4B     		ldr	r3, .L45
 677 0020 9A42     		cmp	r2, r3
 678 0022 02D0     		beq	.L43
 679              	.LVL36:
 680              	.L39:
 315:Core/Src/stm32h7xx_hal_msp.c ****   {
 316:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 0 */
 317:Core/Src/stm32h7xx_hal_msp.c **** 
 318:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 0 */
 319:Core/Src/stm32h7xx_hal_msp.c **** 
 320:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 321:Core/Src/stm32h7xx_hal_msp.c ****   */
 322:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 323:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 324:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 325:Core/Src/stm32h7xx_hal_msp.c ****     {
 326:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 327:Core/Src/stm32h7xx_hal_msp.c ****     }
 328:Core/Src/stm32h7xx_hal_msp.c **** 
 329:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 331:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 332:Core/Src/stm32h7xx_hal_msp.c **** 
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 334:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 335:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 336:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> OCTOSPIM_P1_IO0
 337:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> OCTOSPIM_P1_IO3
 338:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> OCTOSPIM_P1_IO2
 339:Core/Src/stm32h7xx_hal_msp.c ****     PB0     ------> OCTOSPIM_P1_IO1
 340:Core/Src/stm32h7xx_hal_msp.c ****     PB2     ------> OCTOSPIM_P1_CLK
 341:Core/Src/stm32h7xx_hal_msp.c ****     */
 342:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
ARM GAS  /tmp/cchSezVE.s 			page 21


 343:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 346:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 347:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348:Core/Src/stm32h7xx_hal_msp.c **** 
 349:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 350:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 353:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 354:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 355:Core/Src/stm32h7xx_hal_msp.c **** 
 356:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 357:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 361:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 362:Core/Src/stm32h7xx_hal_msp.c **** 
 363:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 364:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 367:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 368:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 369:Core/Src/stm32h7xx_hal_msp.c **** 
 370:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 1 */
 371:Core/Src/stm32h7xx_hal_msp.c **** 
 372:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspInit 1 */
 373:Core/Src/stm32h7xx_hal_msp.c **** 
 374:Core/Src/stm32h7xx_hal_msp.c ****   }
 375:Core/Src/stm32h7xx_hal_msp.c **** 
 376:Core/Src/stm32h7xx_hal_msp.c **** }
 681              		.loc 1 376 1 view .LVU187
 682 0024 38B0     		add	sp, sp, #224
 683              	.LCFI14:
 684              		.cfi_remember_state
 685              		.cfi_def_cfa_offset 24
 686              		@ sp needed
 687 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 688              	.LVL37:
 689              	.L43:
 690              	.LCFI15:
 691              		.cfi_restore_state
 322:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 692              		.loc 1 322 5 is_stmt 1 view .LVU188
 322:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 693              		.loc 1 322 46 is_stmt 0 view .LVU189
 694 002a 4FF00072 		mov	r2, #33554432
 695 002e 0023     		movs	r3, #0
 696 0030 CDE90423 		strd	r2, [sp, #16]
 323:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 697              		.loc 1 323 5 is_stmt 1 view .LVU190
 324:Core/Src/stm32h7xx_hal_msp.c ****     {
 698              		.loc 1 324 5 view .LVU191
 324:Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  /tmp/cchSezVE.s 			page 22


 699              		.loc 1 324 9 is_stmt 0 view .LVU192
 700 0034 04A8     		add	r0, sp, #16
 701 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 702              	.LVL38:
 324:Core/Src/stm32h7xx_hal_msp.c ****     {
 703              		.loc 1 324 8 view .LVU193
 704 003a 0028     		cmp	r0, #0
 705 003c 65D1     		bne	.L44
 706              	.L41:
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 707              		.loc 1 330 5 is_stmt 1 view .LVU194
 708              	.LBB9:
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 709              		.loc 1 330 5 view .LVU195
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 710              		.loc 1 330 5 view .LVU196
 711 003e 354B     		ldr	r3, .L45+4
 712 0040 D3F8D420 		ldr	r2, [r3, #212]
 713 0044 42F40012 		orr	r2, r2, #2097152
 714 0048 C3F8D420 		str	r2, [r3, #212]
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 715              		.loc 1 330 5 view .LVU197
 716 004c D3F8D420 		ldr	r2, [r3, #212]
 717 0050 02F40012 		and	r2, r2, #2097152
 718 0054 0092     		str	r2, [sp]
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 719              		.loc 1 330 5 view .LVU198
 720 0056 009A     		ldr	r2, [sp]
 721              	.LBE9:
 330:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
 722              		.loc 1 330 5 view .LVU199
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 723              		.loc 1 331 5 view .LVU200
 724              	.LBB10:
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 725              		.loc 1 331 5 view .LVU201
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 726              		.loc 1 331 5 view .LVU202
 727 0058 D3F8D420 		ldr	r2, [r3, #212]
 728 005c 42F48042 		orr	r2, r2, #16384
 729 0060 C3F8D420 		str	r2, [r3, #212]
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 730              		.loc 1 331 5 view .LVU203
 731 0064 D3F8D420 		ldr	r2, [r3, #212]
 732 0068 02F48042 		and	r2, r2, #16384
 733 006c 0192     		str	r2, [sp, #4]
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 734              		.loc 1 331 5 view .LVU204
 735 006e 019A     		ldr	r2, [sp, #4]
 736              	.LBE10:
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 737              		.loc 1 331 5 view .LVU205
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 738              		.loc 1 333 5 view .LVU206
 739              	.LBB11:
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 740              		.loc 1 333 5 view .LVU207
ARM GAS  /tmp/cchSezVE.s 			page 23


 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 741              		.loc 1 333 5 view .LVU208
 742 0070 D3F8E020 		ldr	r2, [r3, #224]
 743 0074 42F00102 		orr	r2, r2, #1
 744 0078 C3F8E020 		str	r2, [r3, #224]
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 745              		.loc 1 333 5 view .LVU209
 746 007c D3F8E020 		ldr	r2, [r3, #224]
 747 0080 02F00102 		and	r2, r2, #1
 748 0084 0292     		str	r2, [sp, #8]
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 749              		.loc 1 333 5 view .LVU210
 750 0086 029A     		ldr	r2, [sp, #8]
 751              	.LBE11:
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 752              		.loc 1 333 5 view .LVU211
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 753              		.loc 1 334 5 view .LVU212
 754              	.LBB12:
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 755              		.loc 1 334 5 view .LVU213
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 756              		.loc 1 334 5 view .LVU214
 757 0088 D3F8E020 		ldr	r2, [r3, #224]
 758 008c 42F00202 		orr	r2, r2, #2
 759 0090 C3F8E020 		str	r2, [r3, #224]
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 760              		.loc 1 334 5 view .LVU215
 761 0094 D3F8E030 		ldr	r3, [r3, #224]
 762 0098 03F00203 		and	r3, r3, #2
 763 009c 0393     		str	r3, [sp, #12]
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 764              		.loc 1 334 5 view .LVU216
 765 009e 039B     		ldr	r3, [sp, #12]
 766              	.LBE12:
 334:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 767              		.loc 1 334 5 view .LVU217
 342:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 768              		.loc 1 342 5 view .LVU218
 342:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 769              		.loc 1 342 25 is_stmt 0 view .LVU219
 770 00a0 4423     		movs	r3, #68
 771 00a2 3393     		str	r3, [sp, #204]
 343:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 772              		.loc 1 343 5 is_stmt 1 view .LVU220
 343:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 773              		.loc 1 343 26 is_stmt 0 view .LVU221
 774 00a4 0226     		movs	r6, #2
 775 00a6 3496     		str	r6, [sp, #208]
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 776              		.loc 1 344 5 is_stmt 1 view .LVU222
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 777              		.loc 1 344 26 is_stmt 0 view .LVU223
 778 00a8 0025     		movs	r5, #0
 779 00aa 3595     		str	r5, [sp, #212]
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 780              		.loc 1 345 5 is_stmt 1 view .LVU224
ARM GAS  /tmp/cchSezVE.s 			page 24


 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 781              		.loc 1 345 27 is_stmt 0 view .LVU225
 782 00ac 0324     		movs	r4, #3
 783              	.LVL39:
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 784              		.loc 1 345 27 view .LVU226
 785 00ae 3694     		str	r4, [sp, #216]
 346:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 786              		.loc 1 346 5 is_stmt 1 view .LVU227
 346:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 787              		.loc 1 346 31 is_stmt 0 view .LVU228
 788 00b0 0623     		movs	r3, #6
 789 00b2 3793     		str	r3, [sp, #220]
 347:Core/Src/stm32h7xx_hal_msp.c **** 
 790              		.loc 1 347 5 is_stmt 1 view .LVU229
 791 00b4 184F     		ldr	r7, .L45+8
 792 00b6 33A9     		add	r1, sp, #204
 793 00b8 3846     		mov	r0, r7
 794 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 795              	.LVL40:
 349:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 796              		.loc 1 349 5 view .LVU230
 349:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 797              		.loc 1 349 25 is_stmt 0 view .LVU231
 798 00be 8023     		movs	r3, #128
 799 00c0 3393     		str	r3, [sp, #204]
 350:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800              		.loc 1 350 5 is_stmt 1 view .LVU232
 350:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 801              		.loc 1 350 26 is_stmt 0 view .LVU233
 802 00c2 3496     		str	r6, [sp, #208]
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 803              		.loc 1 351 5 is_stmt 1 view .LVU234
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804              		.loc 1 351 26 is_stmt 0 view .LVU235
 805 00c4 3595     		str	r5, [sp, #212]
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 806              		.loc 1 352 5 is_stmt 1 view .LVU236
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 807              		.loc 1 352 27 is_stmt 0 view .LVU237
 808 00c6 3694     		str	r4, [sp, #216]
 353:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 809              		.loc 1 353 5 is_stmt 1 view .LVU238
 353:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810              		.loc 1 353 31 is_stmt 0 view .LVU239
 811 00c8 0A23     		movs	r3, #10
 812 00ca 3793     		str	r3, [sp, #220]
 354:Core/Src/stm32h7xx_hal_msp.c **** 
 813              		.loc 1 354 5 is_stmt 1 view .LVU240
 814 00cc 33A9     		add	r1, sp, #204
 815 00ce 3846     		mov	r0, r7
 816 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 817              	.LVL41:
 356:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818              		.loc 1 356 5 view .LVU241
 356:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 819              		.loc 1 356 25 is_stmt 0 view .LVU242
ARM GAS  /tmp/cchSezVE.s 			page 25


 820 00d4 0123     		movs	r3, #1
 821 00d6 3393     		str	r3, [sp, #204]
 357:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 822              		.loc 1 357 5 is_stmt 1 view .LVU243
 357:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 823              		.loc 1 357 26 is_stmt 0 view .LVU244
 824 00d8 3496     		str	r6, [sp, #208]
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 825              		.loc 1 358 5 is_stmt 1 view .LVU245
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 826              		.loc 1 358 26 is_stmt 0 view .LVU246
 827 00da 3595     		str	r5, [sp, #212]
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 828              		.loc 1 359 5 is_stmt 1 view .LVU247
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 829              		.loc 1 359 27 is_stmt 0 view .LVU248
 830 00dc 3694     		str	r4, [sp, #216]
 360:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 831              		.loc 1 360 5 is_stmt 1 view .LVU249
 360:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 832              		.loc 1 360 31 is_stmt 0 view .LVU250
 833 00de 4FF00408 		mov	r8, #4
 834 00e2 CDF8DC80 		str	r8, [sp, #220]
 361:Core/Src/stm32h7xx_hal_msp.c **** 
 835              		.loc 1 361 5 is_stmt 1 view .LVU251
 836 00e6 07F58067 		add	r7, r7, #1024
 837 00ea 33A9     		add	r1, sp, #204
 838 00ec 3846     		mov	r0, r7
 839 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 840              	.LVL42:
 363:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 841              		.loc 1 363 5 view .LVU252
 363:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 842              		.loc 1 363 25 is_stmt 0 view .LVU253
 843 00f2 CDF8CC80 		str	r8, [sp, #204]
 364:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 844              		.loc 1 364 5 is_stmt 1 view .LVU254
 364:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 845              		.loc 1 364 26 is_stmt 0 view .LVU255
 846 00f6 3496     		str	r6, [sp, #208]
 365:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 847              		.loc 1 365 5 is_stmt 1 view .LVU256
 365:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 848              		.loc 1 365 26 is_stmt 0 view .LVU257
 849 00f8 3595     		str	r5, [sp, #212]
 366:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 850              		.loc 1 366 5 is_stmt 1 view .LVU258
 366:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 851              		.loc 1 366 27 is_stmt 0 view .LVU259
 852 00fa 3694     		str	r4, [sp, #216]
 367:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 853              		.loc 1 367 5 is_stmt 1 view .LVU260
 367:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 854              		.loc 1 367 31 is_stmt 0 view .LVU261
 855 00fc 0923     		movs	r3, #9
 856 00fe 3793     		str	r3, [sp, #220]
 368:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 26


 857              		.loc 1 368 5 is_stmt 1 view .LVU262
 858 0100 33A9     		add	r1, sp, #204
 859 0102 3846     		mov	r0, r7
 860 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 861              	.LVL43:
 862              		.loc 1 376 1 is_stmt 0 view .LVU263
 863 0108 8CE7     		b	.L39
 864              	.LVL44:
 865              	.L44:
 326:Core/Src/stm32h7xx_hal_msp.c ****     }
 866              		.loc 1 326 7 is_stmt 1 view .LVU264
 867 010a FFF7FEFF 		bl	Error_Handler
 868              	.LVL45:
 869 010e 96E7     		b	.L41
 870              	.L46:
 871              		.align	2
 872              	.L45:
 873 0110 00500052 		.word	1375752192
 874 0114 00440258 		.word	1476543488
 875 0118 00000258 		.word	1476526080
 876              		.cfi_endproc
 877              	.LFE355:
 879              		.section	.text.HAL_OSPI_MspDeInit,"ax",%progbits
 880              		.align	1
 881              		.global	HAL_OSPI_MspDeInit
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 885              		.fpu fpv5-d16
 887              	HAL_OSPI_MspDeInit:
 888              	.LVL46:
 889              	.LFB356:
 377:Core/Src/stm32h7xx_hal_msp.c **** 
 378:Core/Src/stm32h7xx_hal_msp.c **** /**
 379:Core/Src/stm32h7xx_hal_msp.c **** * @brief OSPI MSP De-Initialization
 380:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 381:Core/Src/stm32h7xx_hal_msp.c **** * @param hospi: OSPI handle pointer
 382:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 383:Core/Src/stm32h7xx_hal_msp.c **** */
 384:Core/Src/stm32h7xx_hal_msp.c **** void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
 385:Core/Src/stm32h7xx_hal_msp.c **** {
 890              		.loc 1 385 1 view -0
 891              		.cfi_startproc
 892              		@ args = 0, pretend = 0, frame = 0
 893              		@ frame_needed = 0, uses_anonymous_args = 0
 894              		.loc 1 385 1 is_stmt 0 view .LVU266
 895 0000 08B5     		push	{r3, lr}
 896              	.LCFI16:
 897              		.cfi_def_cfa_offset 8
 898              		.cfi_offset 3, -8
 899              		.cfi_offset 14, -4
 386:Core/Src/stm32h7xx_hal_msp.c ****   if(hospi->Instance==OCTOSPI1)
 900              		.loc 1 386 3 is_stmt 1 view .LVU267
 901              		.loc 1 386 11 is_stmt 0 view .LVU268
 902 0002 0268     		ldr	r2, [r0]
 903              		.loc 1 386 5 view .LVU269
 904 0004 0C4B     		ldr	r3, .L51
ARM GAS  /tmp/cchSezVE.s 			page 27


 905 0006 9A42     		cmp	r2, r3
 906 0008 00D0     		beq	.L50
 907              	.LVL47:
 908              	.L47:
 387:Core/Src/stm32h7xx_hal_msp.c ****   {
 388:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */
 389:Core/Src/stm32h7xx_hal_msp.c **** 
 390:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 0 */
 391:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 392:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OCTOSPIM_CLK_DISABLE();
 393:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_DISABLE();
 394:Core/Src/stm32h7xx_hal_msp.c **** 
 395:Core/Src/stm32h7xx_hal_msp.c ****     /**OCTOSPI1 GPIO Configuration
 396:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> OCTOSPIM_P1_IO0
 397:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> OCTOSPIM_P1_IO3
 398:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> OCTOSPIM_P1_IO2
 399:Core/Src/stm32h7xx_hal_msp.c ****     PB0     ------> OCTOSPIM_P1_IO1
 400:Core/Src/stm32h7xx_hal_msp.c ****     PB2     ------> OCTOSPIM_P1_CLK
 401:Core/Src/stm32h7xx_hal_msp.c ****     */
 402:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7);
 403:Core/Src/stm32h7xx_hal_msp.c **** 
 404:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_2);
 405:Core/Src/stm32h7xx_hal_msp.c **** 
 406:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 408:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END OCTOSPI1_MspDeInit 1 */
 409:Core/Src/stm32h7xx_hal_msp.c ****   }
 410:Core/Src/stm32h7xx_hal_msp.c **** 
 411:Core/Src/stm32h7xx_hal_msp.c **** }
 909              		.loc 1 411 1 view .LVU270
 910 000a 08BD     		pop	{r3, pc}
 911              	.LVL48:
 912              	.L50:
 392:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_OSPI1_CLK_DISABLE();
 913              		.loc 1 392 5 is_stmt 1 view .LVU271
 914 000c 0B4B     		ldr	r3, .L51+4
 915 000e D3F8D420 		ldr	r2, [r3, #212]
 916 0012 22F40012 		bic	r2, r2, #2097152
 917 0016 C3F8D420 		str	r2, [r3, #212]
 393:Core/Src/stm32h7xx_hal_msp.c **** 
 918              		.loc 1 393 5 view .LVU272
 919 001a D3F8D420 		ldr	r2, [r3, #212]
 920 001e 22F48042 		bic	r2, r2, #16384
 921 0022 C3F8D420 		str	r2, [r3, #212]
 402:Core/Src/stm32h7xx_hal_msp.c **** 
 922              		.loc 1 402 5 view .LVU273
 923 0026 C421     		movs	r1, #196
 924 0028 0548     		ldr	r0, .L51+8
 925              	.LVL49:
 402:Core/Src/stm32h7xx_hal_msp.c **** 
 926              		.loc 1 402 5 is_stmt 0 view .LVU274
 927 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 928              	.LVL50:
 404:Core/Src/stm32h7xx_hal_msp.c **** 
 929              		.loc 1 404 5 is_stmt 1 view .LVU275
 930 002e 0521     		movs	r1, #5
 931 0030 0448     		ldr	r0, .L51+12
ARM GAS  /tmp/cchSezVE.s 			page 28


 932 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 933              	.LVL51:
 934              		.loc 1 411 1 is_stmt 0 view .LVU276
 935 0036 E8E7     		b	.L47
 936              	.L52:
 937              		.align	2
 938              	.L51:
 939 0038 00500052 		.word	1375752192
 940 003c 00440258 		.word	1476543488
 941 0040 00000258 		.word	1476526080
 942 0044 00040258 		.word	1476527104
 943              		.cfi_endproc
 944              	.LFE356:
 946              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 947              		.align	1
 948              		.global	HAL_SPI_MspInit
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 952              		.fpu fpv5-d16
 954              	HAL_SPI_MspInit:
 955              	.LVL52:
 956              	.LFB357:
 412:Core/Src/stm32h7xx_hal_msp.c **** 
 413:Core/Src/stm32h7xx_hal_msp.c **** /**
 414:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
 415:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 416:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 417:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 418:Core/Src/stm32h7xx_hal_msp.c **** */
 419:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 420:Core/Src/stm32h7xx_hal_msp.c **** {
 957              		.loc 1 420 1 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 232
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		.loc 1 420 1 is_stmt 0 view .LVU278
 962 0000 30B5     		push	{r4, r5, lr}
 963              	.LCFI17:
 964              		.cfi_def_cfa_offset 12
 965              		.cfi_offset 4, -12
 966              		.cfi_offset 5, -8
 967              		.cfi_offset 14, -4
 968 0002 BBB0     		sub	sp, sp, #236
 969              	.LCFI18:
 970              		.cfi_def_cfa_offset 248
 971 0004 0446     		mov	r4, r0
 421:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 972              		.loc 1 421 3 is_stmt 1 view .LVU279
 973              		.loc 1 421 20 is_stmt 0 view .LVU280
 974 0006 0021     		movs	r1, #0
 975 0008 3591     		str	r1, [sp, #212]
 976 000a 3691     		str	r1, [sp, #216]
 977 000c 3791     		str	r1, [sp, #220]
 978 000e 3891     		str	r1, [sp, #224]
 979 0010 3991     		str	r1, [sp, #228]
 422:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  /tmp/cchSezVE.s 			page 29


 980              		.loc 1 422 3 is_stmt 1 view .LVU281
 981              		.loc 1 422 28 is_stmt 0 view .LVU282
 982 0012 B822     		movs	r2, #184
 983 0014 06A8     		add	r0, sp, #24
 984              	.LVL53:
 985              		.loc 1 422 28 view .LVU283
 986 0016 FFF7FEFF 		bl	memset
 987              	.LVL54:
 423:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 988              		.loc 1 423 3 is_stmt 1 view .LVU284
 989              		.loc 1 423 10 is_stmt 0 view .LVU285
 990 001a 2368     		ldr	r3, [r4]
 991              		.loc 1 423 5 view .LVU286
 992 001c 924A     		ldr	r2, .L75
 993 001e 9342     		cmp	r3, r2
 994 0020 08D0     		beq	.L65
 424:Core/Src/stm32h7xx_hal_msp.c ****   {
 425:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 426:Core/Src/stm32h7xx_hal_msp.c **** 
 427:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 428:Core/Src/stm32h7xx_hal_msp.c **** 
 429:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 430:Core/Src/stm32h7xx_hal_msp.c ****   */
 431:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 432:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 433:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 434:Core/Src/stm32h7xx_hal_msp.c ****     {
 435:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 436:Core/Src/stm32h7xx_hal_msp.c ****     }
 437:Core/Src/stm32h7xx_hal_msp.c **** 
 438:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 439:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 440:Core/Src/stm32h7xx_hal_msp.c **** 
 441:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 442:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 443:Core/Src/stm32h7xx_hal_msp.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 444:Core/Src/stm32h7xx_hal_msp.c ****     PB4(NJTRST)     ------> SPI1_MISO
 445:Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 446:Core/Src/stm32h7xx_hal_msp.c ****     */
 447:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 448:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 450:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 451:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 452:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 453:Core/Src/stm32h7xx_hal_msp.c **** 
 454:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 DMA Init */
 455:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1_RX Init */
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA1_Stream2;
 457:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 458:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 459:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 460:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 461:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 462:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 463:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 464:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
ARM GAS  /tmp/cchSezVE.s 			page 30


 465:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 466:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 467:Core/Src/stm32h7xx_hal_msp.c ****     {
 468:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 469:Core/Src/stm32h7xx_hal_msp.c ****     }
 470:Core/Src/stm32h7xx_hal_msp.c **** 
 471:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 472:Core/Src/stm32h7xx_hal_msp.c **** 
 473:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1_TX Init */
 474:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Stream3;
 475:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 476:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 477:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 478:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 479:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 480:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 481:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 482:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 483:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 484:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 485:Core/Src/stm32h7xx_hal_msp.c ****     {
 486:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 487:Core/Src/stm32h7xx_hal_msp.c ****     }
 488:Core/Src/stm32h7xx_hal_msp.c **** 
 489:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 490:Core/Src/stm32h7xx_hal_msp.c **** 
 491:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt Init */
 492:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 493:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 494:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 495:Core/Src/stm32h7xx_hal_msp.c **** 
 496:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 497:Core/Src/stm32h7xx_hal_msp.c ****   }
 498:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 995              		.loc 1 498 8 is_stmt 1 view .LVU287
 996              		.loc 1 498 10 is_stmt 0 view .LVU288
 997 0022 924A     		ldr	r2, .L75+4
 998 0024 9342     		cmp	r3, r2
 999 0026 77D0     		beq	.L66
 499:Core/Src/stm32h7xx_hal_msp.c ****   {
 500:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 501:Core/Src/stm32h7xx_hal_msp.c **** 
 502:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 503:Core/Src/stm32h7xx_hal_msp.c **** 
 504:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 505:Core/Src/stm32h7xx_hal_msp.c ****   */
 506:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 507:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 508:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 509:Core/Src/stm32h7xx_hal_msp.c ****     {
 510:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 511:Core/Src/stm32h7xx_hal_msp.c ****     }
 512:Core/Src/stm32h7xx_hal_msp.c **** 
 513:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 514:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 515:Core/Src/stm32h7xx_hal_msp.c **** 
 516:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/cchSezVE.s 			page 31


 517:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 518:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 519:Core/Src/stm32h7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 520:Core/Src/stm32h7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 521:Core/Src/stm32h7xx_hal_msp.c ****     */
 522:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 523:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 525:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 526:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 527:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 528:Core/Src/stm32h7xx_hal_msp.c **** 
 529:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 530:Core/Src/stm32h7xx_hal_msp.c **** 
 531:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 532:Core/Src/stm32h7xx_hal_msp.c ****   }
 533:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1000              		.loc 1 533 8 is_stmt 1 view .LVU289
 1001              		.loc 1 533 10 is_stmt 0 view .LVU290
 1002 0028 914A     		ldr	r2, .L75+8
 1003 002a 9342     		cmp	r3, r2
 1004 002c 00F0A880 		beq	.L67
 1005              	.L53:
 534:Core/Src/stm32h7xx_hal_msp.c ****   {
 535:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 536:Core/Src/stm32h7xx_hal_msp.c **** 
 537:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 538:Core/Src/stm32h7xx_hal_msp.c **** 
 539:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 540:Core/Src/stm32h7xx_hal_msp.c ****   */
 541:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 542:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 543:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 544:Core/Src/stm32h7xx_hal_msp.c ****     {
 545:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 546:Core/Src/stm32h7xx_hal_msp.c ****     }
 547:Core/Src/stm32h7xx_hal_msp.c **** 
 548:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 549:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 550:Core/Src/stm32h7xx_hal_msp.c **** 
 551:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 552:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 553:Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 554:Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 555:Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 556:Core/Src/stm32h7xx_hal_msp.c ****     */
 557:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 558:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 559:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 560:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 561:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 562:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 563:Core/Src/stm32h7xx_hal_msp.c **** 
 564:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3 DMA Init */
 565:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3_RX Init */
 566:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Instance = DMA1_Stream6;
 567:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
ARM GAS  /tmp/cchSezVE.s 			page 32


 568:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 569:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 570:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 571:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 572:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 573:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 574:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 575:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 576:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 577:Core/Src/stm32h7xx_hal_msp.c ****     {
 578:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 579:Core/Src/stm32h7xx_hal_msp.c ****     }
 580:Core/Src/stm32h7xx_hal_msp.c **** 
 581:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 582:Core/Src/stm32h7xx_hal_msp.c **** 
 583:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3_TX Init */
 584:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Instance = DMA1_Stream7;
 585:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 586:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 587:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 588:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 589:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 590:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 591:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 592:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 593:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 594:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 595:Core/Src/stm32h7xx_hal_msp.c ****     {
 596:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 597:Core/Src/stm32h7xx_hal_msp.c ****     }
 598:Core/Src/stm32h7xx_hal_msp.c **** 
 599:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 600:Core/Src/stm32h7xx_hal_msp.c **** 
 601:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3 interrupt Init */
 602:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI3_IRQn, 1, 0);
 603:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI3_IRQn);
 604:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 605:Core/Src/stm32h7xx_hal_msp.c **** 
 606:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 607:Core/Src/stm32h7xx_hal_msp.c ****   }
 608:Core/Src/stm32h7xx_hal_msp.c **** 
 609:Core/Src/stm32h7xx_hal_msp.c **** }
 1006              		.loc 1 609 1 view .LVU291
 1007 0030 3BB0     		add	sp, sp, #236
 1008              	.LCFI19:
 1009              		.cfi_remember_state
 1010              		.cfi_def_cfa_offset 12
 1011              		@ sp needed
 1012 0032 30BD     		pop	{r4, r5, pc}
 1013              	.LVL55:
 1014              	.L65:
 1015              	.LCFI20:
 1016              		.cfi_restore_state
 431:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1017              		.loc 1 431 5 is_stmt 1 view .LVU292
 431:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1018              		.loc 1 431 46 is_stmt 0 view .LVU293
ARM GAS  /tmp/cchSezVE.s 			page 33


 1019 0034 4FF48052 		mov	r2, #4096
 1020 0038 0023     		movs	r3, #0
 1021 003a CDE90623 		strd	r2, [sp, #24]
 432:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1022              		.loc 1 432 5 is_stmt 1 view .LVU294
 433:Core/Src/stm32h7xx_hal_msp.c ****     {
 1023              		.loc 1 433 5 view .LVU295
 433:Core/Src/stm32h7xx_hal_msp.c ****     {
 1024              		.loc 1 433 9 is_stmt 0 view .LVU296
 1025 003e 06A8     		add	r0, sp, #24
 1026 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1027              	.LVL56:
 433:Core/Src/stm32h7xx_hal_msp.c ****     {
 1028              		.loc 1 433 8 view .LVU297
 1029 0044 0028     		cmp	r0, #0
 1030 0046 5ED1     		bne	.L68
 1031              	.L55:
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1032              		.loc 1 439 5 is_stmt 1 view .LVU298
 1033              	.LBB13:
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1034              		.loc 1 439 5 view .LVU299
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1035              		.loc 1 439 5 view .LVU300
 1036 0048 8A4B     		ldr	r3, .L75+12
 1037 004a D3F8F020 		ldr	r2, [r3, #240]
 1038 004e 42F48052 		orr	r2, r2, #4096
 1039 0052 C3F8F020 		str	r2, [r3, #240]
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1040              		.loc 1 439 5 view .LVU301
 1041 0056 D3F8F020 		ldr	r2, [r3, #240]
 1042 005a 02F48052 		and	r2, r2, #4096
 1043 005e 0092     		str	r2, [sp]
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1044              		.loc 1 439 5 view .LVU302
 1045 0060 009A     		ldr	r2, [sp]
 1046              	.LBE13:
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 1047              		.loc 1 439 5 view .LVU303
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1048              		.loc 1 441 5 view .LVU304
 1049              	.LBB14:
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1050              		.loc 1 441 5 view .LVU305
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1051              		.loc 1 441 5 view .LVU306
 1052 0062 D3F8E020 		ldr	r2, [r3, #224]
 1053 0066 42F00202 		orr	r2, r2, #2
 1054 006a C3F8E020 		str	r2, [r3, #224]
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1055              		.loc 1 441 5 view .LVU307
 1056 006e D3F8E030 		ldr	r3, [r3, #224]
 1057 0072 03F00203 		and	r3, r3, #2
 1058 0076 0193     		str	r3, [sp, #4]
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1059              		.loc 1 441 5 view .LVU308
 1060 0078 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/cchSezVE.s 			page 34


 1061              	.LBE14:
 441:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1062              		.loc 1 441 5 view .LVU309
 447:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1063              		.loc 1 447 5 view .LVU310
 447:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1064              		.loc 1 447 25 is_stmt 0 view .LVU311
 1065 007a 3823     		movs	r3, #56
 1066 007c 3593     		str	r3, [sp, #212]
 448:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1067              		.loc 1 448 5 is_stmt 1 view .LVU312
 448:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1068              		.loc 1 448 26 is_stmt 0 view .LVU313
 1069 007e 0223     		movs	r3, #2
 1070 0080 3693     		str	r3, [sp, #216]
 449:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1071              		.loc 1 449 5 is_stmt 1 view .LVU314
 449:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1072              		.loc 1 449 26 is_stmt 0 view .LVU315
 1073 0082 0025     		movs	r5, #0
 1074 0084 3795     		str	r5, [sp, #220]
 450:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1075              		.loc 1 450 5 is_stmt 1 view .LVU316
 450:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1076              		.loc 1 450 27 is_stmt 0 view .LVU317
 1077 0086 3895     		str	r5, [sp, #224]
 451:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1078              		.loc 1 451 5 is_stmt 1 view .LVU318
 451:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1079              		.loc 1 451 31 is_stmt 0 view .LVU319
 1080 0088 0523     		movs	r3, #5
 1081 008a 3993     		str	r3, [sp, #228]
 452:Core/Src/stm32h7xx_hal_msp.c **** 
 1082              		.loc 1 452 5 is_stmt 1 view .LVU320
 1083 008c 35A9     		add	r1, sp, #212
 1084 008e 7A48     		ldr	r0, .L75+16
 1085 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 1086              	.LVL57:
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 1087              		.loc 1 456 5 view .LVU321
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 1088              		.loc 1 456 27 is_stmt 0 view .LVU322
 1089 0094 7948     		ldr	r0, .L75+20
 1090 0096 7A4B     		ldr	r3, .L75+24
 1091 0098 0360     		str	r3, [r0]
 457:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1092              		.loc 1 457 5 is_stmt 1 view .LVU323
 457:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1093              		.loc 1 457 31 is_stmt 0 view .LVU324
 1094 009a 2523     		movs	r3, #37
 1095 009c 4360     		str	r3, [r0, #4]
 458:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1096              		.loc 1 458 5 is_stmt 1 view .LVU325
 458:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1097              		.loc 1 458 33 is_stmt 0 view .LVU326
 1098 009e 8560     		str	r5, [r0, #8]
 459:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cchSezVE.s 			page 35


 1099              		.loc 1 459 5 is_stmt 1 view .LVU327
 459:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1100              		.loc 1 459 33 is_stmt 0 view .LVU328
 1101 00a0 C560     		str	r5, [r0, #12]
 460:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1102              		.loc 1 460 5 is_stmt 1 view .LVU329
 460:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1103              		.loc 1 460 30 is_stmt 0 view .LVU330
 1104 00a2 4FF48063 		mov	r3, #1024
 1105 00a6 0361     		str	r3, [r0, #16]
 461:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1106              		.loc 1 461 5 is_stmt 1 view .LVU331
 461:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1107              		.loc 1 461 43 is_stmt 0 view .LVU332
 1108 00a8 4561     		str	r5, [r0, #20]
 462:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 1109              		.loc 1 462 5 is_stmt 1 view .LVU333
 462:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 1110              		.loc 1 462 40 is_stmt 0 view .LVU334
 1111 00aa 8561     		str	r5, [r0, #24]
 463:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 1112              		.loc 1 463 5 is_stmt 1 view .LVU335
 463:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 1113              		.loc 1 463 28 is_stmt 0 view .LVU336
 1114 00ac C561     		str	r5, [r0, #28]
 464:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1115              		.loc 1 464 5 is_stmt 1 view .LVU337
 464:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1116              		.loc 1 464 32 is_stmt 0 view .LVU338
 1117 00ae 4FF40033 		mov	r3, #131072
 1118 00b2 0362     		str	r3, [r0, #32]
 465:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 1119              		.loc 1 465 5 is_stmt 1 view .LVU339
 465:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 1120              		.loc 1 465 32 is_stmt 0 view .LVU340
 1121 00b4 4562     		str	r5, [r0, #36]
 466:Core/Src/stm32h7xx_hal_msp.c ****     {
 1122              		.loc 1 466 5 is_stmt 1 view .LVU341
 466:Core/Src/stm32h7xx_hal_msp.c ****     {
 1123              		.loc 1 466 9 is_stmt 0 view .LVU342
 1124 00b6 FFF7FEFF 		bl	HAL_DMA_Init
 1125              	.LVL58:
 466:Core/Src/stm32h7xx_hal_msp.c ****     {
 1126              		.loc 1 466 8 view .LVU343
 1127 00ba 38BB     		cbnz	r0, .L69
 1128              	.L56:
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 1129              		.loc 1 471 5 is_stmt 1 view .LVU344
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 1130              		.loc 1 471 5 view .LVU345
 1131 00bc 6F4B     		ldr	r3, .L75+20
 1132 00be E367     		str	r3, [r4, #124]
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 1133              		.loc 1 471 5 view .LVU346
 1134 00c0 9C63     		str	r4, [r3, #56]
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 1135              		.loc 1 471 5 view .LVU347
ARM GAS  /tmp/cchSezVE.s 			page 36


 474:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 1136              		.loc 1 474 5 view .LVU348
 474:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 1137              		.loc 1 474 27 is_stmt 0 view .LVU349
 1138 00c2 7048     		ldr	r0, .L75+28
 1139 00c4 704B     		ldr	r3, .L75+32
 1140 00c6 0360     		str	r3, [r0]
 475:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1141              		.loc 1 475 5 is_stmt 1 view .LVU350
 475:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1142              		.loc 1 475 31 is_stmt 0 view .LVU351
 1143 00c8 2623     		movs	r3, #38
 1144 00ca 4360     		str	r3, [r0, #4]
 476:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1145              		.loc 1 476 5 is_stmt 1 view .LVU352
 476:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1146              		.loc 1 476 33 is_stmt 0 view .LVU353
 1147 00cc 4023     		movs	r3, #64
 1148 00ce 8360     		str	r3, [r0, #8]
 477:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1149              		.loc 1 477 5 is_stmt 1 view .LVU354
 477:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1150              		.loc 1 477 33 is_stmt 0 view .LVU355
 1151 00d0 0023     		movs	r3, #0
 1152 00d2 C360     		str	r3, [r0, #12]
 478:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1153              		.loc 1 478 5 is_stmt 1 view .LVU356
 478:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1154              		.loc 1 478 30 is_stmt 0 view .LVU357
 1155 00d4 4FF48062 		mov	r2, #1024
 1156 00d8 0261     		str	r2, [r0, #16]
 479:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1157              		.loc 1 479 5 is_stmt 1 view .LVU358
 479:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1158              		.loc 1 479 43 is_stmt 0 view .LVU359
 1159 00da 4361     		str	r3, [r0, #20]
 480:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 1160              		.loc 1 480 5 is_stmt 1 view .LVU360
 480:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 1161              		.loc 1 480 40 is_stmt 0 view .LVU361
 1162 00dc 8361     		str	r3, [r0, #24]
 481:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 1163              		.loc 1 481 5 is_stmt 1 view .LVU362
 481:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 1164              		.loc 1 481 28 is_stmt 0 view .LVU363
 1165 00de C361     		str	r3, [r0, #28]
 482:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1166              		.loc 1 482 5 is_stmt 1 view .LVU364
 482:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1167              		.loc 1 482 32 is_stmt 0 view .LVU365
 1168 00e0 4FF40032 		mov	r2, #131072
 1169 00e4 0262     		str	r2, [r0, #32]
 483:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 1170              		.loc 1 483 5 is_stmt 1 view .LVU366
 483:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 1171              		.loc 1 483 32 is_stmt 0 view .LVU367
 1172 00e6 4362     		str	r3, [r0, #36]
ARM GAS  /tmp/cchSezVE.s 			page 37


 484:Core/Src/stm32h7xx_hal_msp.c ****     {
 1173              		.loc 1 484 5 is_stmt 1 view .LVU368
 484:Core/Src/stm32h7xx_hal_msp.c ****     {
 1174              		.loc 1 484 9 is_stmt 0 view .LVU369
 1175 00e8 FFF7FEFF 		bl	HAL_DMA_Init
 1176              	.LVL59:
 484:Core/Src/stm32h7xx_hal_msp.c ****     {
 1177              		.loc 1 484 8 view .LVU370
 1178 00ec 88B9     		cbnz	r0, .L70
 1179              	.L57:
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 1180              		.loc 1 489 5 is_stmt 1 view .LVU371
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 1181              		.loc 1 489 5 view .LVU372
 1182 00ee 654B     		ldr	r3, .L75+28
 1183 00f0 A367     		str	r3, [r4, #120]
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 1184              		.loc 1 489 5 view .LVU373
 1185 00f2 9C63     		str	r4, [r3, #56]
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 1186              		.loc 1 489 5 view .LVU374
 492:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 1187              		.loc 1 492 5 view .LVU375
 1188 00f4 0022     		movs	r2, #0
 1189 00f6 0121     		movs	r1, #1
 1190 00f8 2320     		movs	r0, #35
 1191 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1192              	.LVL60:
 493:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 1193              		.loc 1 493 5 view .LVU376
 1194 00fe 2320     		movs	r0, #35
 1195 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1196              	.LVL61:
 1197 0104 94E7     		b	.L53
 1198              	.L68:
 435:Core/Src/stm32h7xx_hal_msp.c ****     }
 1199              		.loc 1 435 7 view .LVU377
 1200 0106 FFF7FEFF 		bl	Error_Handler
 1201              	.LVL62:
 1202 010a 9DE7     		b	.L55
 1203              	.L69:
 468:Core/Src/stm32h7xx_hal_msp.c ****     }
 1204              		.loc 1 468 7 view .LVU378
 1205 010c FFF7FEFF 		bl	Error_Handler
 1206              	.LVL63:
 1207 0110 D4E7     		b	.L56
 1208              	.L70:
 486:Core/Src/stm32h7xx_hal_msp.c ****     }
 1209              		.loc 1 486 7 view .LVU379
 1210 0112 FFF7FEFF 		bl	Error_Handler
 1211              	.LVL64:
 1212 0116 EAE7     		b	.L57
 1213              	.L66:
 506:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1214              		.loc 1 506 5 view .LVU380
 506:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1215              		.loc 1 506 46 is_stmt 0 view .LVU381
ARM GAS  /tmp/cchSezVE.s 			page 38


 1216 0118 4FF48052 		mov	r2, #4096
 1217 011c 0023     		movs	r3, #0
 1218 011e CDE90623 		strd	r2, [sp, #24]
 507:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1219              		.loc 1 507 5 is_stmt 1 view .LVU382
 508:Core/Src/stm32h7xx_hal_msp.c ****     {
 1220              		.loc 1 508 5 view .LVU383
 508:Core/Src/stm32h7xx_hal_msp.c ****     {
 1221              		.loc 1 508 9 is_stmt 0 view .LVU384
 1222 0122 06A8     		add	r0, sp, #24
 1223 0124 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1224              	.LVL65:
 508:Core/Src/stm32h7xx_hal_msp.c ****     {
 1225              		.loc 1 508 8 view .LVU385
 1226 0128 38BB     		cbnz	r0, .L71
 1227              	.L60:
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1228              		.loc 1 514 5 is_stmt 1 view .LVU386
 1229              	.LBB15:
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1230              		.loc 1 514 5 view .LVU387
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1231              		.loc 1 514 5 view .LVU388
 1232 012a 524B     		ldr	r3, .L75+12
 1233 012c D3F8E820 		ldr	r2, [r3, #232]
 1234 0130 42F48042 		orr	r2, r2, #16384
 1235 0134 C3F8E820 		str	r2, [r3, #232]
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1236              		.loc 1 514 5 view .LVU389
 1237 0138 D3F8E820 		ldr	r2, [r3, #232]
 1238 013c 02F48042 		and	r2, r2, #16384
 1239 0140 0292     		str	r2, [sp, #8]
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1240              		.loc 1 514 5 view .LVU390
 1241 0142 029A     		ldr	r2, [sp, #8]
 1242              	.LBE15:
 514:Core/Src/stm32h7xx_hal_msp.c **** 
 1243              		.loc 1 514 5 view .LVU391
 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1244              		.loc 1 516 5 view .LVU392
 1245              	.LBB16:
 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1246              		.loc 1 516 5 view .LVU393
 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1247              		.loc 1 516 5 view .LVU394
 1248 0144 D3F8E020 		ldr	r2, [r3, #224]
 1249 0148 42F00202 		orr	r2, r2, #2
 1250 014c C3F8E020 		str	r2, [r3, #224]
 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1251              		.loc 1 516 5 view .LVU395
 1252 0150 D3F8E030 		ldr	r3, [r3, #224]
 1253 0154 03F00203 		and	r3, r3, #2
 1254 0158 0393     		str	r3, [sp, #12]
 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1255              		.loc 1 516 5 view .LVU396
 1256 015a 039B     		ldr	r3, [sp, #12]
 1257              	.LBE16:
ARM GAS  /tmp/cchSezVE.s 			page 39


 516:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1258              		.loc 1 516 5 view .LVU397
 522:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1259              		.loc 1 522 5 view .LVU398
 522:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1260              		.loc 1 522 25 is_stmt 0 view .LVU399
 1261 015c 4FF46043 		mov	r3, #57344
 1262 0160 3593     		str	r3, [sp, #212]
 523:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1263              		.loc 1 523 5 is_stmt 1 view .LVU400
 523:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1264              		.loc 1 523 26 is_stmt 0 view .LVU401
 1265 0162 0223     		movs	r3, #2
 1266 0164 3693     		str	r3, [sp, #216]
 524:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1267              		.loc 1 524 5 is_stmt 1 view .LVU402
 524:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1268              		.loc 1 524 26 is_stmt 0 view .LVU403
 1269 0166 0023     		movs	r3, #0
 1270 0168 3793     		str	r3, [sp, #220]
 525:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1271              		.loc 1 525 5 is_stmt 1 view .LVU404
 525:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1272              		.loc 1 525 27 is_stmt 0 view .LVU405
 1273 016a 3893     		str	r3, [sp, #224]
 526:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1274              		.loc 1 526 5 is_stmt 1 view .LVU406
 526:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1275              		.loc 1 526 31 is_stmt 0 view .LVU407
 1276 016c 0523     		movs	r3, #5
 1277 016e 3993     		str	r3, [sp, #228]
 527:Core/Src/stm32h7xx_hal_msp.c **** 
 1278              		.loc 1 527 5 is_stmt 1 view .LVU408
 1279 0170 35A9     		add	r1, sp, #212
 1280 0172 4148     		ldr	r0, .L75+16
 1281 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 1282              	.LVL66:
 1283 0178 5AE7     		b	.L53
 1284              	.L71:
 510:Core/Src/stm32h7xx_hal_msp.c ****     }
 1285              		.loc 1 510 7 view .LVU409
 1286 017a FFF7FEFF 		bl	Error_Handler
 1287              	.LVL67:
 1288 017e D4E7     		b	.L60
 1289              	.L67:
 541:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1290              		.loc 1 541 5 view .LVU410
 541:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 1291              		.loc 1 541 46 is_stmt 0 view .LVU411
 1292 0180 4FF48052 		mov	r2, #4096
 1293 0184 0023     		movs	r3, #0
 1294 0186 CDE90623 		strd	r2, [sp, #24]
 542:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1295              		.loc 1 542 5 is_stmt 1 view .LVU412
 543:Core/Src/stm32h7xx_hal_msp.c ****     {
 1296              		.loc 1 543 5 view .LVU413
 543:Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  /tmp/cchSezVE.s 			page 40


 1297              		.loc 1 543 9 is_stmt 0 view .LVU414
 1298 018a 06A8     		add	r0, sp, #24
 1299 018c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1300              	.LVL68:
 543:Core/Src/stm32h7xx_hal_msp.c ****     {
 1301              		.loc 1 543 8 view .LVU415
 1302 0190 0028     		cmp	r0, #0
 1303 0192 5FD1     		bne	.L72
 1304              	.L61:
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1305              		.loc 1 549 5 is_stmt 1 view .LVU416
 1306              	.LBB17:
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1307              		.loc 1 549 5 view .LVU417
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1308              		.loc 1 549 5 view .LVU418
 1309 0194 374B     		ldr	r3, .L75+12
 1310 0196 D3F8E820 		ldr	r2, [r3, #232]
 1311 019a 42F40042 		orr	r2, r2, #32768
 1312 019e C3F8E820 		str	r2, [r3, #232]
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1313              		.loc 1 549 5 view .LVU419
 1314 01a2 D3F8E820 		ldr	r2, [r3, #232]
 1315 01a6 02F40042 		and	r2, r2, #32768
 1316 01aa 0492     		str	r2, [sp, #16]
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1317              		.loc 1 549 5 view .LVU420
 1318 01ac 049A     		ldr	r2, [sp, #16]
 1319              	.LBE17:
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 1320              		.loc 1 549 5 view .LVU421
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1321              		.loc 1 551 5 view .LVU422
 1322              	.LBB18:
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1323              		.loc 1 551 5 view .LVU423
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1324              		.loc 1 551 5 view .LVU424
 1325 01ae D3F8E020 		ldr	r2, [r3, #224]
 1326 01b2 42F00402 		orr	r2, r2, #4
 1327 01b6 C3F8E020 		str	r2, [r3, #224]
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1328              		.loc 1 551 5 view .LVU425
 1329 01ba D3F8E030 		ldr	r3, [r3, #224]
 1330 01be 03F00403 		and	r3, r3, #4
 1331 01c2 0593     		str	r3, [sp, #20]
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1332              		.loc 1 551 5 view .LVU426
 1333 01c4 059B     		ldr	r3, [sp, #20]
 1334              	.LBE18:
 551:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1335              		.loc 1 551 5 view .LVU427
 557:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1336              		.loc 1 557 5 view .LVU428
 557:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1337              		.loc 1 557 25 is_stmt 0 view .LVU429
 1338 01c6 4FF4E053 		mov	r3, #7168
ARM GAS  /tmp/cchSezVE.s 			page 41


 1339 01ca 3593     		str	r3, [sp, #212]
 558:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1340              		.loc 1 558 5 is_stmt 1 view .LVU430
 558:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1341              		.loc 1 558 26 is_stmt 0 view .LVU431
 1342 01cc 0223     		movs	r3, #2
 1343 01ce 3693     		str	r3, [sp, #216]
 559:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1344              		.loc 1 559 5 is_stmt 1 view .LVU432
 559:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1345              		.loc 1 559 26 is_stmt 0 view .LVU433
 1346 01d0 0025     		movs	r5, #0
 1347 01d2 3795     		str	r5, [sp, #220]
 560:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1348              		.loc 1 560 5 is_stmt 1 view .LVU434
 560:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1349              		.loc 1 560 27 is_stmt 0 view .LVU435
 1350 01d4 3895     		str	r5, [sp, #224]
 561:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1351              		.loc 1 561 5 is_stmt 1 view .LVU436
 561:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1352              		.loc 1 561 31 is_stmt 0 view .LVU437
 1353 01d6 0623     		movs	r3, #6
 1354 01d8 3993     		str	r3, [sp, #228]
 562:Core/Src/stm32h7xx_hal_msp.c **** 
 1355              		.loc 1 562 5 is_stmt 1 view .LVU438
 1356 01da 35A9     		add	r1, sp, #212
 1357 01dc 2B48     		ldr	r0, .L75+36
 1358 01de FFF7FEFF 		bl	HAL_GPIO_Init
 1359              	.LVL69:
 566:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 1360              		.loc 1 566 5 view .LVU439
 566:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 1361              		.loc 1 566 27 is_stmt 0 view .LVU440
 1362 01e2 2B48     		ldr	r0, .L75+40
 1363 01e4 2B4B     		ldr	r3, .L75+44
 1364 01e6 0360     		str	r3, [r0]
 567:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1365              		.loc 1 567 5 is_stmt 1 view .LVU441
 567:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1366              		.loc 1 567 31 is_stmt 0 view .LVU442
 1367 01e8 3D23     		movs	r3, #61
 1368 01ea 4360     		str	r3, [r0, #4]
 568:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1369              		.loc 1 568 5 is_stmt 1 view .LVU443
 568:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1370              		.loc 1 568 33 is_stmt 0 view .LVU444
 1371 01ec 8560     		str	r5, [r0, #8]
 569:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1372              		.loc 1 569 5 is_stmt 1 view .LVU445
 569:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1373              		.loc 1 569 33 is_stmt 0 view .LVU446
 1374 01ee C560     		str	r5, [r0, #12]
 570:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1375              		.loc 1 570 5 is_stmt 1 view .LVU447
 570:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1376              		.loc 1 570 30 is_stmt 0 view .LVU448
ARM GAS  /tmp/cchSezVE.s 			page 42


 1377 01f0 4FF48063 		mov	r3, #1024
 1378 01f4 0361     		str	r3, [r0, #16]
 571:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1379              		.loc 1 571 5 is_stmt 1 view .LVU449
 571:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1380              		.loc 1 571 43 is_stmt 0 view .LVU450
 1381 01f6 4561     		str	r5, [r0, #20]
 572:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 1382              		.loc 1 572 5 is_stmt 1 view .LVU451
 572:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 1383              		.loc 1 572 40 is_stmt 0 view .LVU452
 1384 01f8 8561     		str	r5, [r0, #24]
 573:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 1385              		.loc 1 573 5 is_stmt 1 view .LVU453
 573:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 1386              		.loc 1 573 28 is_stmt 0 view .LVU454
 1387 01fa C561     		str	r5, [r0, #28]
 574:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1388              		.loc 1 574 5 is_stmt 1 view .LVU455
 574:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1389              		.loc 1 574 32 is_stmt 0 view .LVU456
 1390 01fc 4FF40033 		mov	r3, #131072
 1391 0200 0362     		str	r3, [r0, #32]
 575:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 1392              		.loc 1 575 5 is_stmt 1 view .LVU457
 575:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 1393              		.loc 1 575 32 is_stmt 0 view .LVU458
 1394 0202 4562     		str	r5, [r0, #36]
 576:Core/Src/stm32h7xx_hal_msp.c ****     {
 1395              		.loc 1 576 5 is_stmt 1 view .LVU459
 576:Core/Src/stm32h7xx_hal_msp.c ****     {
 1396              		.loc 1 576 9 is_stmt 0 view .LVU460
 1397 0204 FFF7FEFF 		bl	HAL_DMA_Init
 1398              	.LVL70:
 576:Core/Src/stm32h7xx_hal_msp.c ****     {
 1399              		.loc 1 576 8 view .LVU461
 1400 0208 38BB     		cbnz	r0, .L73
 1401              	.L62:
 581:Core/Src/stm32h7xx_hal_msp.c **** 
 1402              		.loc 1 581 5 is_stmt 1 view .LVU462
 581:Core/Src/stm32h7xx_hal_msp.c **** 
 1403              		.loc 1 581 5 view .LVU463
 1404 020a 214B     		ldr	r3, .L75+40
 1405 020c E367     		str	r3, [r4, #124]
 581:Core/Src/stm32h7xx_hal_msp.c **** 
 1406              		.loc 1 581 5 view .LVU464
 1407 020e 9C63     		str	r4, [r3, #56]
 581:Core/Src/stm32h7xx_hal_msp.c **** 
 1408              		.loc 1 581 5 view .LVU465
 584:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 1409              		.loc 1 584 5 view .LVU466
 584:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 1410              		.loc 1 584 27 is_stmt 0 view .LVU467
 1411 0210 2148     		ldr	r0, .L75+48
 1412 0212 224B     		ldr	r3, .L75+52
 1413 0214 0360     		str	r3, [r0]
 585:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /tmp/cchSezVE.s 			page 43


 1414              		.loc 1 585 5 is_stmt 1 view .LVU468
 585:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1415              		.loc 1 585 31 is_stmt 0 view .LVU469
 1416 0216 3E23     		movs	r3, #62
 1417 0218 4360     		str	r3, [r0, #4]
 586:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1418              		.loc 1 586 5 is_stmt 1 view .LVU470
 586:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1419              		.loc 1 586 33 is_stmt 0 view .LVU471
 1420 021a 4023     		movs	r3, #64
 1421 021c 8360     		str	r3, [r0, #8]
 587:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1422              		.loc 1 587 5 is_stmt 1 view .LVU472
 587:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1423              		.loc 1 587 33 is_stmt 0 view .LVU473
 1424 021e 0023     		movs	r3, #0
 1425 0220 C360     		str	r3, [r0, #12]
 588:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1426              		.loc 1 588 5 is_stmt 1 view .LVU474
 588:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1427              		.loc 1 588 30 is_stmt 0 view .LVU475
 1428 0222 4FF48062 		mov	r2, #1024
 1429 0226 0261     		str	r2, [r0, #16]
 589:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1430              		.loc 1 589 5 is_stmt 1 view .LVU476
 589:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1431              		.loc 1 589 43 is_stmt 0 view .LVU477
 1432 0228 4361     		str	r3, [r0, #20]
 590:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 1433              		.loc 1 590 5 is_stmt 1 view .LVU478
 590:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 1434              		.loc 1 590 40 is_stmt 0 view .LVU479
 1435 022a 8361     		str	r3, [r0, #24]
 591:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 1436              		.loc 1 591 5 is_stmt 1 view .LVU480
 591:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 1437              		.loc 1 591 28 is_stmt 0 view .LVU481
 1438 022c C361     		str	r3, [r0, #28]
 592:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1439              		.loc 1 592 5 is_stmt 1 view .LVU482
 592:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1440              		.loc 1 592 32 is_stmt 0 view .LVU483
 1441 022e 4FF40032 		mov	r2, #131072
 1442 0232 0262     		str	r2, [r0, #32]
 593:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 1443              		.loc 1 593 5 is_stmt 1 view .LVU484
 593:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 1444              		.loc 1 593 32 is_stmt 0 view .LVU485
 1445 0234 4362     		str	r3, [r0, #36]
 594:Core/Src/stm32h7xx_hal_msp.c ****     {
 1446              		.loc 1 594 5 is_stmt 1 view .LVU486
 594:Core/Src/stm32h7xx_hal_msp.c ****     {
 1447              		.loc 1 594 9 is_stmt 0 view .LVU487
 1448 0236 FFF7FEFF 		bl	HAL_DMA_Init
 1449              	.LVL71:
 594:Core/Src/stm32h7xx_hal_msp.c ****     {
 1450              		.loc 1 594 8 view .LVU488
ARM GAS  /tmp/cchSezVE.s 			page 44


 1451 023a 88B9     		cbnz	r0, .L74
 1452              	.L63:
 599:Core/Src/stm32h7xx_hal_msp.c **** 
 1453              		.loc 1 599 5 is_stmt 1 view .LVU489
 599:Core/Src/stm32h7xx_hal_msp.c **** 
 1454              		.loc 1 599 5 view .LVU490
 1455 023c 164B     		ldr	r3, .L75+48
 1456 023e A367     		str	r3, [r4, #120]
 599:Core/Src/stm32h7xx_hal_msp.c **** 
 1457              		.loc 1 599 5 view .LVU491
 1458 0240 9C63     		str	r4, [r3, #56]
 599:Core/Src/stm32h7xx_hal_msp.c **** 
 1459              		.loc 1 599 5 view .LVU492
 602:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI3_IRQn);
 1460              		.loc 1 602 5 view .LVU493
 1461 0242 0022     		movs	r2, #0
 1462 0244 0121     		movs	r1, #1
 1463 0246 3320     		movs	r0, #51
 1464 0248 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1465              	.LVL72:
 603:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 1466              		.loc 1 603 5 view .LVU494
 1467 024c 3320     		movs	r0, #51
 1468 024e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1469              	.LVL73:
 1470              		.loc 1 609 1 is_stmt 0 view .LVU495
 1471 0252 EDE6     		b	.L53
 1472              	.L72:
 545:Core/Src/stm32h7xx_hal_msp.c ****     }
 1473              		.loc 1 545 7 is_stmt 1 view .LVU496
 1474 0254 FFF7FEFF 		bl	Error_Handler
 1475              	.LVL74:
 1476 0258 9CE7     		b	.L61
 1477              	.L73:
 578:Core/Src/stm32h7xx_hal_msp.c ****     }
 1478              		.loc 1 578 7 view .LVU497
 1479 025a FFF7FEFF 		bl	Error_Handler
 1480              	.LVL75:
 1481 025e D4E7     		b	.L62
 1482              	.L74:
 596:Core/Src/stm32h7xx_hal_msp.c ****     }
 1483              		.loc 1 596 7 view .LVU498
 1484 0260 FFF7FEFF 		bl	Error_Handler
 1485              	.LVL76:
 1486 0264 EAE7     		b	.L63
 1487              	.L76:
 1488 0266 00BF     		.align	2
 1489              	.L75:
 1490 0268 00300140 		.word	1073819648
 1491 026c 00380040 		.word	1073756160
 1492 0270 003C0040 		.word	1073757184
 1493 0274 00440258 		.word	1476543488
 1494 0278 00040258 		.word	1476527104
 1495 027c 00000000 		.word	hdma_spi1_rx
 1496 0280 40000240 		.word	1073872960
 1497 0284 00000000 		.word	hdma_spi1_tx
 1498 0288 58000240 		.word	1073872984
ARM GAS  /tmp/cchSezVE.s 			page 45


 1499 028c 00080258 		.word	1476528128
 1500 0290 00000000 		.word	hdma_spi3_rx
 1501 0294 A0000240 		.word	1073873056
 1502 0298 00000000 		.word	hdma_spi3_tx
 1503 029c B8000240 		.word	1073873080
 1504              		.cfi_endproc
 1505              	.LFE357:
 1507              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1508              		.align	1
 1509              		.global	HAL_SPI_MspDeInit
 1510              		.syntax unified
 1511              		.thumb
 1512              		.thumb_func
 1513              		.fpu fpv5-d16
 1515              	HAL_SPI_MspDeInit:
 1516              	.LVL77:
 1517              	.LFB358:
 610:Core/Src/stm32h7xx_hal_msp.c **** 
 611:Core/Src/stm32h7xx_hal_msp.c **** /**
 612:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 613:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 614:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 615:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 616:Core/Src/stm32h7xx_hal_msp.c **** */
 617:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 618:Core/Src/stm32h7xx_hal_msp.c **** {
 1518              		.loc 1 618 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522              		.loc 1 618 1 is_stmt 0 view .LVU500
 1523 0000 10B5     		push	{r4, lr}
 1524              	.LCFI21:
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 4, -8
 1527              		.cfi_offset 14, -4
 1528 0002 0446     		mov	r4, r0
 619:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1529              		.loc 1 619 3 is_stmt 1 view .LVU501
 1530              		.loc 1 619 10 is_stmt 0 view .LVU502
 1531 0004 0368     		ldr	r3, [r0]
 1532              		.loc 1 619 5 view .LVU503
 1533 0006 214A     		ldr	r2, .L85
 1534 0008 9342     		cmp	r3, r2
 1535 000a 06D0     		beq	.L82
 620:Core/Src/stm32h7xx_hal_msp.c ****   {
 621:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 622:Core/Src/stm32h7xx_hal_msp.c **** 
 623:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 624:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 625:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 626:Core/Src/stm32h7xx_hal_msp.c **** 
 627:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 628:Core/Src/stm32h7xx_hal_msp.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 629:Core/Src/stm32h7xx_hal_msp.c ****     PB4(NJTRST)     ------> SPI1_MISO
 630:Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 631:Core/Src/stm32h7xx_hal_msp.c ****     */
ARM GAS  /tmp/cchSezVE.s 			page 46


 632:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 633:Core/Src/stm32h7xx_hal_msp.c **** 
 634:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 635:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 636:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 637:Core/Src/stm32h7xx_hal_msp.c **** 
 638:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 639:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 640:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 641:Core/Src/stm32h7xx_hal_msp.c **** 
 642:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 643:Core/Src/stm32h7xx_hal_msp.c ****   }
 644:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1536              		.loc 1 644 8 is_stmt 1 view .LVU504
 1537              		.loc 1 644 10 is_stmt 0 view .LVU505
 1538 000c 204A     		ldr	r2, .L85+4
 1539 000e 9342     		cmp	r3, r2
 1540 0010 18D0     		beq	.L83
 645:Core/Src/stm32h7xx_hal_msp.c ****   {
 646:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 647:Core/Src/stm32h7xx_hal_msp.c **** 
 648:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 649:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 650:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 651:Core/Src/stm32h7xx_hal_msp.c **** 
 652:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 653:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 654:Core/Src/stm32h7xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 655:Core/Src/stm32h7xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 656:Core/Src/stm32h7xx_hal_msp.c ****     */
 657:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 658:Core/Src/stm32h7xx_hal_msp.c **** 
 659:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 660:Core/Src/stm32h7xx_hal_msp.c **** 
 661:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 662:Core/Src/stm32h7xx_hal_msp.c ****   }
 663:Core/Src/stm32h7xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1541              		.loc 1 663 8 is_stmt 1 view .LVU506
 1542              		.loc 1 663 10 is_stmt 0 view .LVU507
 1543 0012 204A     		ldr	r2, .L85+8
 1544 0014 9342     		cmp	r3, r2
 1545 0016 22D0     		beq	.L84
 1546              	.LVL78:
 1547              	.L77:
 664:Core/Src/stm32h7xx_hal_msp.c ****   {
 665:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 666:Core/Src/stm32h7xx_hal_msp.c **** 
 667:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 668:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 669:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 670:Core/Src/stm32h7xx_hal_msp.c **** 
 671:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 672:Core/Src/stm32h7xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 673:Core/Src/stm32h7xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 674:Core/Src/stm32h7xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 675:Core/Src/stm32h7xx_hal_msp.c ****     */
 676:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
ARM GAS  /tmp/cchSezVE.s 			page 47


 677:Core/Src/stm32h7xx_hal_msp.c **** 
 678:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3 DMA DeInit */
 679:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 680:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 681:Core/Src/stm32h7xx_hal_msp.c **** 
 682:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI3 interrupt DeInit */
 683:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI3_IRQn);
 684:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 685:Core/Src/stm32h7xx_hal_msp.c **** 
 686:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 687:Core/Src/stm32h7xx_hal_msp.c ****   }
 688:Core/Src/stm32h7xx_hal_msp.c **** 
 689:Core/Src/stm32h7xx_hal_msp.c **** }
 1548              		.loc 1 689 1 view .LVU508
 1549 0018 10BD     		pop	{r4, pc}
 1550              	.LVL79:
 1551              	.L82:
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 1552              		.loc 1 625 5 is_stmt 1 view .LVU509
 1553 001a 1F4A     		ldr	r2, .L85+12
 1554 001c D2F8F030 		ldr	r3, [r2, #240]
 1555 0020 23F48053 		bic	r3, r3, #4096
 1556 0024 C2F8F030 		str	r3, [r2, #240]
 632:Core/Src/stm32h7xx_hal_msp.c **** 
 1557              		.loc 1 632 5 view .LVU510
 1558 0028 3821     		movs	r1, #56
 1559 002a 1C48     		ldr	r0, .L85+16
 1560              	.LVL80:
 632:Core/Src/stm32h7xx_hal_msp.c **** 
 1561              		.loc 1 632 5 is_stmt 0 view .LVU511
 1562 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1563              	.LVL81:
 635:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 1564              		.loc 1 635 5 is_stmt 1 view .LVU512
 1565 0030 E06F     		ldr	r0, [r4, #124]
 1566 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 1567              	.LVL82:
 636:Core/Src/stm32h7xx_hal_msp.c **** 
 1568              		.loc 1 636 5 view .LVU513
 1569 0036 A06F     		ldr	r0, [r4, #120]
 1570 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 1571              	.LVL83:
 639:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 1572              		.loc 1 639 5 view .LVU514
 1573 003c 2320     		movs	r0, #35
 1574 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1575              	.LVL84:
 1576 0042 E9E7     		b	.L77
 1577              	.LVL85:
 1578              	.L83:
 650:Core/Src/stm32h7xx_hal_msp.c **** 
 1579              		.loc 1 650 5 view .LVU515
 1580 0044 144A     		ldr	r2, .L85+12
 1581 0046 D2F8E830 		ldr	r3, [r2, #232]
 1582 004a 23F48043 		bic	r3, r3, #16384
 1583 004e C2F8E830 		str	r3, [r2, #232]
 657:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 48


 1584              		.loc 1 657 5 view .LVU516
 1585 0052 4FF46041 		mov	r1, #57344
 1586 0056 1148     		ldr	r0, .L85+16
 1587              	.LVL86:
 657:Core/Src/stm32h7xx_hal_msp.c **** 
 1588              		.loc 1 657 5 is_stmt 0 view .LVU517
 1589 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1590              	.LVL87:
 1591 005c DCE7     		b	.L77
 1592              	.LVL88:
 1593              	.L84:
 669:Core/Src/stm32h7xx_hal_msp.c **** 
 1594              		.loc 1 669 5 is_stmt 1 view .LVU518
 1595 005e 0E4A     		ldr	r2, .L85+12
 1596 0060 D2F8E830 		ldr	r3, [r2, #232]
 1597 0064 23F40043 		bic	r3, r3, #32768
 1598 0068 C2F8E830 		str	r3, [r2, #232]
 676:Core/Src/stm32h7xx_hal_msp.c **** 
 1599              		.loc 1 676 5 view .LVU519
 1600 006c 4FF4E051 		mov	r1, #7168
 1601 0070 0B48     		ldr	r0, .L85+20
 1602              	.LVL89:
 676:Core/Src/stm32h7xx_hal_msp.c **** 
 1603              		.loc 1 676 5 is_stmt 0 view .LVU520
 1604 0072 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1605              	.LVL90:
 679:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 1606              		.loc 1 679 5 is_stmt 1 view .LVU521
 1607 0076 E06F     		ldr	r0, [r4, #124]
 1608 0078 FFF7FEFF 		bl	HAL_DMA_DeInit
 1609              	.LVL91:
 680:Core/Src/stm32h7xx_hal_msp.c **** 
 1610              		.loc 1 680 5 view .LVU522
 1611 007c A06F     		ldr	r0, [r4, #120]
 1612 007e FFF7FEFF 		bl	HAL_DMA_DeInit
 1613              	.LVL92:
 683:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 1614              		.loc 1 683 5 view .LVU523
 1615 0082 3320     		movs	r0, #51
 1616 0084 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1617              	.LVL93:
 1618              		.loc 1 689 1 is_stmt 0 view .LVU524
 1619 0088 C6E7     		b	.L77
 1620              	.L86:
 1621 008a 00BF     		.align	2
 1622              	.L85:
 1623 008c 00300140 		.word	1073819648
 1624 0090 00380040 		.word	1073756160
 1625 0094 003C0040 		.word	1073757184
 1626 0098 00440258 		.word	1476543488
 1627 009c 00040258 		.word	1476527104
 1628 00a0 00080258 		.word	1476528128
 1629              		.cfi_endproc
 1630              	.LFE358:
 1632              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1633              		.align	1
 1634              		.global	HAL_TIM_Base_MspInit
ARM GAS  /tmp/cchSezVE.s 			page 49


 1635              		.syntax unified
 1636              		.thumb
 1637              		.thumb_func
 1638              		.fpu fpv5-d16
 1640              	HAL_TIM_Base_MspInit:
 1641              	.LVL94:
 1642              	.LFB359:
 690:Core/Src/stm32h7xx_hal_msp.c **** 
 691:Core/Src/stm32h7xx_hal_msp.c **** /**
 692:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 693:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 694:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 695:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 696:Core/Src/stm32h7xx_hal_msp.c **** */
 697:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 698:Core/Src/stm32h7xx_hal_msp.c **** {
 1643              		.loc 1 698 1 is_stmt 1 view -0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 16
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647              		.loc 1 698 1 is_stmt 0 view .LVU526
 1648 0000 00B5     		push	{lr}
 1649              	.LCFI22:
 1650              		.cfi_def_cfa_offset 4
 1651              		.cfi_offset 14, -4
 1652 0002 85B0     		sub	sp, sp, #20
 1653              	.LCFI23:
 1654              		.cfi_def_cfa_offset 24
 699:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1655              		.loc 1 699 3 is_stmt 1 view .LVU527
 1656              		.loc 1 699 15 is_stmt 0 view .LVU528
 1657 0004 0368     		ldr	r3, [r0]
 1658              		.loc 1 699 5 view .LVU529
 1659 0006 B3F1804F 		cmp	r3, #1073741824
 1660 000a 08D0     		beq	.L92
 700:Core/Src/stm32h7xx_hal_msp.c ****   {
 701:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 702:Core/Src/stm32h7xx_hal_msp.c **** 
 703:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 704:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 705:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 706:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 707:Core/Src/stm32h7xx_hal_msp.c **** 
 708:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 709:Core/Src/stm32h7xx_hal_msp.c ****   }
 710:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 1661              		.loc 1 710 8 is_stmt 1 view .LVU530
 1662              		.loc 1 710 10 is_stmt 0 view .LVU531
 1663 000c 214A     		ldr	r2, .L95
 1664 000e 9342     		cmp	r3, r2
 1665 0010 13D0     		beq	.L93
 711:Core/Src/stm32h7xx_hal_msp.c ****   {
 712:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 713:Core/Src/stm32h7xx_hal_msp.c **** 
 714:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 715:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 716:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
ARM GAS  /tmp/cchSezVE.s 			page 50


 717:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 718:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 719:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 720:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 721:Core/Src/stm32h7xx_hal_msp.c **** 
 722:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 723:Core/Src/stm32h7xx_hal_msp.c ****   }
 724:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1666              		.loc 1 724 8 is_stmt 1 view .LVU532
 1667              		.loc 1 724 10 is_stmt 0 view .LVU533
 1668 0012 214A     		ldr	r2, .L95+4
 1669 0014 9342     		cmp	r3, r2
 1670 0016 26D0     		beq	.L94
 1671              	.LVL95:
 1672              	.L87:
 725:Core/Src/stm32h7xx_hal_msp.c ****   {
 726:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 727:Core/Src/stm32h7xx_hal_msp.c **** 
 728:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 729:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 730:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 731:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 732:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 733:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 734:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 735:Core/Src/stm32h7xx_hal_msp.c **** 
 736:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 737:Core/Src/stm32h7xx_hal_msp.c ****   }
 738:Core/Src/stm32h7xx_hal_msp.c **** 
 739:Core/Src/stm32h7xx_hal_msp.c **** }
 1673              		.loc 1 739 1 view .LVU534
 1674 0018 05B0     		add	sp, sp, #20
 1675              	.LCFI24:
 1676              		.cfi_remember_state
 1677              		.cfi_def_cfa_offset 4
 1678              		@ sp needed
 1679 001a 5DF804FB 		ldr	pc, [sp], #4
 1680              	.LVL96:
 1681              	.L92:
 1682              	.LCFI25:
 1683              		.cfi_restore_state
 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1684              		.loc 1 705 5 is_stmt 1 view .LVU535
 1685              	.LBB19:
 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1686              		.loc 1 705 5 view .LVU536
 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1687              		.loc 1 705 5 view .LVU537
 1688 001e 1F4B     		ldr	r3, .L95+8
 1689 0020 D3F8E820 		ldr	r2, [r3, #232]
 1690 0024 42F00102 		orr	r2, r2, #1
 1691 0028 C3F8E820 		str	r2, [r3, #232]
 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1692              		.loc 1 705 5 view .LVU538
 1693 002c D3F8E830 		ldr	r3, [r3, #232]
 1694 0030 03F00103 		and	r3, r3, #1
 1695 0034 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cchSezVE.s 			page 51


 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1696              		.loc 1 705 5 view .LVU539
 1697 0036 019B     		ldr	r3, [sp, #4]
 1698              	.LBE19:
 705:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1699              		.loc 1 705 5 view .LVU540
 1700 0038 EEE7     		b	.L87
 1701              	.L93:
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1702              		.loc 1 716 5 view .LVU541
 1703              	.LBB20:
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1704              		.loc 1 716 5 view .LVU542
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1705              		.loc 1 716 5 view .LVU543
 1706 003a 184B     		ldr	r3, .L95+8
 1707 003c D3F8E820 		ldr	r2, [r3, #232]
 1708 0040 42F00202 		orr	r2, r2, #2
 1709 0044 C3F8E820 		str	r2, [r3, #232]
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1710              		.loc 1 716 5 view .LVU544
 1711 0048 D3F8E830 		ldr	r3, [r3, #232]
 1712 004c 03F00203 		and	r3, r3, #2
 1713 0050 0293     		str	r3, [sp, #8]
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1714              		.loc 1 716 5 view .LVU545
 1715 0052 029B     		ldr	r3, [sp, #8]
 1716              	.LBE20:
 716:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 1717              		.loc 1 716 5 view .LVU546
 718:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 1718              		.loc 1 718 5 view .LVU547
 1719 0054 0022     		movs	r2, #0
 1720 0056 1146     		mov	r1, r2
 1721 0058 1D20     		movs	r0, #29
 1722              	.LVL97:
 718:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 1723              		.loc 1 718 5 is_stmt 0 view .LVU548
 1724 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1725              	.LVL98:
 719:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1726              		.loc 1 719 5 is_stmt 1 view .LVU549
 1727 005e 1D20     		movs	r0, #29
 1728 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1729              	.LVL99:
 1730 0064 D8E7     		b	.L87
 1731              	.LVL100:
 1732              	.L94:
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1733              		.loc 1 730 5 view .LVU550
 1734              	.LBB21:
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1735              		.loc 1 730 5 view .LVU551
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1736              		.loc 1 730 5 view .LVU552
 1737 0066 0D4B     		ldr	r3, .L95+8
 1738 0068 D3F8E820 		ldr	r2, [r3, #232]
ARM GAS  /tmp/cchSezVE.s 			page 52


 1739 006c 42F00402 		orr	r2, r2, #4
 1740 0070 C3F8E820 		str	r2, [r3, #232]
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1741              		.loc 1 730 5 view .LVU553
 1742 0074 D3F8E830 		ldr	r3, [r3, #232]
 1743 0078 03F00403 		and	r3, r3, #4
 1744 007c 0393     		str	r3, [sp, #12]
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1745              		.loc 1 730 5 view .LVU554
 1746 007e 039B     		ldr	r3, [sp, #12]
 1747              	.LBE21:
 730:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt Init */
 1748              		.loc 1 730 5 view .LVU555
 732:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 1749              		.loc 1 732 5 view .LVU556
 1750 0080 0022     		movs	r2, #0
 1751 0082 1146     		mov	r1, r2
 1752 0084 1E20     		movs	r0, #30
 1753              	.LVL101:
 732:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 1754              		.loc 1 732 5 is_stmt 0 view .LVU557
 1755 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1756              	.LVL102:
 733:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1757              		.loc 1 733 5 is_stmt 1 view .LVU558
 1758 008a 1E20     		movs	r0, #30
 1759 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1760              	.LVL103:
 1761              		.loc 1 739 1 is_stmt 0 view .LVU559
 1762 0090 C2E7     		b	.L87
 1763              	.L96:
 1764 0092 00BF     		.align	2
 1765              	.L95:
 1766 0094 00040040 		.word	1073742848
 1767 0098 00080040 		.word	1073743872
 1768 009c 00440258 		.word	1476543488
 1769              		.cfi_endproc
 1770              	.LFE359:
 1772              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1773              		.align	1
 1774              		.global	HAL_TIM_Base_MspDeInit
 1775              		.syntax unified
 1776              		.thumb
 1777              		.thumb_func
 1778              		.fpu fpv5-d16
 1780              	HAL_TIM_Base_MspDeInit:
 1781              	.LVL104:
 1782              	.LFB360:
 740:Core/Src/stm32h7xx_hal_msp.c **** 
 741:Core/Src/stm32h7xx_hal_msp.c **** /**
 742:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 743:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 744:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 745:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 746:Core/Src/stm32h7xx_hal_msp.c **** */
 747:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 748:Core/Src/stm32h7xx_hal_msp.c **** {
ARM GAS  /tmp/cchSezVE.s 			page 53


 1783              		.loc 1 748 1 is_stmt 1 view -0
 1784              		.cfi_startproc
 1785              		@ args = 0, pretend = 0, frame = 0
 1786              		@ frame_needed = 0, uses_anonymous_args = 0
 1787              		.loc 1 748 1 is_stmt 0 view .LVU561
 1788 0000 08B5     		push	{r3, lr}
 1789              	.LCFI26:
 1790              		.cfi_def_cfa_offset 8
 1791              		.cfi_offset 3, -8
 1792              		.cfi_offset 14, -4
 749:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1793              		.loc 1 749 3 is_stmt 1 view .LVU562
 1794              		.loc 1 749 15 is_stmt 0 view .LVU563
 1795 0002 0368     		ldr	r3, [r0]
 1796              		.loc 1 749 5 view .LVU564
 1797 0004 B3F1804F 		cmp	r3, #1073741824
 1798 0008 06D0     		beq	.L102
 750:Core/Src/stm32h7xx_hal_msp.c ****   {
 751:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 752:Core/Src/stm32h7xx_hal_msp.c **** 
 753:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 754:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 755:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 756:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 757:Core/Src/stm32h7xx_hal_msp.c **** 
 758:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 759:Core/Src/stm32h7xx_hal_msp.c ****   }
 760:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 1799              		.loc 1 760 8 is_stmt 1 view .LVU565
 1800              		.loc 1 760 10 is_stmt 0 view .LVU566
 1801 000a 124A     		ldr	r2, .L105
 1802 000c 9342     		cmp	r3, r2
 1803 000e 0BD0     		beq	.L103
 761:Core/Src/stm32h7xx_hal_msp.c ****   {
 762:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 764:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 765:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 766:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 767:Core/Src/stm32h7xx_hal_msp.c **** 
 768:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 769:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 770:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 771:Core/Src/stm32h7xx_hal_msp.c **** 
 772:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 773:Core/Src/stm32h7xx_hal_msp.c ****   }
 774:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1804              		.loc 1 774 8 is_stmt 1 view .LVU567
 1805              		.loc 1 774 10 is_stmt 0 view .LVU568
 1806 0010 114A     		ldr	r2, .L105+4
 1807 0012 9342     		cmp	r3, r2
 1808 0014 13D0     		beq	.L104
 1809              	.LVL105:
 1810              	.L97:
 775:Core/Src/stm32h7xx_hal_msp.c ****   {
 776:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 777:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 54


 778:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 779:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 780:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 781:Core/Src/stm32h7xx_hal_msp.c **** 
 782:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 783:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 784:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 785:Core/Src/stm32h7xx_hal_msp.c **** 
 786:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 787:Core/Src/stm32h7xx_hal_msp.c ****   }
 788:Core/Src/stm32h7xx_hal_msp.c **** 
 789:Core/Src/stm32h7xx_hal_msp.c **** }
 1811              		.loc 1 789 1 view .LVU569
 1812 0016 08BD     		pop	{r3, pc}
 1813              	.LVL106:
 1814              	.L102:
 755:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1815              		.loc 1 755 5 is_stmt 1 view .LVU570
 1816 0018 104A     		ldr	r2, .L105+8
 1817 001a D2F8E830 		ldr	r3, [r2, #232]
 1818 001e 23F00103 		bic	r3, r3, #1
 1819 0022 C2F8E830 		str	r3, [r2, #232]
 1820 0026 F6E7     		b	.L97
 1821              	.L103:
 766:Core/Src/stm32h7xx_hal_msp.c **** 
 1822              		.loc 1 766 5 view .LVU571
 1823 0028 0C4A     		ldr	r2, .L105+8
 1824 002a D2F8E830 		ldr	r3, [r2, #232]
 1825 002e 23F00203 		bic	r3, r3, #2
 1826 0032 C2F8E830 		str	r3, [r2, #232]
 769:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1827              		.loc 1 769 5 view .LVU572
 1828 0036 1D20     		movs	r0, #29
 1829              	.LVL107:
 769:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1830              		.loc 1 769 5 is_stmt 0 view .LVU573
 1831 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1832              	.LVL108:
 1833 003c EBE7     		b	.L97
 1834              	.LVL109:
 1835              	.L104:
 780:Core/Src/stm32h7xx_hal_msp.c **** 
 1836              		.loc 1 780 5 is_stmt 1 view .LVU574
 1837 003e 074A     		ldr	r2, .L105+8
 1838 0040 D2F8E830 		ldr	r3, [r2, #232]
 1839 0044 23F00403 		bic	r3, r3, #4
 1840 0048 C2F8E830 		str	r3, [r2, #232]
 783:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1841              		.loc 1 783 5 view .LVU575
 1842 004c 1E20     		movs	r0, #30
 1843              	.LVL110:
 783:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1844              		.loc 1 783 5 is_stmt 0 view .LVU576
 1845 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1846              	.LVL111:
 1847              		.loc 1 789 1 view .LVU577
 1848 0052 E0E7     		b	.L97
ARM GAS  /tmp/cchSezVE.s 			page 55


 1849              	.L106:
 1850              		.align	2
 1851              	.L105:
 1852 0054 00040040 		.word	1073742848
 1853 0058 00080040 		.word	1073743872
 1854 005c 00440258 		.word	1476543488
 1855              		.cfi_endproc
 1856              	.LFE360:
 1858              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1859              		.align	1
 1860              		.global	HAL_UART_MspInit
 1861              		.syntax unified
 1862              		.thumb
 1863              		.thumb_func
 1864              		.fpu fpv5-d16
 1866              	HAL_UART_MspInit:
 1867              	.LVL112:
 1868              	.LFB361:
 790:Core/Src/stm32h7xx_hal_msp.c **** 
 791:Core/Src/stm32h7xx_hal_msp.c **** /**
 792:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 793:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 794:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 795:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 796:Core/Src/stm32h7xx_hal_msp.c **** */
 797:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 798:Core/Src/stm32h7xx_hal_msp.c **** {
 1869              		.loc 1 798 1 is_stmt 1 view -0
 1870              		.cfi_startproc
 1871              		@ args = 0, pretend = 0, frame = 232
 1872              		@ frame_needed = 0, uses_anonymous_args = 0
 1873              		.loc 1 798 1 is_stmt 0 view .LVU579
 1874 0000 30B5     		push	{r4, r5, lr}
 1875              	.LCFI27:
 1876              		.cfi_def_cfa_offset 12
 1877              		.cfi_offset 4, -12
 1878              		.cfi_offset 5, -8
 1879              		.cfi_offset 14, -4
 1880 0002 BBB0     		sub	sp, sp, #236
 1881              	.LCFI28:
 1882              		.cfi_def_cfa_offset 248
 1883 0004 0446     		mov	r4, r0
 799:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1884              		.loc 1 799 3 is_stmt 1 view .LVU580
 1885              		.loc 1 799 20 is_stmt 0 view .LVU581
 1886 0006 0021     		movs	r1, #0
 1887 0008 3591     		str	r1, [sp, #212]
 1888 000a 3691     		str	r1, [sp, #216]
 1889 000c 3791     		str	r1, [sp, #220]
 1890 000e 3891     		str	r1, [sp, #224]
 1891 0010 3991     		str	r1, [sp, #228]
 800:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1892              		.loc 1 800 3 is_stmt 1 view .LVU582
 1893              		.loc 1 800 28 is_stmt 0 view .LVU583
 1894 0012 B822     		movs	r2, #184
 1895 0014 06A8     		add	r0, sp, #24
 1896              	.LVL113:
ARM GAS  /tmp/cchSezVE.s 			page 56


 1897              		.loc 1 800 28 view .LVU584
 1898 0016 FFF7FEFF 		bl	memset
 1899              	.LVL114:
 801:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 1900              		.loc 1 801 3 is_stmt 1 view .LVU585
 1901              		.loc 1 801 11 is_stmt 0 view .LVU586
 1902 001a 2368     		ldr	r3, [r4]
 1903              		.loc 1 801 5 view .LVU587
 1904 001c 764A     		ldr	r2, .L125
 1905 001e 9342     		cmp	r3, r2
 1906 0020 08D0     		beq	.L117
 802:Core/Src/stm32h7xx_hal_msp.c ****   {
 803:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 804:Core/Src/stm32h7xx_hal_msp.c **** 
 805:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 806:Core/Src/stm32h7xx_hal_msp.c **** 
 807:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 808:Core/Src/stm32h7xx_hal_msp.c ****   */
 809:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 810:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 811:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 812:Core/Src/stm32h7xx_hal_msp.c ****     {
 813:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 814:Core/Src/stm32h7xx_hal_msp.c ****     }
 815:Core/Src/stm32h7xx_hal_msp.c **** 
 816:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 817:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 818:Core/Src/stm32h7xx_hal_msp.c **** 
 819:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 820:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 821:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> UART4_RX
 822:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> UART4_TX
 823:Core/Src/stm32h7xx_hal_msp.c ****     */
 824:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 825:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 826:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 827:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 828:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 829:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 830:Core/Src/stm32h7xx_hal_msp.c **** 
 831:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 832:Core/Src/stm32h7xx_hal_msp.c **** 
 833:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 834:Core/Src/stm32h7xx_hal_msp.c ****   }
 835:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1907              		.loc 1 835 8 is_stmt 1 view .LVU588
 1908              		.loc 1 835 10 is_stmt 0 view .LVU589
 1909 0022 764A     		ldr	r2, .L125+4
 1910 0024 9342     		cmp	r3, r2
 1911 0026 38D0     		beq	.L118
 836:Core/Src/stm32h7xx_hal_msp.c ****   {
 837:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 838:Core/Src/stm32h7xx_hal_msp.c **** 
 839:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 841:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 842:Core/Src/stm32h7xx_hal_msp.c ****   */
ARM GAS  /tmp/cchSezVE.s 			page 57


 843:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 844:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 845:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 846:Core/Src/stm32h7xx_hal_msp.c ****     {
 847:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 848:Core/Src/stm32h7xx_hal_msp.c ****     }
 849:Core/Src/stm32h7xx_hal_msp.c **** 
 850:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 851:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 852:Core/Src/stm32h7xx_hal_msp.c **** 
 853:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 854:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 855:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 856:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 857:Core/Src/stm32h7xx_hal_msp.c ****     */
 858:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 859:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 860:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 861:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 862:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 863:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 864:Core/Src/stm32h7xx_hal_msp.c **** 
 865:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1 DMA Init */
 866:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1_RX Init */
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Stream0;
 868:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 869:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 870:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 871:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 872:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 873:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 874:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 875:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 876:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 877:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 878:Core/Src/stm32h7xx_hal_msp.c ****     {
 879:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 880:Core/Src/stm32h7xx_hal_msp.c ****     }
 881:Core/Src/stm32h7xx_hal_msp.c **** 
 882:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 883:Core/Src/stm32h7xx_hal_msp.c **** 
 884:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1_TX Init */
 885:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Stream1;
 886:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 887:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 888:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 889:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 890:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 891:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 892:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 893:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 894:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 895:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 896:Core/Src/stm32h7xx_hal_msp.c ****     {
 897:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 898:Core/Src/stm32h7xx_hal_msp.c ****     }
 899:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 58


 900:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 901:Core/Src/stm32h7xx_hal_msp.c **** 
 902:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1 interrupt Init */
 903:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 904:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 905:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 906:Core/Src/stm32h7xx_hal_msp.c **** 
 907:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 908:Core/Src/stm32h7xx_hal_msp.c ****   }
 909:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1912              		.loc 1 909 8 is_stmt 1 view .LVU590
 1913              		.loc 1 909 10 is_stmt 0 view .LVU591
 1914 0028 754A     		ldr	r2, .L125+8
 1915 002a 9342     		cmp	r3, r2
 1916 002c 00F0A880 		beq	.L119
 1917              	.LVL115:
 1918              	.L107:
 910:Core/Src/stm32h7xx_hal_msp.c ****   {
 911:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 912:Core/Src/stm32h7xx_hal_msp.c **** 
 913:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 914:Core/Src/stm32h7xx_hal_msp.c **** 
 915:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 916:Core/Src/stm32h7xx_hal_msp.c ****   */
 917:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 918:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 919:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 920:Core/Src/stm32h7xx_hal_msp.c ****     {
 921:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 922:Core/Src/stm32h7xx_hal_msp.c ****     }
 923:Core/Src/stm32h7xx_hal_msp.c **** 
 924:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 925:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 926:Core/Src/stm32h7xx_hal_msp.c **** 
 927:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 928:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 929:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> USART3_TX
 930:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> USART3_RX
 931:Core/Src/stm32h7xx_hal_msp.c ****     */
 932:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 933:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 934:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 935:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 936:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 937:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 938:Core/Src/stm32h7xx_hal_msp.c **** 
 939:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt Init */
 940:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 941:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 942:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 943:Core/Src/stm32h7xx_hal_msp.c **** 
 944:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 945:Core/Src/stm32h7xx_hal_msp.c ****   }
 946:Core/Src/stm32h7xx_hal_msp.c **** 
 947:Core/Src/stm32h7xx_hal_msp.c **** }
 1919              		.loc 1 947 1 view .LVU592
 1920 0030 3BB0     		add	sp, sp, #236
ARM GAS  /tmp/cchSezVE.s 			page 59


 1921              	.LCFI29:
 1922              		.cfi_remember_state
 1923              		.cfi_def_cfa_offset 12
 1924              		@ sp needed
 1925 0032 30BD     		pop	{r4, r5, pc}
 1926              	.LVL116:
 1927              	.L117:
 1928              	.LCFI30:
 1929              		.cfi_restore_state
 809:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1930              		.loc 1 809 5 is_stmt 1 view .LVU593
 809:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1931              		.loc 1 809 46 is_stmt 0 view .LVU594
 1932 0034 0222     		movs	r2, #2
 1933 0036 0023     		movs	r3, #0
 1934 0038 CDE90623 		strd	r2, [sp, #24]
 810:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1935              		.loc 1 810 5 is_stmt 1 view .LVU595
 811:Core/Src/stm32h7xx_hal_msp.c ****     {
 1936              		.loc 1 811 5 view .LVU596
 811:Core/Src/stm32h7xx_hal_msp.c ****     {
 1937              		.loc 1 811 9 is_stmt 0 view .LVU597
 1938 003c 06A8     		add	r0, sp, #24
 1939 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1940              	.LVL117:
 811:Core/Src/stm32h7xx_hal_msp.c ****     {
 1941              		.loc 1 811 8 view .LVU598
 1942 0042 38BB     		cbnz	r0, .L120
 1943              	.L109:
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1944              		.loc 1 817 5 is_stmt 1 view .LVU599
 1945              	.LBB22:
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1946              		.loc 1 817 5 view .LVU600
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1947              		.loc 1 817 5 view .LVU601
 1948 0044 6F4B     		ldr	r3, .L125+12
 1949 0046 D3F8E820 		ldr	r2, [r3, #232]
 1950 004a 42F40022 		orr	r2, r2, #524288
 1951 004e C3F8E820 		str	r2, [r3, #232]
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1952              		.loc 1 817 5 view .LVU602
 1953 0052 D3F8E820 		ldr	r2, [r3, #232]
 1954 0056 02F40022 		and	r2, r2, #524288
 1955 005a 0092     		str	r2, [sp]
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1956              		.loc 1 817 5 view .LVU603
 1957 005c 009A     		ldr	r2, [sp]
 1958              	.LBE22:
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 1959              		.loc 1 817 5 view .LVU604
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1960              		.loc 1 819 5 view .LVU605
 1961              	.LBB23:
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1962              		.loc 1 819 5 view .LVU606
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
ARM GAS  /tmp/cchSezVE.s 			page 60


 1963              		.loc 1 819 5 view .LVU607
 1964 005e D3F8E020 		ldr	r2, [r3, #224]
 1965 0062 42F00102 		orr	r2, r2, #1
 1966 0066 C3F8E020 		str	r2, [r3, #224]
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1967              		.loc 1 819 5 view .LVU608
 1968 006a D3F8E030 		ldr	r3, [r3, #224]
 1969 006e 03F00103 		and	r3, r3, #1
 1970 0072 0193     		str	r3, [sp, #4]
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1971              		.loc 1 819 5 view .LVU609
 1972 0074 019B     		ldr	r3, [sp, #4]
 1973              	.LBE23:
 819:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1974              		.loc 1 819 5 view .LVU610
 824:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1975              		.loc 1 824 5 view .LVU611
 824:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1976              		.loc 1 824 25 is_stmt 0 view .LVU612
 1977 0076 4FF4C053 		mov	r3, #6144
 1978 007a 3593     		str	r3, [sp, #212]
 825:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1979              		.loc 1 825 5 is_stmt 1 view .LVU613
 825:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1980              		.loc 1 825 26 is_stmt 0 view .LVU614
 1981 007c 0223     		movs	r3, #2
 1982 007e 3693     		str	r3, [sp, #216]
 826:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1983              		.loc 1 826 5 is_stmt 1 view .LVU615
 826:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1984              		.loc 1 826 26 is_stmt 0 view .LVU616
 1985 0080 0023     		movs	r3, #0
 1986 0082 3793     		str	r3, [sp, #220]
 827:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 1987              		.loc 1 827 5 is_stmt 1 view .LVU617
 827:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 1988              		.loc 1 827 27 is_stmt 0 view .LVU618
 1989 0084 3893     		str	r3, [sp, #224]
 828:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1990              		.loc 1 828 5 is_stmt 1 view .LVU619
 828:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1991              		.loc 1 828 31 is_stmt 0 view .LVU620
 1992 0086 0623     		movs	r3, #6
 1993 0088 3993     		str	r3, [sp, #228]
 829:Core/Src/stm32h7xx_hal_msp.c **** 
 1994              		.loc 1 829 5 is_stmt 1 view .LVU621
 1995 008a 35A9     		add	r1, sp, #212
 1996 008c 5E48     		ldr	r0, .L125+16
 1997 008e FFF7FEFF 		bl	HAL_GPIO_Init
 1998              	.LVL118:
 1999 0092 CDE7     		b	.L107
 2000              	.L120:
 813:Core/Src/stm32h7xx_hal_msp.c ****     }
 2001              		.loc 1 813 7 view .LVU622
 2002 0094 FFF7FEFF 		bl	Error_Handler
 2003              	.LVL119:
 2004 0098 D4E7     		b	.L109
ARM GAS  /tmp/cchSezVE.s 			page 61


 2005              	.L118:
 843:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 2006              		.loc 1 843 5 view .LVU623
 843:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 2007              		.loc 1 843 46 is_stmt 0 view .LVU624
 2008 009a 0122     		movs	r2, #1
 2009 009c 0023     		movs	r3, #0
 2010 009e CDE90623 		strd	r2, [sp, #24]
 844:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2011              		.loc 1 844 5 is_stmt 1 view .LVU625
 845:Core/Src/stm32h7xx_hal_msp.c ****     {
 2012              		.loc 1 845 5 view .LVU626
 845:Core/Src/stm32h7xx_hal_msp.c ****     {
 2013              		.loc 1 845 9 is_stmt 0 view .LVU627
 2014 00a2 06A8     		add	r0, sp, #24
 2015 00a4 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2016              	.LVL120:
 845:Core/Src/stm32h7xx_hal_msp.c ****     {
 2017              		.loc 1 845 8 view .LVU628
 2018 00a8 0028     		cmp	r0, #0
 2019 00aa 60D1     		bne	.L121
 2020              	.L112:
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2021              		.loc 1 851 5 is_stmt 1 view .LVU629
 2022              	.LBB24:
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2023              		.loc 1 851 5 view .LVU630
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2024              		.loc 1 851 5 view .LVU631
 2025 00ac 554B     		ldr	r3, .L125+12
 2026 00ae D3F8F020 		ldr	r2, [r3, #240]
 2027 00b2 42F01002 		orr	r2, r2, #16
 2028 00b6 C3F8F020 		str	r2, [r3, #240]
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2029              		.loc 1 851 5 view .LVU632
 2030 00ba D3F8F020 		ldr	r2, [r3, #240]
 2031 00be 02F01002 		and	r2, r2, #16
 2032 00c2 0292     		str	r2, [sp, #8]
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2033              		.loc 1 851 5 view .LVU633
 2034 00c4 029A     		ldr	r2, [sp, #8]
 2035              	.LBE24:
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 2036              		.loc 1 851 5 view .LVU634
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2037              		.loc 1 853 5 view .LVU635
 2038              	.LBB25:
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2039              		.loc 1 853 5 view .LVU636
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2040              		.loc 1 853 5 view .LVU637
 2041 00c6 D3F8E020 		ldr	r2, [r3, #224]
 2042 00ca 42F00102 		orr	r2, r2, #1
 2043 00ce C3F8E020 		str	r2, [r3, #224]
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2044              		.loc 1 853 5 view .LVU638
 2045 00d2 D3F8E030 		ldr	r3, [r3, #224]
ARM GAS  /tmp/cchSezVE.s 			page 62


 2046 00d6 03F00103 		and	r3, r3, #1
 2047 00da 0393     		str	r3, [sp, #12]
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2048              		.loc 1 853 5 view .LVU639
 2049 00dc 039B     		ldr	r3, [sp, #12]
 2050              	.LBE25:
 853:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2051              		.loc 1 853 5 view .LVU640
 858:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2052              		.loc 1 858 5 view .LVU641
 858:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2053              		.loc 1 858 25 is_stmt 0 view .LVU642
 2054 00de 4FF4C063 		mov	r3, #1536
 2055 00e2 3593     		str	r3, [sp, #212]
 859:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2056              		.loc 1 859 5 is_stmt 1 view .LVU643
 859:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2057              		.loc 1 859 26 is_stmt 0 view .LVU644
 2058 00e4 0223     		movs	r3, #2
 2059 00e6 3693     		str	r3, [sp, #216]
 860:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2060              		.loc 1 860 5 is_stmt 1 view .LVU645
 860:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2061              		.loc 1 860 26 is_stmt 0 view .LVU646
 2062 00e8 0025     		movs	r5, #0
 2063 00ea 3795     		str	r5, [sp, #220]
 861:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2064              		.loc 1 861 5 is_stmt 1 view .LVU647
 861:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2065              		.loc 1 861 27 is_stmt 0 view .LVU648
 2066 00ec 3895     		str	r5, [sp, #224]
 862:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2067              		.loc 1 862 5 is_stmt 1 view .LVU649
 862:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2068              		.loc 1 862 31 is_stmt 0 view .LVU650
 2069 00ee 0723     		movs	r3, #7
 2070 00f0 3993     		str	r3, [sp, #228]
 863:Core/Src/stm32h7xx_hal_msp.c **** 
 2071              		.loc 1 863 5 is_stmt 1 view .LVU651
 2072 00f2 35A9     		add	r1, sp, #212
 2073 00f4 4448     		ldr	r0, .L125+16
 2074 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 2075              	.LVL121:
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 2076              		.loc 1 867 5 view .LVU652
 867:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 2077              		.loc 1 867 29 is_stmt 0 view .LVU653
 2078 00fa 4448     		ldr	r0, .L125+20
 2079 00fc 444B     		ldr	r3, .L125+24
 2080 00fe 0360     		str	r3, [r0]
 868:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 2081              		.loc 1 868 5 is_stmt 1 view .LVU654
 868:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 2082              		.loc 1 868 33 is_stmt 0 view .LVU655
 2083 0100 2923     		movs	r3, #41
 2084 0102 4360     		str	r3, [r0, #4]
 869:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/cchSezVE.s 			page 63


 2085              		.loc 1 869 5 is_stmt 1 view .LVU656
 869:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 2086              		.loc 1 869 35 is_stmt 0 view .LVU657
 2087 0104 8560     		str	r5, [r0, #8]
 870:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 2088              		.loc 1 870 5 is_stmt 1 view .LVU658
 870:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 2089              		.loc 1 870 35 is_stmt 0 view .LVU659
 2090 0106 C560     		str	r5, [r0, #12]
 871:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 2091              		.loc 1 871 5 is_stmt 1 view .LVU660
 871:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 2092              		.loc 1 871 32 is_stmt 0 view .LVU661
 2093 0108 4FF48063 		mov	r3, #1024
 2094 010c 0361     		str	r3, [r0, #16]
 872:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 2095              		.loc 1 872 5 is_stmt 1 view .LVU662
 872:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 2096              		.loc 1 872 45 is_stmt 0 view .LVU663
 2097 010e 4561     		str	r5, [r0, #20]
 873:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 2098              		.loc 1 873 5 is_stmt 1 view .LVU664
 873:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 2099              		.loc 1 873 42 is_stmt 0 view .LVU665
 2100 0110 8561     		str	r5, [r0, #24]
 874:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 2101              		.loc 1 874 5 is_stmt 1 view .LVU666
 874:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 2102              		.loc 1 874 30 is_stmt 0 view .LVU667
 2103 0112 C561     		str	r5, [r0, #28]
 875:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2104              		.loc 1 875 5 is_stmt 1 view .LVU668
 875:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2105              		.loc 1 875 34 is_stmt 0 view .LVU669
 2106 0114 4FF40033 		mov	r3, #131072
 2107 0118 0362     		str	r3, [r0, #32]
 876:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 2108              		.loc 1 876 5 is_stmt 1 view .LVU670
 876:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 2109              		.loc 1 876 34 is_stmt 0 view .LVU671
 2110 011a 4562     		str	r5, [r0, #36]
 877:Core/Src/stm32h7xx_hal_msp.c ****     {
 2111              		.loc 1 877 5 is_stmt 1 view .LVU672
 877:Core/Src/stm32h7xx_hal_msp.c ****     {
 2112              		.loc 1 877 9 is_stmt 0 view .LVU673
 2113 011c FFF7FEFF 		bl	HAL_DMA_Init
 2114              	.LVL122:
 877:Core/Src/stm32h7xx_hal_msp.c ****     {
 2115              		.loc 1 877 8 view .LVU674
 2116 0120 40BB     		cbnz	r0, .L122
 2117              	.L113:
 882:Core/Src/stm32h7xx_hal_msp.c **** 
 2118              		.loc 1 882 5 is_stmt 1 view .LVU675
 882:Core/Src/stm32h7xx_hal_msp.c **** 
 2119              		.loc 1 882 5 view .LVU676
 2120 0122 3A4B     		ldr	r3, .L125+20
 2121 0124 C4F88030 		str	r3, [r4, #128]
ARM GAS  /tmp/cchSezVE.s 			page 64


 882:Core/Src/stm32h7xx_hal_msp.c **** 
 2122              		.loc 1 882 5 view .LVU677
 2123 0128 9C63     		str	r4, [r3, #56]
 882:Core/Src/stm32h7xx_hal_msp.c **** 
 2124              		.loc 1 882 5 view .LVU678
 885:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 2125              		.loc 1 885 5 view .LVU679
 885:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 2126              		.loc 1 885 29 is_stmt 0 view .LVU680
 2127 012a 3A48     		ldr	r0, .L125+28
 2128 012c 3A4B     		ldr	r3, .L125+32
 2129 012e 0360     		str	r3, [r0]
 886:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2130              		.loc 1 886 5 is_stmt 1 view .LVU681
 886:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2131              		.loc 1 886 33 is_stmt 0 view .LVU682
 2132 0130 2A23     		movs	r3, #42
 2133 0132 4360     		str	r3, [r0, #4]
 887:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 2134              		.loc 1 887 5 is_stmt 1 view .LVU683
 887:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 2135              		.loc 1 887 35 is_stmt 0 view .LVU684
 2136 0134 4023     		movs	r3, #64
 2137 0136 8360     		str	r3, [r0, #8]
 888:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 2138              		.loc 1 888 5 is_stmt 1 view .LVU685
 888:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 2139              		.loc 1 888 35 is_stmt 0 view .LVU686
 2140 0138 0023     		movs	r3, #0
 2141 013a C360     		str	r3, [r0, #12]
 889:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 2142              		.loc 1 889 5 is_stmt 1 view .LVU687
 889:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 2143              		.loc 1 889 32 is_stmt 0 view .LVU688
 2144 013c 4FF48062 		mov	r2, #1024
 2145 0140 0261     		str	r2, [r0, #16]
 890:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 2146              		.loc 1 890 5 is_stmt 1 view .LVU689
 890:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 2147              		.loc 1 890 45 is_stmt 0 view .LVU690
 2148 0142 4361     		str	r3, [r0, #20]
 891:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 2149              		.loc 1 891 5 is_stmt 1 view .LVU691
 891:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 2150              		.loc 1 891 42 is_stmt 0 view .LVU692
 2151 0144 8361     		str	r3, [r0, #24]
 892:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 2152              		.loc 1 892 5 is_stmt 1 view .LVU693
 892:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 2153              		.loc 1 892 30 is_stmt 0 view .LVU694
 2154 0146 C361     		str	r3, [r0, #28]
 893:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2155              		.loc 1 893 5 is_stmt 1 view .LVU695
 893:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 2156              		.loc 1 893 34 is_stmt 0 view .LVU696
 2157 0148 4FF40032 		mov	r2, #131072
 2158 014c 0262     		str	r2, [r0, #32]
ARM GAS  /tmp/cchSezVE.s 			page 65


 894:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 2159              		.loc 1 894 5 is_stmt 1 view .LVU697
 894:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 2160              		.loc 1 894 34 is_stmt 0 view .LVU698
 2161 014e 4362     		str	r3, [r0, #36]
 895:Core/Src/stm32h7xx_hal_msp.c ****     {
 2162              		.loc 1 895 5 is_stmt 1 view .LVU699
 895:Core/Src/stm32h7xx_hal_msp.c ****     {
 2163              		.loc 1 895 9 is_stmt 0 view .LVU700
 2164 0150 FFF7FEFF 		bl	HAL_DMA_Init
 2165              	.LVL123:
 895:Core/Src/stm32h7xx_hal_msp.c ****     {
 2166              		.loc 1 895 8 view .LVU701
 2167 0154 88B9     		cbnz	r0, .L123
 2168              	.L114:
 900:Core/Src/stm32h7xx_hal_msp.c **** 
 2169              		.loc 1 900 5 is_stmt 1 view .LVU702
 900:Core/Src/stm32h7xx_hal_msp.c **** 
 2170              		.loc 1 900 5 view .LVU703
 2171 0156 2F4B     		ldr	r3, .L125+28
 2172 0158 E367     		str	r3, [r4, #124]
 900:Core/Src/stm32h7xx_hal_msp.c **** 
 2173              		.loc 1 900 5 view .LVU704
 2174 015a 9C63     		str	r4, [r3, #56]
 900:Core/Src/stm32h7xx_hal_msp.c **** 
 2175              		.loc 1 900 5 view .LVU705
 903:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 2176              		.loc 1 903 5 view .LVU706
 2177 015c 0022     		movs	r2, #0
 2178 015e 1146     		mov	r1, r2
 2179 0160 2520     		movs	r0, #37
 2180 0162 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2181              	.LVL124:
 904:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 2182              		.loc 1 904 5 view .LVU707
 2183 0166 2520     		movs	r0, #37
 2184 0168 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2185              	.LVL125:
 2186 016c 60E7     		b	.L107
 2187              	.L121:
 847:Core/Src/stm32h7xx_hal_msp.c ****     }
 2188              		.loc 1 847 7 view .LVU708
 2189 016e FFF7FEFF 		bl	Error_Handler
 2190              	.LVL126:
 2191 0172 9BE7     		b	.L112
 2192              	.L122:
 879:Core/Src/stm32h7xx_hal_msp.c ****     }
 2193              		.loc 1 879 7 view .LVU709
 2194 0174 FFF7FEFF 		bl	Error_Handler
 2195              	.LVL127:
 2196 0178 D3E7     		b	.L113
 2197              	.L123:
 897:Core/Src/stm32h7xx_hal_msp.c ****     }
 2198              		.loc 1 897 7 view .LVU710
 2199 017a FFF7FEFF 		bl	Error_Handler
 2200              	.LVL128:
 2201 017e EAE7     		b	.L114
ARM GAS  /tmp/cchSezVE.s 			page 66


 2202              	.L119:
 917:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 2203              		.loc 1 917 5 view .LVU711
 917:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 2204              		.loc 1 917 46 is_stmt 0 view .LVU712
 2205 0180 0222     		movs	r2, #2
 2206 0182 0023     		movs	r3, #0
 2207 0184 CDE90623 		strd	r2, [sp, #24]
 918:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2208              		.loc 1 918 5 is_stmt 1 view .LVU713
 919:Core/Src/stm32h7xx_hal_msp.c ****     {
 2209              		.loc 1 919 5 view .LVU714
 919:Core/Src/stm32h7xx_hal_msp.c ****     {
 2210              		.loc 1 919 9 is_stmt 0 view .LVU715
 2211 0188 06A8     		add	r0, sp, #24
 2212 018a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2213              	.LVL129:
 919:Core/Src/stm32h7xx_hal_msp.c ****     {
 2214              		.loc 1 919 8 view .LVU716
 2215 018e 78BB     		cbnz	r0, .L124
 2216              	.L115:
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2217              		.loc 1 925 5 is_stmt 1 view .LVU717
 2218              	.LBB26:
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2219              		.loc 1 925 5 view .LVU718
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2220              		.loc 1 925 5 view .LVU719
 2221 0190 1C4B     		ldr	r3, .L125+12
 2222 0192 D3F8E820 		ldr	r2, [r3, #232]
 2223 0196 42F48022 		orr	r2, r2, #262144
 2224 019a C3F8E820 		str	r2, [r3, #232]
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2225              		.loc 1 925 5 view .LVU720
 2226 019e D3F8E820 		ldr	r2, [r3, #232]
 2227 01a2 02F48022 		and	r2, r2, #262144
 2228 01a6 0492     		str	r2, [sp, #16]
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2229              		.loc 1 925 5 view .LVU721
 2230 01a8 049A     		ldr	r2, [sp, #16]
 2231              	.LBE26:
 925:Core/Src/stm32h7xx_hal_msp.c **** 
 2232              		.loc 1 925 5 view .LVU722
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2233              		.loc 1 927 5 view .LVU723
 2234              	.LBB27:
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2235              		.loc 1 927 5 view .LVU724
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2236              		.loc 1 927 5 view .LVU725
 2237 01aa D3F8E020 		ldr	r2, [r3, #224]
 2238 01ae 42F00202 		orr	r2, r2, #2
 2239 01b2 C3F8E020 		str	r2, [r3, #224]
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2240              		.loc 1 927 5 view .LVU726
 2241 01b6 D3F8E030 		ldr	r3, [r3, #224]
 2242 01ba 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/cchSezVE.s 			page 67


 2243 01be 0593     		str	r3, [sp, #20]
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2244              		.loc 1 927 5 view .LVU727
 2245 01c0 059B     		ldr	r3, [sp, #20]
 2246              	.LBE27:
 927:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 2247              		.loc 1 927 5 view .LVU728
 932:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2248              		.loc 1 932 5 view .LVU729
 932:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2249              		.loc 1 932 25 is_stmt 0 view .LVU730
 2250 01c2 4FF44063 		mov	r3, #3072
 2251 01c6 3593     		str	r3, [sp, #212]
 933:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2252              		.loc 1 933 5 is_stmt 1 view .LVU731
 933:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2253              		.loc 1 933 26 is_stmt 0 view .LVU732
 2254 01c8 0223     		movs	r3, #2
 2255 01ca 3693     		str	r3, [sp, #216]
 934:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2256              		.loc 1 934 5 is_stmt 1 view .LVU733
 934:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2257              		.loc 1 934 26 is_stmt 0 view .LVU734
 2258 01cc 0024     		movs	r4, #0
 2259              	.LVL130:
 934:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2260              		.loc 1 934 26 view .LVU735
 2261 01ce 3794     		str	r4, [sp, #220]
 935:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 2262              		.loc 1 935 5 is_stmt 1 view .LVU736
 935:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 2263              		.loc 1 935 27 is_stmt 0 view .LVU737
 2264 01d0 3894     		str	r4, [sp, #224]
 936:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2265              		.loc 1 936 5 is_stmt 1 view .LVU738
 936:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2266              		.loc 1 936 31 is_stmt 0 view .LVU739
 2267 01d2 0723     		movs	r3, #7
 2268 01d4 3993     		str	r3, [sp, #228]
 937:Core/Src/stm32h7xx_hal_msp.c **** 
 2269              		.loc 1 937 5 is_stmt 1 view .LVU740
 2270 01d6 35A9     		add	r1, sp, #212
 2271 01d8 1048     		ldr	r0, .L125+36
 2272 01da FFF7FEFF 		bl	HAL_GPIO_Init
 2273              	.LVL131:
 940:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 2274              		.loc 1 940 5 view .LVU741
 2275 01de 2246     		mov	r2, r4
 2276 01e0 2146     		mov	r1, r4
 2277 01e2 2720     		movs	r0, #39
 2278 01e4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2279              	.LVL132:
 941:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 2280              		.loc 1 941 5 view .LVU742
 2281 01e8 2720     		movs	r0, #39
 2282 01ea FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2283              	.LVL133:
ARM GAS  /tmp/cchSezVE.s 			page 68


 2284              		.loc 1 947 1 is_stmt 0 view .LVU743
 2285 01ee 1FE7     		b	.L107
 2286              	.LVL134:
 2287              	.L124:
 921:Core/Src/stm32h7xx_hal_msp.c ****     }
 2288              		.loc 1 921 7 is_stmt 1 view .LVU744
 2289 01f0 FFF7FEFF 		bl	Error_Handler
 2290              	.LVL135:
 2291 01f4 CCE7     		b	.L115
 2292              	.L126:
 2293 01f6 00BF     		.align	2
 2294              	.L125:
 2295 01f8 004C0040 		.word	1073761280
 2296 01fc 00100140 		.word	1073811456
 2297 0200 00480040 		.word	1073760256
 2298 0204 00440258 		.word	1476543488
 2299 0208 00000258 		.word	1476526080
 2300 020c 00000000 		.word	hdma_usart1_rx
 2301 0210 10000240 		.word	1073872912
 2302 0214 00000000 		.word	hdma_usart1_tx
 2303 0218 28000240 		.word	1073872936
 2304 021c 00040258 		.word	1476527104
 2305              		.cfi_endproc
 2306              	.LFE361:
 2308              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2309              		.align	1
 2310              		.global	HAL_UART_MspDeInit
 2311              		.syntax unified
 2312              		.thumb
 2313              		.thumb_func
 2314              		.fpu fpv5-d16
 2316              	HAL_UART_MspDeInit:
 2317              	.LVL136:
 2318              	.LFB362:
 948:Core/Src/stm32h7xx_hal_msp.c **** 
 949:Core/Src/stm32h7xx_hal_msp.c **** /**
 950:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 951:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 952:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 953:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 954:Core/Src/stm32h7xx_hal_msp.c **** */
 955:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 956:Core/Src/stm32h7xx_hal_msp.c **** {
 2319              		.loc 1 956 1 view -0
 2320              		.cfi_startproc
 2321              		@ args = 0, pretend = 0, frame = 0
 2322              		@ frame_needed = 0, uses_anonymous_args = 0
 2323              		.loc 1 956 1 is_stmt 0 view .LVU746
 2324 0000 10B5     		push	{r4, lr}
 2325              	.LCFI31:
 2326              		.cfi_def_cfa_offset 8
 2327              		.cfi_offset 4, -8
 2328              		.cfi_offset 14, -4
 957:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2329              		.loc 1 957 3 is_stmt 1 view .LVU747
 2330              		.loc 1 957 11 is_stmt 0 view .LVU748
 2331 0002 0368     		ldr	r3, [r0]
ARM GAS  /tmp/cchSezVE.s 			page 69


 2332              		.loc 1 957 5 view .LVU749
 2333 0004 1F4A     		ldr	r2, .L135
 2334 0006 9342     		cmp	r3, r2
 2335 0008 07D0     		beq	.L132
 2336 000a 0446     		mov	r4, r0
 958:Core/Src/stm32h7xx_hal_msp.c ****   {
 959:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 960:Core/Src/stm32h7xx_hal_msp.c **** 
 961:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 962:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 963:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 964:Core/Src/stm32h7xx_hal_msp.c **** 
 965:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 966:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> UART4_RX
 967:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> UART4_TX
 968:Core/Src/stm32h7xx_hal_msp.c ****     */
 969:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 970:Core/Src/stm32h7xx_hal_msp.c **** 
 971:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 972:Core/Src/stm32h7xx_hal_msp.c **** 
 973:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 974:Core/Src/stm32h7xx_hal_msp.c ****   }
 975:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART1)
 2337              		.loc 1 975 8 is_stmt 1 view .LVU750
 2338              		.loc 1 975 10 is_stmt 0 view .LVU751
 2339 000c 1E4A     		ldr	r2, .L135+4
 2340 000e 9342     		cmp	r3, r2
 2341 0010 10D0     		beq	.L133
 976:Core/Src/stm32h7xx_hal_msp.c ****   {
 977:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 978:Core/Src/stm32h7xx_hal_msp.c **** 
 979:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 980:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 981:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 982:Core/Src/stm32h7xx_hal_msp.c **** 
 983:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 984:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 985:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 986:Core/Src/stm32h7xx_hal_msp.c ****     */
 987:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 988:Core/Src/stm32h7xx_hal_msp.c **** 
 989:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1 DMA DeInit */
 990:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 991:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 992:Core/Src/stm32h7xx_hal_msp.c **** 
 993:Core/Src/stm32h7xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 994:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 995:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 996:Core/Src/stm32h7xx_hal_msp.c **** 
 997:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 998:Core/Src/stm32h7xx_hal_msp.c ****   }
 999:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
 2342              		.loc 1 999 8 is_stmt 1 view .LVU752
 2343              		.loc 1 999 10 is_stmt 0 view .LVU753
 2344 0012 1E4A     		ldr	r2, .L135+8
 2345 0014 9342     		cmp	r3, r2
 2346 0016 24D0     		beq	.L134
ARM GAS  /tmp/cchSezVE.s 			page 70


 2347              	.LVL137:
 2348              	.L127:
1000:Core/Src/stm32h7xx_hal_msp.c ****   {
1001:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
1002:Core/Src/stm32h7xx_hal_msp.c **** 
1003:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
1004:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
1005:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
1006:Core/Src/stm32h7xx_hal_msp.c **** 
1007:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
1008:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> USART3_TX
1009:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> USART3_RX
1010:Core/Src/stm32h7xx_hal_msp.c ****     */
1011:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
1012:Core/Src/stm32h7xx_hal_msp.c **** 
1013:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt DeInit */
1014:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
1015:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
1016:Core/Src/stm32h7xx_hal_msp.c **** 
1017:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
1018:Core/Src/stm32h7xx_hal_msp.c ****   }
1019:Core/Src/stm32h7xx_hal_msp.c **** 
1020:Core/Src/stm32h7xx_hal_msp.c **** }
 2349              		.loc 1 1020 1 view .LVU754
 2350 0018 10BD     		pop	{r4, pc}
 2351              	.LVL138:
 2352              	.L132:
 963:Core/Src/stm32h7xx_hal_msp.c **** 
 2353              		.loc 1 963 5 is_stmt 1 view .LVU755
 2354 001a 1D4A     		ldr	r2, .L135+12
 2355 001c D2F8E830 		ldr	r3, [r2, #232]
 2356 0020 23F40023 		bic	r3, r3, #524288
 2357 0024 C2F8E830 		str	r3, [r2, #232]
 969:Core/Src/stm32h7xx_hal_msp.c **** 
 2358              		.loc 1 969 5 view .LVU756
 2359 0028 4FF4C051 		mov	r1, #6144
 2360 002c 1948     		ldr	r0, .L135+16
 2361              	.LVL139:
 969:Core/Src/stm32h7xx_hal_msp.c **** 
 2362              		.loc 1 969 5 is_stmt 0 view .LVU757
 2363 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2364              	.LVL140:
 2365 0032 F1E7     		b	.L127
 2366              	.LVL141:
 2367              	.L133:
 981:Core/Src/stm32h7xx_hal_msp.c **** 
 2368              		.loc 1 981 5 is_stmt 1 view .LVU758
 2369 0034 164A     		ldr	r2, .L135+12
 2370 0036 D2F8F030 		ldr	r3, [r2, #240]
 2371 003a 23F01003 		bic	r3, r3, #16
 2372 003e C2F8F030 		str	r3, [r2, #240]
 987:Core/Src/stm32h7xx_hal_msp.c **** 
 2373              		.loc 1 987 5 view .LVU759
 2374 0042 4FF4C061 		mov	r1, #1536
 2375 0046 1348     		ldr	r0, .L135+16
 2376              	.LVL142:
 987:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/cchSezVE.s 			page 71


 2377              		.loc 1 987 5 is_stmt 0 view .LVU760
 2378 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2379              	.LVL143:
 990:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 2380              		.loc 1 990 5 is_stmt 1 view .LVU761
 2381 004c D4F88000 		ldr	r0, [r4, #128]
 2382 0050 FFF7FEFF 		bl	HAL_DMA_DeInit
 2383              	.LVL144:
 991:Core/Src/stm32h7xx_hal_msp.c **** 
 2384              		.loc 1 991 5 view .LVU762
 2385 0054 E06F     		ldr	r0, [r4, #124]
 2386 0056 FFF7FEFF 		bl	HAL_DMA_DeInit
 2387              	.LVL145:
 994:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 2388              		.loc 1 994 5 view .LVU763
 2389 005a 2520     		movs	r0, #37
 2390 005c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2391              	.LVL146:
 2392 0060 DAE7     		b	.L127
 2393              	.LVL147:
 2394              	.L134:
1005:Core/Src/stm32h7xx_hal_msp.c **** 
 2395              		.loc 1 1005 5 view .LVU764
 2396 0062 0B4A     		ldr	r2, .L135+12
 2397 0064 D2F8E830 		ldr	r3, [r2, #232]
 2398 0068 23F48023 		bic	r3, r3, #262144
 2399 006c C2F8E830 		str	r3, [r2, #232]
1011:Core/Src/stm32h7xx_hal_msp.c **** 
 2400              		.loc 1 1011 5 view .LVU765
 2401 0070 4FF44061 		mov	r1, #3072
 2402 0074 0848     		ldr	r0, .L135+20
 2403              	.LVL148:
1011:Core/Src/stm32h7xx_hal_msp.c **** 
 2404              		.loc 1 1011 5 is_stmt 0 view .LVU766
 2405 0076 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2406              	.LVL149:
1014:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 2407              		.loc 1 1014 5 is_stmt 1 view .LVU767
 2408 007a 2720     		movs	r0, #39
 2409 007c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2410              	.LVL150:
 2411              		.loc 1 1020 1 is_stmt 0 view .LVU768
 2412 0080 CAE7     		b	.L127
 2413              	.L136:
 2414 0082 00BF     		.align	2
 2415              	.L135:
 2416 0084 004C0040 		.word	1073761280
 2417 0088 00100140 		.word	1073811456
 2418 008c 00480040 		.word	1073760256
 2419 0090 00440258 		.word	1476543488
 2420 0094 00000258 		.word	1476526080
 2421 0098 00040258 		.word	1476527104
 2422              		.cfi_endproc
 2423              	.LFE362:
 2425              		.text
 2426              	.Letext0:
 2427              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
ARM GAS  /tmp/cchSezVE.s 			page 72


 2428              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 2429              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2430              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2431              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2432              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2433              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2434              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 2435              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2436              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2437              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h"
 2438              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2439              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2440              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2441              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2442              		.file 17 "Core/Inc/init.h"
 2443              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2444              		.file 19 "<built-in>"
ARM GAS  /tmp/cchSezVE.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/cchSezVE.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cchSezVE.s:61     .text.HAL_MspInit:0000000000000020 $d
     /tmp/cchSezVE.s:66     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:73     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cchSezVE.s:214    .text.HAL_ADC_MspInit:00000000000000a8 $d
     /tmp/cchSezVE.s:222    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:229    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cchSezVE.s:285    .text.HAL_ADC_MspDeInit:000000000000003c $d
     /tmp/cchSezVE.s:293    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:300    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cchSezVE.s:542    .text.HAL_I2C_MspInit:00000000000000f0 $d
     /tmp/cchSezVE.s:553    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:560    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cchSezVE.s:621    .text.HAL_I2C_MspDeInit:000000000000003c $d
     /tmp/cchSezVE.s:628    .text.HAL_OSPI_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:635    .text.HAL_OSPI_MspInit:0000000000000000 HAL_OSPI_MspInit
     /tmp/cchSezVE.s:873    .text.HAL_OSPI_MspInit:0000000000000110 $d
     /tmp/cchSezVE.s:880    .text.HAL_OSPI_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:887    .text.HAL_OSPI_MspDeInit:0000000000000000 HAL_OSPI_MspDeInit
     /tmp/cchSezVE.s:939    .text.HAL_OSPI_MspDeInit:0000000000000038 $d
     /tmp/cchSezVE.s:947    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:954    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cchSezVE.s:1490   .text.HAL_SPI_MspInit:0000000000000268 $d
     /tmp/cchSezVE.s:1508   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:1515   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cchSezVE.s:1623   .text.HAL_SPI_MspDeInit:000000000000008c $d
     /tmp/cchSezVE.s:1633   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:1640   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cchSezVE.s:1766   .text.HAL_TIM_Base_MspInit:0000000000000094 $d
     /tmp/cchSezVE.s:1773   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:1780   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cchSezVE.s:1852   .text.HAL_TIM_Base_MspDeInit:0000000000000054 $d
     /tmp/cchSezVE.s:1859   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cchSezVE.s:1866   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cchSezVE.s:2295   .text.HAL_UART_MspInit:00000000000001f8 $d
     /tmp/cchSezVE.s:2309   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cchSezVE.s:2316   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cchSezVE.s:2416   .text.HAL_UART_MspDeInit:0000000000000084 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_SYSCFG_AnalogSwitchConfig
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
HAL_DMA_Init
Error_Handler
hdma_i2c1_rx
hdma_i2c1_tx
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_spi1_rx
hdma_spi1_tx
ARM GAS  /tmp/cchSezVE.s 			page 74


hdma_spi3_rx
hdma_spi3_tx
HAL_NVIC_DisableIRQ
hdma_usart1_rx
hdma_usart1_tx
