
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Thu Feb 06 09:59:13 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 56909 ; free virtual = 59914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 56907 ; free virtual = 59913
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 52688 ; free virtual = 55684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Allocator<node>::malloc' into 'new_node' (kernel.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (kernel.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<node>::free' into 'delete_tree' (kernel.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (kernel.cpp:267) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 52673 ; free virtual = 55668
INFO: [XFORM 203-602] Inlining function 'Allocator<node>::malloc' into 'new_node' (kernel.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (kernel.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<node>::free' into 'delete_tree' (kernel.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (kernel.cpp:267) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 52642 ; free virtual = 55638
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(kernel.cpp:274:9). To allow bursting all ports sharing a bundle must have the same bitwidth.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4786.953 ; gain = 4352.000 ; free physical = 52629 ; free virtual = 55625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.71 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_16ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_20s_5ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_20s_9s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'tree_noOffreeMemory' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 2.121 GB.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_queue_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'delete_tree_p_stack_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'delete_tree_p_stack_location_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_tree_freeMemory_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_tree_space_substring_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_tree_space_fail_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_tree_space_next_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_substring_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4786.953 ; gain = 4352.000 ; free physical = 52446 ; free virtual = 55511
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:00:26 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.164 ; gain = 2.016 ; free physical = 52064 ; free virtual = 55160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.164 ; gain = 0.000 ; free physical = 51909 ; free virtual = 55016
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.289 ; gain = 114.156 ; free physical = 51769 ; free virtual = 54914
[Thu Feb  6 10:00:57 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb  6 10:00:58 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/runme.log
[Thu Feb  6 10:00:58 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.371 ; gain = 14.750 ; free physical = 50374 ; free virtual = 53698
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1144664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.148 ; gain = 81.000 ; free physical = 49810 ; free virtual = 53135
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1144308-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1144308-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.898 ; gain = 134.750 ; free physical = 49812 ; free virtual = 53137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.898 ; gain = 134.750 ; free physical = 49809 ; free virtual = 53134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.898 ; gain = 134.750 ; free physical = 49809 ; free virtual = 53134
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.969 ; gain = 0.000 ; free physical = 48625 ; free virtual = 51952
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.969 ; gain = 0.000 ; free physical = 48625 ; free virtual = 51951
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.969 ; gain = 0.000 ; free physical = 48624 ; free virtual = 51950
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.969 ; gain = 1110.820 ; free physical = 48697 ; free virtual = 52024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.969 ; gain = 1110.820 ; free physical = 48697 ; free virtual = 52024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.969 ; gain = 1110.820 ; free physical = 48696 ; free virtual = 52023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.969 ; gain = 1110.820 ; free physical = 48694 ; free virtual = 52022
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.969 ; gain = 1110.820 ; free physical = 48684 ; free virtual = 52014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.469 ; gain = 1400.320 ; free physical = 49357 ; free virtual = 52683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.469 ; gain = 1400.320 ; free physical = 49357 ; free virtual = 52683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:44 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49357 ; free virtual = 52683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.484 ; gain = 1409.336 ; free physical = 49356 ; free virtual = 52683
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2822.484 ; gain = 433.266 ; free physical = 49383 ; free virtual = 52709
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.492 ; gain = 1409.336 ; free physical = 49394 ; free virtual = 52720
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.398 ; gain = 0.000 ; free physical = 49294 ; free virtual = 52620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:48 . Memory (MB): peak = 2887.398 ; gain = 1524.184 ; free physical = 49343 ; free virtual = 52669
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.398 ; gain = 0.000 ; free physical = 49343 ; free virtual = 52669
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:07:24 2020...
[Thu Feb  6 10:07:25 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:11 ; elapsed = 00:06:27 . Memory (MB): peak = 1614.289 ; gain = 4.000 ; free physical = 50988 ; free virtual = 54305
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.004 ; gain = 0.000 ; free physical = 49107 ; free virtual = 52423
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 7 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2627.004 ; gain = 1012.715 ; free physical = 49106 ; free virtual = 52423
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 10:08:10 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 3363 |     0 |   1182240 |  0.28 |
|   LUT as Logic             | 3295 |     0 |   1182240 |  0.28 |
|   LUT as Memory            |   68 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 4615 |     0 |   2364480 |  0.20 |
|   Register as Flip Flop    | 4615 |     0 |   2364480 |  0.20 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  143 |     0 |    147780 |  0.10 |
| F7 Muxes                   |   32 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 329   |          Yes |         Set |            - |
| 4286  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 969.5 |     0 |      2160 | 44.88 |
|   RAMB36/FIFO*    |   967 |     0 |      2160 | 44.77 |
|     RAMB36E2 only |   967 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |      6840 |  0.10 |
|   DSP48E2 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4286 |            Register |
| LUT3     | 1044 |                 CLB |
| RAMB36E2 |  967 |           Block Ram |
| LUT5     |  950 |                 CLB |
| LUT6     |  912 |                 CLB |
| LUT4     |  490 |                 CLB |
| LUT2     |  462 |                 CLB |
| FDSE     |  329 |            Register |
| CARRY8   |  143 |                 CLB |
| LUT1     |  130 |                 CLB |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   32 |                 CLB |
| DSP48E2  |    7 |          Arithmetic |
| RAMB18E2 |    5 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 4199.375 ; gain = 1572.371 ; free physical = 47141 ; free virtual = 50083
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:09:55 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.477        0.000                      0                28757        0.071        0.000                      0                28757        1.155        0.000                       0                  5665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.477        0.000                      0                28757        0.071        0.000                      0                28757        1.155        0.000                       0                  5665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 2.273ns (80.861%)  route 0.538ns (19.139%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.008     1.008 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.040    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     1.189 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.221    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     1.370 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.402    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     1.551 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.583    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     1.732 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.764    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     1.913 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     1.945    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.149     2.094 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[0]
                         net (fo=1, unplaced)         0.032     2.126    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_40
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.093     2.219 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[0]
                         net (fo=2, unplaced)         0.275     2.494    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[0]
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.139     2.633 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.638    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.018     2.656 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.661    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.018     2.679 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.684    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.103     2.787 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[5]
                         net (fo=1, unplaced)         0.024     2.811    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5698, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         FDRE (Setup_FDRE_C_D)        0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_reg_179_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_reg_461_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_reg_179_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_reg_179_reg[10]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_reg_179_reg_n_5_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_reg_461_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_fu_278_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_reg_461_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5698, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_reg_461_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/count_1_reg_461_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4199.375 ; gain = 0.000 ; free physical = 47138 ; free virtual = 50080
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4231.391 ; gain = 0.000 ; free physical = 47095 ; free virtual = 50056
[Thu Feb  6 10:10:03 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4231.391 ; gain = 32.016 ; free physical = 46994 ; free virtual = 49943
[Thu Feb  6 10:10:03 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1372.145 ; gain = 0.000 ; free physical = 46681 ; free virtual = 49630
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.496 ; gain = 0.000 ; free physical = 44073 ; free virtual = 47020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 7 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2678.496 ; gain = 1306.352 ; free physical = 44072 ; free virtual = 47019
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.469 ; gain = 85.031 ; free physical = 43899 ; free virtual = 46854

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13e3d82e7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2824.469 ; gain = 0.000 ; free physical = 43890 ; free virtual = 46845

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1050 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13cb5f9fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43923 ; free virtual = 46878
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 187364c43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43923 ; free virtual = 46878
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 190785df3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43919 ; free virtual = 46874
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 190785df3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43919 ; free virtual = 46874
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c71b9ba0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43918 ; free virtual = 46873
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c71b9ba0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43918 ; free virtual = 46873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.465 ; gain = 0.000 ; free physical = 43917 ; free virtual = 46872
Ending Logic Optimization Task | Checksum: c71b9ba0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2876.465 ; gain = 24.012 ; free physical = 43918 ; free virtual = 46873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.477 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 972 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 1944
Ending PowerOpt Patch Enables Task | Checksum: c71b9ba0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41713 ; free virtual = 44671
Ending Power Optimization Task | Checksum: c71b9ba0

Time (s): cpu = 00:02:41 ; elapsed = 00:02:10 . Memory (MB): peak = 5017.273 ; gain = 2140.809 ; free physical = 41757 ; free virtual = 44715

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c71b9ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41728 ; free virtual = 44686

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41728 ; free virtual = 44686
Ending Netlist Obfuscation Task | Checksum: c71b9ba0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41728 ; free virtual = 44686
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:21 . Memory (MB): peak = 5017.273 ; gain = 2328.770 ; free physical = 41756 ; free virtual = 44714
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41741 ; free virtual = 44699
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41666 ; free virtual = 44646
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41668 ; free virtual = 44632
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41753 ; free virtual = 44718
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41603 ; free virtual = 44566
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 009eb69f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41603 ; free virtual = 44566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41603 ; free virtual = 44566

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2555b15d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41703 ; free virtual = 44666

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c0b07b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41682 ; free virtual = 44645

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c0b07b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41682 ; free virtual = 44645
Phase 1 Placer Initialization | Checksum: c0b07b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41681 ; free virtual = 44644

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1de18b5cb

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 41373 ; free virtual = 44336

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_41_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_41_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_34_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_34_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_34_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_34_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_34_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_34_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_36_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_36_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_19_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_19_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_7_21_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_7_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_41_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_41_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_2_24_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_2_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_41_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_41_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_24_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_24_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_41_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_41_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_19_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_19_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_21_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_41_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_41_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_24_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_36_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_36_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_1_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_1_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_2_26_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_2_26_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_21_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_39_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_39_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_21_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_1_36_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_1_36_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_19_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_19_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_21_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_24_i_1_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_24_i_1 could not be replicated
INFO: [Physopt 32-46] Identified 154 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[3]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[5]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[14]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[4]_rep__34_n_5. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[0]_rep__33_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[10]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[2]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[12]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[13]_rep__40_n_5. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1_reg[7]_rep__40_n_5. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 40143 ; free virtual = 43087
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 40143 ; free virtual = 43087

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |           39  |              0  |                    10  |           0  |           1  |  00:02:11  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           39  |              0  |                    10  |           0  |           7  |  00:02:11  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15d31fd9f

Time (s): cpu = 00:05:47 ; elapsed = 00:04:03 . Memory (MB): peak = 5017.273 ; gain = 0.000 ; free physical = 40674 ; free virtual = 43618
Phase 2 Global Placement | Checksum: 95d0b4d9

Time (s): cpu = 00:06:10 ; elapsed = 00:04:19 . Memory (MB): peak = 5033.281 ; gain = 16.008 ; free physical = 40849 ; free virtual = 43794

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 95d0b4d9

Time (s): cpu = 00:06:12 ; elapsed = 00:04:20 . Memory (MB): peak = 5033.281 ; gain = 16.008 ; free physical = 40848 ; free virtual = 43793

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122df55c2

Time (s): cpu = 00:06:17 ; elapsed = 00:04:23 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40813 ; free virtual = 43757

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16df3a13b

Time (s): cpu = 00:06:20 ; elapsed = 00:04:25 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40808 ; free virtual = 43752

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: b1d29637

Time (s): cpu = 00:06:20 ; elapsed = 00:04:25 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40808 ; free virtual = 43752

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f99437a1

Time (s): cpu = 00:06:29 ; elapsed = 00:04:31 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40805 ; free virtual = 43749

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1181defcb

Time (s): cpu = 00:06:43 ; elapsed = 00:04:43 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40754 ; free virtual = 43699

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 175a1f7ad

Time (s): cpu = 00:06:45 ; elapsed = 00:04:44 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40756 ; free virtual = 43700

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: e2f47e3b

Time (s): cpu = 00:06:49 ; elapsed = 00:04:47 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40680 ; free virtual = 43624

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: e84e3cc1

Time (s): cpu = 00:06:52 ; elapsed = 00:04:48 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40750 ; free virtual = 43694

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 12f8ad9cb

Time (s): cpu = 00:06:54 ; elapsed = 00:04:50 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40832 ; free virtual = 43777

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: e1d86cf6

Time (s): cpu = 00:06:55 ; elapsed = 00:04:50 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40835 ; free virtual = 43779

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: bdeafe94

Time (s): cpu = 00:07:46 ; elapsed = 00:05:27 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40597 ; free virtual = 43542
Phase 3 Detail Placement | Checksum: bdeafe94

Time (s): cpu = 00:07:47 ; elapsed = 00:05:27 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40596 ; free virtual = 43540

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 222763ce8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[3]_0, inserted BUFG to drive 1116 loads.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e58c5bdf

Time (s): cpu = 00:08:22 ; elapsed = 00:05:39 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40560 ; free virtual = 43504

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1e58c5bdf

Time (s): cpu = 00:08:22 ; elapsed = 00:05:39 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 40560 ; free virtual = 43504
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.174. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-2.174. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1a5a35658

Time (s): cpu = 00:09:27 ; elapsed = 00:06:45 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46710 ; free virtual = 49652
Phase 4.1.1 Post Placement Optimization | Checksum: 1a5a35658

Time (s): cpu = 00:09:28 ; elapsed = 00:06:46 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46716 ; free virtual = 49657
Phase 4.1 Post Commit Optimization | Checksum: 1a5a35658

Time (s): cpu = 00:09:28 ; elapsed = 00:06:46 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46713 ; free virtual = 49654

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a5a35658

Time (s): cpu = 00:09:31 ; elapsed = 00:06:47 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46745 ; free virtual = 49683
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46400 ; free virtual = 49361

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e7f789a4

Time (s): cpu = 00:10:04 ; elapsed = 00:07:20 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46408 ; free virtual = 49370

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46408 ; free virtual = 49370
Phase 4.4 Final Placement Cleanup | Checksum: 12dec7e50

Time (s): cpu = 00:10:04 ; elapsed = 00:07:21 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46404 ; free virtual = 49366
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12dec7e50

Time (s): cpu = 00:10:04 ; elapsed = 00:07:21 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46403 ; free virtual = 49365
Ending Placer Task | Checksum: b5c33b42

Time (s): cpu = 00:10:04 ; elapsed = 00:07:21 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46656 ; free virtual = 49618
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:12 ; elapsed = 00:07:28 . Memory (MB): peak = 5097.312 ; gain = 80.039 ; free physical = 46656 ; free virtual = 49618
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46656 ; free virtual = 49618
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46643 ; free virtual = 49611
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46466 ; free virtual = 49464
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46446 ; free virtual = 49455
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46382 ; free virtual = 49391
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46426 ; free virtual = 49398
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46611 ; free virtual = 49577

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-974.671 |
Phase 1 Physical Synthesis Initialization | Checksum: 2464d97dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 46341 ; free virtual = 49307
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-974.671 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_0_i_1_n_5. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[3]_0_bufg_place was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_we0. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_4_0_i_1_n_5. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_12_0_i_1_n_5. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_7_0_i_1_n_5. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_3_0_i_1_n_5. Replicated 8 times.
INFO: [Physopt 32-76] Pass 2. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[3]_0_bufg_place was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_0_i_1_n_5. Replicated 8 times.
INFO: [Physopt 32-76] Pass 3. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[3]_0_bufg_place was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_6_0_i_1_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 45 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 7 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-965.632 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45864 ; free virtual = 48832
Phase 2 Fanout Optimization | Checksum: 157ac7714

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45864 ; free virtual = 48833

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 32 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[30].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[31].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[29].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[29]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[28].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[28]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[24].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[22].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[22]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[26].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[26]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[27].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[27]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[23].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[23]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[25].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[25]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[21].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[21]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[20].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[20]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[16].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[14].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[18].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[18]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[19].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[19]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[15].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[17].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[17]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[13].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[13]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[12].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[10].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[10]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[11].  Re-placed instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[11]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[9].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[9]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_0_i_1_n_5.  Did not re-place instance bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_5_0_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state25.  Re-placed instance bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ap_CS_fsm_reg[24].  Did not re-place instance bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/addr0_t1[18]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ap_CS_fsm_reg[11]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ram_mux_sel__34_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ram_mux_sel__34_i_6_n_5.  Did not re-place instance bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ram_mux_sel__34_i_6
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/tmp_2_reg_773_reg_n_5_[0].  Re-placed instance bd_0_i/hls_inst/inst/tmp_2_reg_773_reg[0]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/tmp_2_reg_773_reg[0].  Re-placed instance bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_mux_sel__34_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[6]
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-923.778 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45815 ; free virtual = 48783
Phase 3 Placement Based Optimization | Checksum: 1ad158039

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45812 ; free virtual = 48781

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/tmp_2_reg_773_reg[0]_0. Rewired (signal push) bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_bram_1[4] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45723 ; free virtual = 48691
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-924.984 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45723 ; free virtual = 48691
Phase 4 Rewire | Checksum: 1e3efc686

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45722 ; free virtual = 48691

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state31. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state25. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tmp_reg_745_reg_n_5_[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state27. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tmp_2_reg_773_reg_n_5_[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_371/ap_CS_fsm_state15. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_371/ap_CS_fsm[0]_i_2_n_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/tmp_2_reg_773_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_371/ap_CS_fsm_state12. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_371/ap_CS_fsm_state7. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-886.487 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45675 ; free virtual = 48643
Phase 5 Critical Cell Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45672 ; free virtual = 48640

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45667 ; free virtual = 48636

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_371/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_location_U/delete_tree_p_stack_location_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/substring_buf_U/process_top_substring_buf_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/substring_buf_U/process_top_substring_buf_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/substring_buf_U/process_top_substring_buf_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/substring_buf_U/process_top_substring_buf_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_freeMemory_U/process_top_tree_freeMemory_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_fail_U/process_top_tree_space_fail_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/tree_space_next_U/process_top_tree_space_next_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45660 ; free virtual = 48629

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45655 ; free virtual = 48624

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45652 ; free virtual = 48621

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45649 ; free virtual = 48618

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45646 ; free virtual = 48614

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1f9254739

Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45645 ; free virtual = 48614
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45645 ; free virtual = 48614
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45642 ; free virtual = 48610
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.174 | TNS=-886.487 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          9.039  |           45  |              0  |                     7  |           0  |           1  |  00:00:35  |
|  Placement Based    |          0.000  |         41.854  |            0  |              0  |                    10  |           0  |           1  |  00:00:07  |
|  Rewire             |          0.000  |         -1.205  |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.000  |         38.497  |           10  |              0  |                     9  |           0  |           1  |  00:00:03  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |         88.184  |           56  |              0  |                    27  |           0  |          11  |  00:00:46  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45588 ; free virtual = 48557
Ending Physical Synthesis Task | Checksum: 17a0b9e5c

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45582 ; free virtual = 48551
INFO: [Common 17-83] Releasing license: Implementation
321 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45682 ; free virtual = 48651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45698 ; free virtual = 48667
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45714 ; free virtual = 48705
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45645 ; free virtual = 48676
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5097.312 ; gain = 0.000 ; free physical = 45567 ; free virtual = 48547
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 155a044d ConstDB: 0 ShapeSum: b4c5e6ef RouteDB: 4254334c

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1b3a14484

Time (s): cpu = 00:04:25 ; elapsed = 00:03:00 . Memory (MB): peak = 5662.129 ; gain = 564.816 ; free physical = 44196 ; free virtual = 47228
Post Restoration Checksum: NetGraph: 6a1276cb NumContArr: 51d20202 Constraints: fe9f4fa9 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba83c876

Time (s): cpu = 00:04:25 ; elapsed = 00:03:00 . Memory (MB): peak = 5662.129 ; gain = 564.816 ; free physical = 45410 ; free virtual = 48443

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ba83c876

Time (s): cpu = 00:04:25 ; elapsed = 00:03:01 . Memory (MB): peak = 5662.129 ; gain = 564.816 ; free physical = 45271 ; free virtual = 48304

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ba83c876

Time (s): cpu = 00:04:25 ; elapsed = 00:03:01 . Memory (MB): peak = 5662.129 ; gain = 564.816 ; free physical = 45270 ; free virtual = 48303

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 290edc12c

Time (s): cpu = 00:04:34 ; elapsed = 00:03:10 . Memory (MB): peak = 5768.625 ; gain = 671.312 ; free physical = 45148 ; free virtual = 48153

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2bcbc7f61

Time (s): cpu = 00:04:51 ; elapsed = 00:03:17 . Memory (MB): peak = 5768.625 ; gain = 671.312 ; free physical = 45064 ; free virtual = 48068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.228 | TNS=-589.481| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 23ac22cb2

Time (s): cpu = 00:05:03 ; elapsed = 00:03:23 . Memory (MB): peak = 5768.625 ; gain = 671.312 ; free physical = 45034 ; free virtual = 48039

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2e4e76de2

Time (s): cpu = 00:06:40 ; elapsed = 00:04:05 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43974 ; free virtual = 47007

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 814
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.187 | TNS=-4746.627| WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1de5f1ee8

Time (s): cpu = 00:07:48 ; elapsed = 00:04:48 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43721 ; free virtual = 46731

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.122 | TNS=-4737.883| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26e80a080

Time (s): cpu = 00:07:54 ; elapsed = 00:04:53 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43735 ; free virtual = 46745

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.119 | TNS=-4737.765| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 243291def

Time (s): cpu = 00:07:57 ; elapsed = 00:04:57 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43736 ; free virtual = 46746
Phase 4 Rip-up And Reroute | Checksum: 243291def

Time (s): cpu = 00:07:57 ; elapsed = 00:04:57 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43735 ; free virtual = 46746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 252d72807

Time (s): cpu = 00:08:03 ; elapsed = 00:05:00 . Memory (MB): peak = 5807.398 ; gain = 710.086 ; free physical = 43738 ; free virtual = 46748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.119 | TNS=-4737.765| WHS=0.038  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26135fc3a

Time (s): cpu = 00:15:19 ; elapsed = 00:05:59 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44295 ; free virtual = 47297

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26135fc3a

Time (s): cpu = 00:15:19 ; elapsed = 00:05:59 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44294 ; free virtual = 47295
Phase 5 Delay and Skew Optimization | Checksum: 26135fc3a

Time (s): cpu = 00:15:19 ; elapsed = 00:06:00 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44294 ; free virtual = 47295

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21900b540

Time (s): cpu = 00:15:24 ; elapsed = 00:06:03 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44250 ; free virtual = 47251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.119 | TNS=-4527.691| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21900b540

Time (s): cpu = 00:15:24 ; elapsed = 00:06:03 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44249 ; free virtual = 47251
Phase 6 Post Hold Fix | Checksum: 21900b540

Time (s): cpu = 00:15:25 ; elapsed = 00:06:03 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44249 ; free virtual = 47250

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 277fd7094

Time (s): cpu = 00:15:35 ; elapsed = 00:06:09 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 44162 ; free virtual = 47164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.119 | TNS=-4527.691| WHS=0.038  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 21e2643fb

Time (s): cpu = 00:16:11 ; elapsed = 00:06:21 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43969 ; free virtual = 46971

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 2e98f94d6

Time (s): cpu = 00:16:16 ; elapsed = 00:06:24 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43952 ; free virtual = 46953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.119 | TNS=-4236.171| WHS=0.038  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 2e98f94d6

Time (s): cpu = 00:16:17 ; elapsed = 00:06:24 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43950 ; free virtual = 46951
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 23023e5d4

Time (s): cpu = 00:16:21 ; elapsed = 00:06:27 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43941 ; free virtual = 46943

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35372 %
  Global Horizontal Routing Utilization  = 0.7457 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.4413%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.7678%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.5769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 49.0385%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 245433f70

Time (s): cpu = 00:16:26 ; elapsed = 00:06:29 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43919 ; free virtual = 46921

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 245433f70

Time (s): cpu = 00:16:26 ; elapsed = 00:06:29 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43918 ; free virtual = 46919

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 245433f70

Time (s): cpu = 00:16:28 ; elapsed = 00:06:31 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43896 ; free virtual = 46898

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.119 | TNS=-4236.171| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 245433f70

Time (s): cpu = 00:16:28 ; elapsed = 00:06:31 . Memory (MB): peak = 6418.398 ; gain = 1321.086 ; free physical = 43903 ; free virtual = 46905
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.057 | TNS=-4259.260 | WHS=0.045 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 245433f70

Time (s): cpu = 00:17:14 ; elapsed = 00:07:02 . Memory (MB): peak = 6537.695 ; gain = 1440.383 ; free physical = 43638 ; free virtual = 46640
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.057 | TNS=-4259.260 | WHS=0.045 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[30].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.057 | TNS=-4259.260 | WHS=0.045 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 245433f70

Time (s): cpu = 00:17:22 ; elapsed = 00:07:06 . Memory (MB): peak = 6565.668 ; gain = 1468.355 ; free physical = 43626 ; free virtual = 46627
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6565.668 ; gain = 0.000 ; free physical = 43625 ; free virtual = 46627
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.057 | TNS=-4259.260 | WHS=0.045 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 20b48eb91

Time (s): cpu = 00:17:23 ; elapsed = 00:07:08 . Memory (MB): peak = 6565.668 ; gain = 1468.355 ; free physical = 43685 ; free virtual = 46687
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:23 ; elapsed = 00:07:08 . Memory (MB): peak = 6565.668 ; gain = 1468.355 ; free physical = 43947 ; free virtual = 46949
INFO: [Common 17-83] Releasing license: Implementation
349 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:36 ; elapsed = 00:07:17 . Memory (MB): peak = 6565.668 ; gain = 1468.355 ; free physical = 43947 ; free virtual = 46949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6565.668 ; gain = 0.000 ; free physical = 43947 ; free virtual = 46949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6565.668 ; gain = 0.000 ; free physical = 43938 ; free virtual = 46949
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 6565.668 ; gain = 0.000 ; free physical = 43895 ; free virtual = 46946
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6565.668 ; gain = 0.000 ; free physical = 43831 ; free virtual = 46887
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6641.637 ; gain = 75.969 ; free physical = 43535 ; free virtual = 46549
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 6641.637 ; gain = 0.000 ; free physical = 43169 ; free virtual = 46184
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
361 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 6641.637 ; gain = 0.000 ; free physical = 43112 ; free virtual = 46131
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6641.637 ; gain = 0.000 ; free physical = 43095 ; free virtual = 46115
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:31:07 2020...
[Thu Feb  6 10:31:13 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:21:10 . Memory (MB): peak = 4231.391 ; gain = 0.000 ; free physical = 46647 ; free virtual = 49667
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.359 ; gain = 29.961 ; free physical = 46165 ; free virtual = 49188
Restored from archive | CPU: 2.900000 secs | Memory: 43.155670 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.359 ; gain = 29.961 ; free physical = 46164 ; free virtual = 49188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4382.359 ; gain = 0.000 ; free physical = 46161 ; free virtual = 49185
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 7 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 4382.359 ; gain = 150.969 ; free physical = 46161 ; free virtual = 49185
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       17609 :
       # of nets not needing routing.......... :        8242 :
           # of internally routed nets........ :        7076 :
           # of nets with no loads............ :        1001 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        9367 :
           # of fully routed nets............. :        9367 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4481.336 ; gain = 0.988 ; free physical = 45896 ; free virtual = 48921
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:31:40 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.247ns (42.039%)  route 3.098ns (57.961%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     5.321 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.024     5.345    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[30]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.235ns (41.909%)  route 3.098ns (58.091%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     5.309 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[6]
                         net (fo=1, routed)           0.024     5.333    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[31]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.030ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.220ns (41.745%)  route 3.098ns (58.255%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.076     5.294 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.024     5.318    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[29]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[29]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[29]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 -2.030    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.216ns (41.701%)  route 3.098ns (58.299%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     5.290 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.024     5.314    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[28]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[28]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[28]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.235ns (42.082%)  route 3.076ns (57.918%))
  Logic Levels:           10  (CARRY8=3 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     5.286 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.025     5.311    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[24]
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y261        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.235ns (42.090%)  route 3.075ns (57.910%))
  Logic Levels:           10  (CARRY8=3 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     5.286 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.024     5.310    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[22]
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[22]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y261        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[22]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 2.211ns (41.646%)  route 3.098ns (58.354%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     5.285 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.024     5.309    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[26]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[26]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[26]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.205ns (41.580%)  route 3.098ns (58.420%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     5.279 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.024     5.303    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[27]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[27]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[27]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.009ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.223ns (41.959%)  route 3.075ns (58.041%))
  Logic Levels:           10  (CARRY8=3 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     5.274 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.024     5.298    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[23]
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y261        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[23]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y261        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[23]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                 -2.009    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.194ns (41.459%)  route 3.098ns (58.541%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     5.268 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.024     5.292    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[25]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[25]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[25]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 -2.004    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 10:31:42 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3367 |     0 |   1182240 |  0.28 |
|   LUT as Logic             | 3327 |     0 |   1182240 |  0.28 |
|   LUT as Memory            |   40 |     0 |    591840 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 4666 |     0 |   2364480 |  0.20 |
|   Register as Flip Flop    | 4666 |     0 |   2364480 |  0.20 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  143 |     0 |    147780 |  0.10 |
| F7 Muxes                   |   32 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 329   |          Yes |         Set |            - |
| 4337  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1554 |     0 |    147780 |  1.05 |
|   CLBL                                     |  908 |     0 |           |       |
|   CLBM                                     |  646 |     0 |           |       |
| LUT as Logic                               | 3327 |     0 |   1182240 |  0.28 |
|   using O5 output only                     |   36 |       |           |       |
|   using O6 output only                     | 2590 |       |           |       |
|   using O5 and O6                          |  701 |       |           |       |
| LUT as Memory                              |   40 |     0 |    591840 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 4666 |     0 |   2364480 |  0.20 |
|   Register driven from within the CLB      | 2081 |       |           |       |
|   Register driven from outside the CLB     | 2585 |       |           |       |
|     LUT in front of the register is unused | 2116 |       |           |       |
|     LUT in front of the register is used   |  469 |       |           |       |
| Unique Control Sets                        |  115 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 969.5 |     0 |      2160 | 44.88 |
|   RAMB36/FIFO*    |   967 |     0 |      2160 | 44.77 |
|     RAMB36E2 only |   967 |       |           |       |
|   RAMB18          |     5 |     0 |      4320 |  0.12 |
|     RAMB18E2 only |     5 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |      6840 |  0.10 |
|   DSP48E2 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |      1800 |  0.06 |
|   BUFGCE             |    1 |     0 |       720 |  0.14 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4337 |            Register |
| LUT3     | 1044 |                 CLB |
| LUT5     |  987 |                 CLB |
| RAMB36E2 |  967 |           Block Ram |
| LUT6     |  918 |                 CLB |
| LUT4     |  490 |                 CLB |
| LUT2     |  463 |                 CLB |
| FDSE     |  329 |            Register |
| CARRY8   |  143 |                 CLB |
| LUT1     |  126 |                 CLB |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   32 |                 CLB |
| DSP48E2  |    7 |          Arithmetic |
| RAMB18E2 |    5 |           Block Ram |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |  992 |       |     17280 |  5.74 |
|   SLR0 -> SLR1                   |  721 |       |           |  4.17 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |  271 |       |           |  1.57 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |  992 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |  271 |
| SLR0 |    0 |  721 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1480 |   74 |    0 |   3.00 |   0.15 |   0.00 |
|   CLBL                     |   849 |   59 |    0 |   3.45 |   0.24 |   0.00 |
|   CLBM                     |   631 |   15 |    0 |   2.56 |   0.06 |   0.00 |
| CLB LUTs                   |  3287 |   80 |    0 |   0.83 |   0.02 |   0.00 |
|   LUT as Logic             |  3247 |   80 |    0 |   0.82 |   0.02 |   0.00 |
|   LUT as Memory            |    40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Distributed RAM |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              |  4666 |    0 |    0 |   0.59 |   0.00 |   0.00 |
| CARRY8                     |   143 |    0 |    0 |   0.29 |   0.00 |   0.00 |
| F7 Muxes                   |    32 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 701.5 |  268 |    0 |  97.43 |  37.22 |   0.00 |
|   RAMB36/FIFO              |   699 |  268 |    0 |  97.08 |  37.22 |   0.00 |
|   RAMB18                   |     5 |    0 |    0 |   0.35 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     7 |    0 |    0 |   0.31 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   115 |    0 |    0 |   0.12 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:31:43 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.057    -4259.260                   7141                28847        0.045        0.000                      0                28847        1.155        0.000                       0                  5716  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.057    -4259.260                   7141                28847        0.045        0.000                      0                28847        1.155        0.000                       0                  5716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         7141  Failing Endpoints,  Worst Slack       -2.057ns,  Total Violation    -4259.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.247ns (42.039%)  route 3.098ns (57.961%))
  Logic Levels:           11  (CARRY8=4 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ap_clk
    RAMB36_X7Y95         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y95         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      0.962     0.962 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     0.998    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_0_n_39
    RAMB36_X7Y96         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.147 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_1_n_39
    RAMB36_X7Y97         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.332 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.368    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_2_n_39
    RAMB36_X7Y98         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.517 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.553    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_3_n_39
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.702 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.738    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_4_n_39
    RAMB36_X7Y100        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.887 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     1.923    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_5_n_39
    RAMB36_X7Y101        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.072 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     2.108    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_6_n_39
    RAMB36_X7Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.201 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_U/delete_tree_p_stack_i_ram_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           2.753     4.954    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_i_q0[1]
    SLR Crossing[1->0]   
    SLICE_X86Y259        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     5.125 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.148    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[8]_i_1_n_5
    SLICE_X86Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.160 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.183    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[16]_i_1_n_5
    SLICE_X86Y261        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     5.195 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.023     5.218    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[24]_i_1_n_5
    SLICE_X86Y262        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     5.321 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.024     5.345    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i_3_fu_247_p2[30]
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/ap_clk
    SLICE_X86Y262        FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X86Y262        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/i4_reg_152_reg[30]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_1_reg_559_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_reg_229_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ap_clk
    SLICE_X60Y155        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_1_reg_559_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_1_reg_559_reg[22]/Q
                         net (fo=1, routed)           0.055     0.092    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_1_reg_559[22]
    SLICE_X61Y155        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_reg_229_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5749, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/ap_clk
    SLICE_X61Y155        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_reg_229_reg[22]/C
                         clock pessimism              0.000     0.000    
    SLICE_X61Y155        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_329/offset_reg_229_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X4Y58  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y58  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y58  bd_0_i/hls_inst/inst/grp_delete_tree_fu_381/p_stack_root_U/build_AhoCorasick_queue_ram_U/ram_reg_14/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-2.057355, worst hold slack (WHS)=0.045000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.057355) is less than 0
HLS EXTRACTION: calculating BRAM count: (5 bram18) + 2 * (967 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 3287 4666 7 1939 0 40 1480 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 10:31:43 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1480
LUT:           3287
FF:            4666
DSP:              7
BRAM:          1939
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.823
CP achieved post-implementation:    5.357
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:31:43 2020...
INFO: [HLS 200-112] Total elapsed time: 1952.01 seconds; peak allocated memory: 2.121 GB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb  6 10:31:44 2020...
