// Seed: 3702523671
module module_0 (
    output logic id_0,
    input  logic id_1,
    output reg   id_2,
    output logic id_3
);
  integer id_4;
  logic   id_5;
  always @(id_4 == id_4 or negedge id_1) begin
    if (1'b0) id_2 <= 1;
    else id_4 <= id_4;
  end
  assign id_3 = 1;
  logic id_6;
  assign id_2 = 1;
  logic id_7;
  type_16(
      (id_6), 1, 1'd0
  );
  logic id_8 = 1;
endmodule
