{
  "module_name": "stm32mp1-clks.h",
  "hash_id": "104730ef108268dc5c4efe8200b181143fc4291a08ce8d48776e8ff1e1bd4a8a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/stm32mp1-clks.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_STM32MP1_CLKS_H_\n#define _DT_BINDINGS_STM32MP1_CLKS_H_\n\n \n#define CK_HSE\t\t0\n#define CK_CSI\t\t1\n#define CK_LSI\t\t2\n#define CK_LSE\t\t3\n#define CK_HSI\t\t4\n#define CK_HSE_DIV2\t5\n\n \n#define TIM2\t\t6\n#define TIM3\t\t7\n#define TIM4\t\t8\n#define TIM5\t\t9\n#define TIM6\t\t10\n#define TIM7\t\t11\n#define TIM12\t\t12\n#define TIM13\t\t13\n#define TIM14\t\t14\n#define LPTIM1\t\t15\n#define SPI2\t\t16\n#define SPI3\t\t17\n#define USART2\t\t18\n#define USART3\t\t19\n#define UART4\t\t20\n#define UART5\t\t21\n#define UART7\t\t22\n#define UART8\t\t23\n#define I2C1\t\t24\n#define I2C2\t\t25\n#define I2C3\t\t26\n#define I2C5\t\t27\n#define SPDIF\t\t28\n#define CEC\t\t29\n#define DAC12\t\t30\n#define MDIO\t\t31\n#define TIM1\t\t32\n#define TIM8\t\t33\n#define TIM15\t\t34\n#define TIM16\t\t35\n#define TIM17\t\t36\n#define SPI1\t\t37\n#define SPI4\t\t38\n#define SPI5\t\t39\n#define USART6\t\t40\n#define SAI1\t\t41\n#define SAI2\t\t42\n#define SAI3\t\t43\n#define DFSDM\t\t44\n#define FDCAN\t\t45\n#define LPTIM2\t\t46\n#define LPTIM3\t\t47\n#define LPTIM4\t\t48\n#define LPTIM5\t\t49\n#define SAI4\t\t50\n#define SYSCFG\t\t51\n#define VREF\t\t52\n#define TMPSENS\t\t53\n#define PMBCTRL\t\t54\n#define HDP\t\t55\n#define LTDC\t\t56\n#define DSI\t\t57\n#define IWDG2\t\t58\n#define USBPHY\t\t59\n#define STGENRO\t\t60\n#define SPI6\t\t61\n#define I2C4\t\t62\n#define I2C6\t\t63\n#define USART1\t\t64\n#define RTCAPB\t\t65\n#define TZC1\t\t66\n#define TZPC\t\t67\n#define IWDG1\t\t68\n#define BSEC\t\t69\n#define STGEN\t\t70\n#define DMA1\t\t71\n#define DMA2\t\t72\n#define DMAMUX\t\t73\n#define ADC12\t\t74\n#define USBO\t\t75\n#define SDMMC3\t\t76\n#define DCMI\t\t77\n#define CRYP2\t\t78\n#define HASH2\t\t79\n#define RNG2\t\t80\n#define CRC2\t\t81\n#define HSEM\t\t82\n#define IPCC\t\t83\n#define GPIOA\t\t84\n#define GPIOB\t\t85\n#define GPIOC\t\t86\n#define GPIOD\t\t87\n#define GPIOE\t\t88\n#define GPIOF\t\t89\n#define GPIOG\t\t90\n#define GPIOH\t\t91\n#define GPIOI\t\t92\n#define GPIOJ\t\t93\n#define GPIOK\t\t94\n#define GPIOZ\t\t95\n#define CRYP1\t\t96\n#define HASH1\t\t97\n#define RNG1\t\t98\n#define BKPSRAM\t\t99\n#define MDMA\t\t100\n#define GPU\t\t101\n#define ETHCK\t\t102\n#define ETHTX\t\t103\n#define ETHRX\t\t104\n#define ETHMAC\t\t105\n#define FMC\t\t106\n#define QSPI\t\t107\n#define SDMMC1\t\t108\n#define SDMMC2\t\t109\n#define CRC1\t\t110\n#define USBH\t\t111\n#define ETHSTP\t\t112\n#define TZC2\t\t113\n\n \n#define SDMMC1_K\t118\n#define SDMMC2_K\t119\n#define SDMMC3_K\t120\n#define FMC_K\t\t121\n#define QSPI_K\t\t122\n#define ETHCK_K\t\t123\n#define RNG1_K\t\t124\n#define RNG2_K\t\t125\n#define GPU_K\t\t126\n#define USBPHY_K\t127\n#define STGEN_K\t\t128\n#define SPDIF_K\t\t129\n#define SPI1_K\t\t130\n#define SPI2_K\t\t131\n#define SPI3_K\t\t132\n#define SPI4_K\t\t133\n#define SPI5_K\t\t134\n#define SPI6_K\t\t135\n#define CEC_K\t\t136\n#define I2C1_K\t\t137\n#define I2C2_K\t\t138\n#define I2C3_K\t\t139\n#define I2C4_K\t\t140\n#define I2C5_K\t\t141\n#define I2C6_K\t\t142\n#define LPTIM1_K\t143\n#define LPTIM2_K\t144\n#define LPTIM3_K\t145\n#define LPTIM4_K\t146\n#define LPTIM5_K\t147\n#define USART1_K\t148\n#define USART2_K\t149\n#define USART3_K\t150\n#define UART4_K\t\t151\n#define UART5_K\t\t152\n#define USART6_K\t153\n#define UART7_K\t\t154\n#define UART8_K\t\t155\n#define DFSDM_K\t\t156\n#define FDCAN_K\t\t157\n#define SAI1_K\t\t158\n#define SAI2_K\t\t159\n#define SAI3_K\t\t160\n#define SAI4_K\t\t161\n#define ADC12_K\t\t162\n#define DSI_K\t\t163\n#define DSI_PX\t\t164\n#define ADFSDM_K\t165\n#define USBO_K\t\t166\n#define LTDC_PX\t\t167\n#define DAC12_K\t\t168\n#define ETHPTP_K\t169\n\n \n#define PLL1\t\t176\n#define PLL2\t\t177\n#define PLL3\t\t178\n#define PLL4\t\t179\n\n \n#define PLL1_P\t\t180\n#define PLL1_Q\t\t181\n#define PLL1_R\t\t182\n#define PLL2_P\t\t183\n#define PLL2_Q\t\t184\n#define PLL2_R\t\t185\n#define PLL3_P\t\t186\n#define PLL3_Q\t\t187\n#define PLL3_R\t\t188\n#define PLL4_P\t\t189\n#define PLL4_Q\t\t190\n#define PLL4_R\t\t191\n\n \n#define RTC\t\t192\n\n \n#define CK_PER\t\t193\n#define CK_MPU\t\t194\n#define CK_AXI\t\t195\n#define CK_MCU\t\t196\n\n \n#define TIM2_K\t\t197\n#define TIM3_K\t\t198\n#define TIM4_K\t\t199\n#define TIM5_K\t\t200\n#define TIM6_K\t\t201\n#define TIM7_K\t\t202\n#define TIM12_K\t\t203\n#define TIM13_K\t\t204\n#define TIM14_K\t\t205\n#define TIM1_K\t\t206\n#define TIM8_K\t\t207\n#define TIM15_K\t\t208\n#define TIM16_K\t\t209\n#define TIM17_K\t\t210\n\n \n#define CK_MCO1\t\t211\n#define CK_MCO2\t\t212\n\n \n#define CK_DBG\t\t214\n#define CK_TRACE\t215\n\n \n#define DDRC1\t\t220\n#define DDRC1LP\t\t221\n#define DDRC2\t\t222\n#define DDRC2LP\t\t223\n#define DDRPHYC\t\t224\n#define DDRPHYCLP\t225\n#define DDRCAPB\t\t226\n#define DDRCAPBLP\t227\n#define AXIDCG\t\t228\n#define DDRPHYCAPB\t229\n#define DDRPHYCAPBLP\t230\n#define DDRPERFM\t231\n\n#define STM32MP1_LAST_CLK 232\n\n \n#define CK_SCMI_HSE\t\t0\n#define CK_SCMI_HSI\t\t1\n#define CK_SCMI_CSI\t\t2\n#define CK_SCMI_LSE\t\t3\n#define CK_SCMI_LSI\t\t4\n#define CK_SCMI_PLL2_Q\t\t5\n#define CK_SCMI_PLL2_R\t\t6\n#define CK_SCMI_MPU\t\t7\n#define CK_SCMI_AXI\t\t8\n#define CK_SCMI_BSEC\t\t9\n#define CK_SCMI_CRYP1\t\t10\n#define CK_SCMI_GPIOZ\t\t11\n#define CK_SCMI_HASH1\t\t12\n#define CK_SCMI_I2C4\t\t13\n#define CK_SCMI_I2C6\t\t14\n#define CK_SCMI_IWDG1\t\t15\n#define CK_SCMI_RNG1\t\t16\n#define CK_SCMI_RTC\t\t17\n#define CK_SCMI_RTCAPB\t\t18\n#define CK_SCMI_SPI6\t\t19\n#define CK_SCMI_USART1\t\t20\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}