-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_mat_421_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    in_mat_421_empty_n : IN STD_LOGIC;
    in_mat_421_read : OUT STD_LOGIC;
    gaussian_mat_41_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    gaussian_mat_41_full_n : IN STD_LOGIC;
    gaussian_mat_41_write : OUT STD_LOGIC;
    img_height_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    img_height_empty_n : IN STD_LOGIC;
    img_height_read : OUT STD_LOGIC;
    img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    img_width_empty_n : IN STD_LOGIC;
    img_width_read : OUT STD_LOGIC;
    img_height_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_height_out_full_n : IN STD_LOGIC;
    img_height_out_write : OUT STD_LOGIC;
    img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    img_width_out_full_n : IN STD_LOGIC;
    img_width_out_write : OUT STD_LOGIC );
end;


architecture behav of canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_mat_421_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln215_reg_2224 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln116_reg_2364 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i345_i_i_reg_2355 : STD_LOGIC_VECTOR (0 downto 0);
    signal gaussian_mat_41_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal icmp_ln116_reg_2364_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_9_reg_2388 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_9_reg_2388_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal img_height_blk_n : STD_LOGIC;
    signal img_width_blk_n : STD_LOGIC;
    signal img_height_out_blk_n : STD_LOGIC;
    signal img_width_out_blk_n : STD_LOGIC;
    signal col_V_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_11_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_11_reg_392_pp1_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op118_read_state7 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op386_write_state10 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal b1_V_10_reg_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal b0_V_reg_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal m1_V_10_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal m0_V_1_reg_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal t1_V_10_reg_452 : STD_LOGIC_VECTOR (7 downto 0);
    signal t0_V_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal shift_x_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal P0_V_10_reg_490 : STD_LOGIC_VECTOR (55 downto 0);
    signal img_height_read_reg_2204 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_fu_571_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_reg_2209 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln878_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_reg_2215 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_10_fu_587_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln215_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln534_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_reg_2228 : STD_LOGIC_VECTOR (63 downto 0);
    signal img_height_cast47_i_fu_603_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_cast47_i_reg_2233 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal op2_assign_3_fu_606_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal op2_assign_3_reg_2238 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln878_3_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_2243 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln227_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tp_V_fu_698_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_V_reg_2341 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_V_fu_714_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_V_reg_2346 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_fu_730_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_V_reg_2351 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i345_i_i_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_12_fu_758_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_V_12_reg_2359 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln116_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_reg_2364_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_reg_2364_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_9_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf1_V_8_reg_2392 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal src_buf1_V_9_reg_2397 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf2_V_8_reg_2402 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf2_V_9_reg_2407 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf3_V_8_reg_2412 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf3_V_9_reg_2417 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign_1_reg_2422 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_fu_1872_p8 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_i_fu_1890_p8 : STD_LOGIC_VECTOR (55 downto 0);
    signal row_V_4_fu_2015_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_V_4_reg_2438 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal row_ind_V_4_fu_2033_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_4_reg_2443 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter2_state8 : STD_LOGIC;
    signal buf_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_ce0 : STD_LOGIC;
    signal buf_V_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_ce1 : STD_LOGIC;
    signal buf_V_0_we1 : STD_LOGIC;
    signal buf_V_0_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_1_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_we1 : STD_LOGIC;
    signal buf_V_2_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_ready : STD_LOGIC;
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_ready : STD_LOGIC;
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_ready : STD_LOGIC;
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_V_reg_368 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_ind_V_reg_380 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_col_V_11_phi_fu_396_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_b1_V_10_phi_fu_408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_b0_V_phi_fu_420_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_m1_V_10_phi_fu_432_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_m0_V_1_phi_fu_444_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_t1_V_10_phi_fu_456_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_t0_V_phi_fu_468_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter0_buf2_V_reg_502 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter1_buf2_V_reg_502 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter2_buf2_V_reg_502 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter3_buf2_V_reg_502 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp1_iter0_P0_V_9_reg_513 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_phi_reg_pp1_iter1_P0_V_9_reg_513 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_phi_reg_pp1_iter2_P0_V_9_reg_513 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_phi_reg_pp1_iter3_P0_V_9_reg_513 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_phi_reg_pp1_iter4_P0_V_9_reg_513 : STD_LOGIC_VECTOR (55 downto 0);
    signal P0_V_11_reg_524 : STD_LOGIC_VECTOR (55 downto 0);
    signal shift_x_2_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf0_V_fu_820_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal buf1_V_fu_832_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_6_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_5_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tp_fu_146 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_150 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_fu_154 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_buf1_V_0_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf1_V_1_1_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal A00_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal t1_V_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf2_V_0_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf2_V_1_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal m0_V_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal m1_V_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf3_V_0_1_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf3_V_1_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal A01_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal b1_V_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_2006_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ret_40_fu_2195_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_58_fu_612_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln870_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_1_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln231_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln231_fu_684_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_1_fu_648_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln231_2_fu_706_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_2_fu_656_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln231_4_fu_722_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_2_fu_664_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln45_fu_964_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_1_fu_976_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln45_fu_992_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_1_fu_968_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_fu_972_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_fu_1002_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_fu_1008_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_2_fu_998_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln48_1_fu_1018_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_2_fu_988_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln48_fu_1022_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln48_fu_980_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_2_fu_984_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_2_fu_1032_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_4_fu_1038_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_3_fu_1028_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_3_fu_1042_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_1_fu_1012_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_1_fu_1048_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_1_fu_1056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_6_fu_1072_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_4_fu_1064_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_2_fu_1076_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_7_fu_1082_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_5_fu_1068_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_3_fu_1086_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln45_1_fu_1114_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_3_fu_1102_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_3_fu_1106_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_2_fu_1124_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_1_fu_1130_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_4_fu_1120_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln47_1_fu_1140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln48_1_fu_1144_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_3_fu_1110_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_4_fu_1154_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_6_fu_1160_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_5_fu_1150_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_5_fu_1164_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_2_fu_1134_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_2_fu_1170_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_2_fu_1178_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_10_fu_1194_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_9_fu_1186_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_4_fu_1198_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_12_fu_1204_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_8_fu_1190_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_5_fu_1208_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_4_fu_1224_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_5_fu_1228_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_4_fu_1236_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_2_fu_1242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_2_fu_1252_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_4_fu_1232_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_6_fu_1262_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_8_fu_1268_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_7_fu_1258_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_7_fu_1272_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_3_fu_1246_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_3_fu_1278_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_3_fu_1286_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_15_fu_1302_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_13_fu_1294_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_6_fu_1306_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_16_fu_1312_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_11_fu_1298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_7_fu_1316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_5_fu_1332_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_6_fu_1336_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_6_fu_1344_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_3_fu_1350_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_3_fu_1360_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_5_fu_1340_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_8_fu_1370_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_10_fu_1376_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_9_fu_1366_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_9_fu_1380_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_4_fu_1354_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_4_fu_1386_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_4_fu_1394_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_19_fu_1410_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_18_fu_1402_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_8_fu_1414_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_21_fu_1420_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_14_fu_1406_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_9_fu_1424_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_6_fu_1440_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_7_fu_1444_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_8_fu_1452_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_4_fu_1458_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_4_fu_1468_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_6_fu_1448_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_10_fu_1478_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_12_fu_1484_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_11_fu_1474_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_11_fu_1488_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_5_fu_1462_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_5_fu_1494_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_5_fu_1502_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_24_fu_1518_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_22_fu_1510_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_10_fu_1522_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_25_fu_1528_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_17_fu_1514_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_11_fu_1532_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_7_fu_1548_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_8_fu_1552_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_10_fu_1560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_5_fu_1566_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_5_fu_1576_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_7_fu_1556_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_12_fu_1586_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_14_fu_1592_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_13_fu_1582_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_13_fu_1596_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_6_fu_1570_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_6_fu_1602_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_6_fu_1610_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_28_fu_1626_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_27_fu_1618_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_12_fu_1630_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_29_fu_1636_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_20_fu_1622_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_13_fu_1640_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln46_9_fu_1656_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_8_fu_1660_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_12_fu_1668_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_6_fu_1674_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_6_fu_1684_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_9_fu_1664_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_14_fu_1694_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_16_fu_1700_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_15_fu_1690_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_15_fu_1704_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_7_fu_1678_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_7_fu_1710_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_7_fu_1718_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_31_fu_1734_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_30_fu_1726_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_14_fu_1738_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_32_fu_1744_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_23_fu_1730_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_15_fu_1748_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln46_10_fu_1764_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln45_8_fu_1768_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_14_fu_1772_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_7_fu_1778_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_7_fu_1788_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_18_fu_1798_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_16_fu_1802_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_19_fu_1808_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_17_fu_1794_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_17_fu_1812_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_8_fu_1782_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A1_8_fu_1818_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_8_fu_1826_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_34_fu_1842_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_33_fu_1834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_16_fu_1846_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_35_fu_1852_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_26_fu_1838_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_17_fu_1856_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal g_x_V_54_fu_1862_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_53_fu_1754_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_52_fu_1646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_51_fu_1538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_50_fu_1430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_49_fu_1322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_x_V_fu_1214_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln781_1_fu_1971_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln208_1_fu_1968_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_fu_1978_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1349_1_fu_1986_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_fu_1996_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1349_1_fu_1990_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal row_ind_V_3_fu_2021_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln870_8_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1460_1_fu_2063_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1460_fu_2059_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_fu_2077_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln47_fu_2073_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln50_fu_2085_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln50_2_fu_2091_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_1_fu_2081_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln50_1_fu_2095_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal A0_fu_2067_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal A1_fu_2101_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal A2_fu_2109_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln52_2_fu_2125_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_fu_2117_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln52_fu_2129_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln52_3_fu_2135_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln52_1_fu_2121_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln52_1_fu_2139_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal val_assign_s_fu_2145_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_2159_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln208_fu_2155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_27_fu_2167_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1349_fu_2175_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_s_fu_2185_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1349_fu_2179_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_235 : BOOLEAN;
    signal ap_condition_242 : BOOLEAN;
    signal ap_condition_1904 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xfExtractPixels_8_24_0_1 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component canny_accel_mux_32_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    buf_V_0_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_0_address0,
        ce0 => buf_V_0_ce0,
        q0 => buf_V_0_q0,
        address1 => buf_V_0_address1,
        ce1 => buf_V_0_ce1,
        we1 => buf_V_0_we1,
        d1 => buf_V_0_d1);

    buf_V_1_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => buf_V_1_d1);

    buf_V_2_U : component canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        we1 => buf_V_2_we1,
        d1 => buf_V_2_d1);

    call_ret6_i_xfExtractPixels_8_24_0_1_fu_549 : component canny_accel_xfExtractPixels_8_24_0_1
    port map (
        ap_ready => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_ready,
        p_read => src_buf1_V_0_1_fu_158,
        p_read1 => src_buf1_V_1_1_fu_162,
        p_read10 => buf0_V_fu_820_p5,
        ap_return_0 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_0,
        ap_return_1 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_1,
        ap_return_2 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_2,
        ap_return_3 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_3,
        ap_return_4 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_4,
        ap_return_5 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_5,
        ap_return_6 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_6,
        ap_return_7 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_7,
        ap_return_8 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_8,
        ap_return_9 => call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_9);

    call_ret7_i_xfExtractPixels_8_24_0_1_fu_556 : component canny_accel_xfExtractPixels_8_24_0_1
    port map (
        ap_ready => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_ready,
        p_read => src_buf2_V_0_1_fu_174,
        p_read1 => src_buf2_V_1_1_fu_178,
        p_read10 => buf1_V_fu_832_p5,
        ap_return_0 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_0,
        ap_return_1 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_1,
        ap_return_2 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_2,
        ap_return_3 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_3,
        ap_return_4 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_4,
        ap_return_5 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_5,
        ap_return_6 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_6,
        ap_return_7 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_7,
        ap_return_8 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8,
        ap_return_9 => call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_9);

    call_ret_i_xfExtractPixels_8_24_0_1_fu_563 : component canny_accel_xfExtractPixels_8_24_0_1
    port map (
        ap_ready => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_ready,
        p_read => src_buf3_V_0_1_fu_190,
        p_read1 => src_buf3_V_1_1_fu_194,
        p_read10 => ap_phi_reg_pp1_iter3_buf2_V_reg_502,
        ap_return_0 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_0,
        ap_return_1 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_1,
        ap_return_2 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_2,
        ap_return_3 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_3,
        ap_return_4 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_4,
        ap_return_5 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_5,
        ap_return_6 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_6,
        ap_return_7 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_7,
        ap_return_8 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_8,
        ap_return_9 => call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_9);

    mux_32_64_1_1_U79 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => tp_V_reg_2341,
        dout => buf0_V_fu_820_p5);

    mux_32_64_1_1_U80 : component canny_accel_mux_32_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 2,
        dout_WIDTH => 64)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => mid_V_reg_2346,
        dout => buf1_V_fu_832_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln227_fu_628_p2 = ap_const_lv1_1) or (icmp_ln878_3_reg_2243 = ap_const_lv1_1)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter2_state8)) then 
                        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    P0_V_10_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                P0_V_10_reg_490 <= ap_const_lv56_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                P0_V_10_reg_490 <= ap_phi_reg_pp1_iter4_P0_V_9_reg_513;
            end if; 
        end if;
    end process;

    P0_V_11_reg_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                P0_V_11_reg_524 <= P0_V_10_reg_490;
            elsif (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_1))) then 
                P0_V_11_reg_524 <= ap_const_lv56_0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_buf2_V_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_235)) then
                if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_fu_764_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_buf2_V_reg_502 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_buf2_V_reg_502 <= ap_phi_reg_pp1_iter0_buf2_V_reg_502;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter2_buf2_V_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter2_buf2_V_reg_502 <= in_mat_421_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter2_buf2_V_reg_502 <= ap_phi_reg_pp1_iter1_buf2_V_reg_502;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter4_P0_V_9_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                if (((icmp_ln116_reg_2364_pp1_iter2_reg = ap_const_lv1_0) and (icmp_ln870_9_reg_2388 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter4_P0_V_9_reg_513 <= tmp_36_i_fu_1872_p8;
                elsif (((icmp_ln116_reg_2364_pp1_iter2_reg = ap_const_lv1_0) and (icmp_ln870_9_reg_2388 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter4_P0_V_9_reg_513 <= tmp_i_fu_1890_p8;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter4_P0_V_9_reg_513 <= ap_phi_reg_pp1_iter3_P0_V_9_reg_513;
                end if;
            end if; 
        end if;
    end process;

    b0_V_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                b0_V_reg_416 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                b0_V_reg_416 <= src_buf3_V_8_reg_2412;
            end if; 
        end if;
    end process;

    b1_V_10_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                b1_V_10_reg_404 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                b1_V_10_reg_404 <= src_buf3_V_9_reg_2417;
            end if; 
        end if;
    end process;

    col_V_11_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                col_V_11_reg_392 <= ap_const_lv8_0;
            elsif (((icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                col_V_11_reg_392 <= col_V_12_reg_2359;
            end if; 
        end if;
    end process;

    col_V_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln215_fu_593_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                col_V_reg_357 <= col_V_10_fu_587_p2;
            elsif ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_V_reg_357 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    m0_V_1_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                m0_V_1_reg_440 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                m0_V_1_reg_440 <= src_buf2_V_8_reg_2402;
            end if; 
        end if;
    end process;

    m1_V_10_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                m1_V_10_reg_428 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                m1_V_10_reg_428 <= src_buf2_V_9_reg_2407;
            end if; 
        end if;
    end process;

    row_V_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_3_fu_622_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_reg_368 <= ap_const_lv11_1;
            elsif (((gaussian_mat_41_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                row_V_reg_368 <= row_V_4_reg_2438;
            end if; 
        end if;
    end process;

    row_ind_V_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_3_fu_622_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_reg_380 <= ap_const_lv13_2;
            elsif (((gaussian_mat_41_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                row_ind_V_reg_380 <= row_ind_V_4_reg_2443;
            end if; 
        end if;
    end process;

    shift_x_2_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                shift_x_2_reg_536 <= ap_const_lv1_1;
            elsif (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_1))) then 
                shift_x_2_reg_536 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    shift_x_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                shift_x_reg_476 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                shift_x_reg_476 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    t0_V_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                t0_V_reg_464 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                t0_V_reg_464 <= src_buf1_V_8_reg_2392;
            end if; 
        end if;
    end process;

    t1_V_10_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then 
                t1_V_10_reg_452 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                t1_V_10_reg_452 <= src_buf1_V_9_reg_2397;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln116_reg_2364_pp1_iter2_reg = ap_const_lv1_0))) then
                A00_fu_166 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_8;
                A01_fu_198 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_8;
                b1_V_fu_202 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_9;
                m0_V_fu_182 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8;
                m1_V_fu_186 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_9;
                src_buf1_V_0_1_fu_158 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_0;
                src_buf1_V_1_1_fu_162 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_1;
                src_buf1_V_8_reg_2392 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_8;
                src_buf1_V_9_reg_2397 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_9;
                src_buf2_V_0_1_fu_174 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_0;
                src_buf2_V_1_1_fu_178 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_1;
                src_buf2_V_8_reg_2402 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8;
                src_buf2_V_9_reg_2407 <= call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_9;
                src_buf3_V_0_1_fu_190 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_0;
                src_buf3_V_1_1_fu_194 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_1;
                src_buf3_V_8_reg_2412 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_8;
                src_buf3_V_9_reg_2417 <= call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_9;
                t1_V_fu_170 <= call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_phi_reg_pp1_iter1_P0_V_9_reg_513 <= ap_phi_reg_pp1_iter0_P0_V_9_reg_513;
                col_V_12_reg_2359 <= col_V_12_fu_758_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_phi_reg_pp1_iter2_P0_V_9_reg_513 <= ap_phi_reg_pp1_iter1_P0_V_9_reg_513;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp1_iter3_P0_V_9_reg_513 <= ap_phi_reg_pp1_iter2_P0_V_9_reg_513;
                ap_phi_reg_pp1_iter3_buf2_V_reg_502 <= ap_phi_reg_pp1_iter2_buf2_V_reg_502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bottom_V_reg_2351 <= bottom_V_fu_730_p3;
                bottom_fu_154 <= bottom_V_fu_730_p3;
                cmp_i_i345_i_i_reg_2355 <= cmp_i_i345_i_i_fu_738_p2;
                mid_V_reg_2346 <= mid_V_fu_714_p3;
                mid_fu_150 <= mid_V_fu_714_p3;
                tp_V_reg_2341 <= tp_V_fu_698_p3;
                tp_fu_146 <= tp_V_fu_698_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                col_V_11_reg_392_pp1_iter1_reg <= col_V_11_reg_392;
                icmp_ln116_reg_2364 <= icmp_ln116_fu_764_p2;
                icmp_ln116_reg_2364_pp1_iter1_reg <= icmp_ln116_reg_2364;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln116_reg_2364_pp1_iter2_reg <= icmp_ln116_reg_2364_pp1_iter1_reg;
                icmp_ln116_reg_2364_pp1_iter3_reg <= icmp_ln116_reg_2364_pp1_iter2_reg;
                icmp_ln870_9_reg_2388_pp1_iter3_reg <= icmp_ln870_9_reg_2388;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln215_reg_2224 <= icmp_ln215_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter1_reg = ap_const_lv1_0))) then
                icmp_ln870_9_reg_2388 <= icmp_ln870_9_fu_790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln878_3_reg_2243 <= icmp_ln878_3_fu_622_p2;
                    img_height_cast47_i_reg_2233(9 downto 0) <= img_height_cast47_i_fu_603_p1(9 downto 0);
                op2_assign_3_reg_2238 <= op2_assign_3_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln878_reg_2215 <= icmp_ln878_fu_581_p2;
                img_height_read_reg_2204 <= img_height_dout;
                trunc_ln_reg_2209 <= img_width_dout(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                row_V_4_reg_2438 <= row_V_4_fu_2015_p2;
                row_ind_V_4_reg_2443 <= row_ind_V_4_fu_2033_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln116_reg_2364_pp1_iter2_reg = ap_const_lv1_0))) then
                val_assign_1_reg_2422 <= add_ln52_3_fu_1086_p2(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln215_fu_593_p2 = ap_const_lv1_0))) then
                    zext_ln534_reg_2228(7 downto 0) <= zext_ln534_fu_598_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln534_reg_2228(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    img_height_cast47_i_reg_2233(10) <= '0';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, gaussian_mat_41_full_n, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_CS_fsm_state12, icmp_ln878_reg_2215, ap_enable_reg_pp0_iter0, icmp_ln215_fu_593_p2, icmp_ln878_3_reg_2243, icmp_ln227_fu_628_p2, ap_CS_fsm_state5, ap_enable_reg_pp1_iter3, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln215_fu_593_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln215_fu_593_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln227_fu_628_p2 = ap_const_lv1_1) or (icmp_ln878_3_reg_2243 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln227_fu_628_p2 = ap_const_lv1_0) and (icmp_ln878_3_reg_2243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln878_reg_2215 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((gaussian_mat_41_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    A0_1_fu_1012_p2 <= std_logic_vector(unsigned(zext_ln49_fu_1008_p1) + unsigned(zext_ln46_2_fu_998_p1));
    A0_2_fu_1134_p2 <= std_logic_vector(unsigned(zext_ln49_1_fu_1130_p1) + unsigned(zext_ln46_4_fu_1120_p1));
    A0_3_fu_1246_p2 <= std_logic_vector(unsigned(zext_ln49_2_fu_1242_p1) + unsigned(zext_ln49_fu_1008_p1));
    A0_4_fu_1354_p2 <= std_logic_vector(unsigned(zext_ln49_3_fu_1350_p1) + unsigned(zext_ln49_1_fu_1130_p1));
    A0_5_fu_1462_p2 <= std_logic_vector(unsigned(zext_ln49_4_fu_1458_p1) + unsigned(zext_ln49_2_fu_1242_p1));
    A0_6_fu_1570_p2 <= std_logic_vector(unsigned(zext_ln49_5_fu_1566_p1) + unsigned(zext_ln49_3_fu_1350_p1));
    A0_7_fu_1678_p2 <= std_logic_vector(unsigned(zext_ln49_6_fu_1674_p1) + unsigned(zext_ln49_4_fu_1458_p1));
    A0_8_fu_1782_p2 <= std_logic_vector(unsigned(zext_ln49_7_fu_1778_p1) + unsigned(zext_ln49_5_fu_1566_p1));
    A0_fu_2067_p2 <= std_logic_vector(unsigned(zext_ln1460_1_fu_2063_p1) + unsigned(zext_ln1460_fu_2059_p1));
    A1_1_fu_1048_p3 <= (add_ln50_3_fu_1042_p2 & ap_const_lv1_0);
    A1_2_fu_1170_p3 <= (add_ln50_5_fu_1164_p2 & ap_const_lv1_0);
    A1_3_fu_1278_p3 <= (add_ln50_7_fu_1272_p2 & ap_const_lv1_0);
    A1_4_fu_1386_p3 <= (add_ln50_9_fu_1380_p2 & ap_const_lv1_0);
    A1_5_fu_1494_p3 <= (add_ln50_11_fu_1488_p2 & ap_const_lv1_0);
    A1_6_fu_1602_p3 <= (add_ln50_13_fu_1596_p2 & ap_const_lv1_0);
    A1_7_fu_1710_p3 <= (add_ln50_15_fu_1704_p2 & ap_const_lv1_0);
    A1_8_fu_1818_p3 <= (add_ln50_17_fu_1812_p2 & ap_const_lv1_0);
    A1_fu_2101_p3 <= (add_ln50_1_fu_2095_p2 & ap_const_lv1_0);
    A2_1_fu_1056_p3 <= (ap_phi_mux_m1_V_10_phi_fu_432_p4 & ap_const_lv2_0);
    A2_2_fu_1178_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_2 & ap_const_lv2_0);
    A2_3_fu_1286_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_3 & ap_const_lv2_0);
    A2_4_fu_1394_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_4 & ap_const_lv2_0);
    A2_5_fu_1502_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_5 & ap_const_lv2_0);
    A2_6_fu_1610_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_6 & ap_const_lv2_0);
    A2_7_fu_1718_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_7 & ap_const_lv2_0);
    A2_8_fu_1826_p3 <= (call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8 & ap_const_lv2_0);
    A2_fu_2109_p3 <= (m1_V_fu_186 & ap_const_lv2_0);
    add_ln45_1_fu_1114_p2 <= std_logic_vector(unsigned(zext_ln48_fu_980_p1) + unsigned(zext_ln45_2_fu_988_p1));
    add_ln45_fu_992_p2 <= std_logic_vector(unsigned(zext_ln45_fu_964_p1) + unsigned(zext_ln46_1_fu_976_p1));
    add_ln48_1_fu_1144_p2 <= std_logic_vector(unsigned(zext_ln45_1_fu_968_p1) + unsigned(zext_ln47_1_fu_1140_p1));
    add_ln48_2_fu_1252_p2 <= std_logic_vector(unsigned(zext_ln45_3_fu_1102_p1) + unsigned(zext_ln1460_2_fu_984_p1));
    add_ln48_3_fu_1360_p2 <= std_logic_vector(unsigned(zext_ln45_4_fu_1224_p1) + unsigned(zext_ln1460_3_fu_1110_p1));
    add_ln48_4_fu_1468_p2 <= std_logic_vector(unsigned(zext_ln45_5_fu_1332_p1) + unsigned(zext_ln1460_4_fu_1232_p1));
    add_ln48_5_fu_1576_p2 <= std_logic_vector(unsigned(zext_ln45_6_fu_1440_p1) + unsigned(zext_ln1460_5_fu_1340_p1));
    add_ln48_6_fu_1684_p2 <= std_logic_vector(unsigned(zext_ln45_7_fu_1548_p1) + unsigned(zext_ln1460_6_fu_1448_p1));
    add_ln48_7_fu_1788_p2 <= std_logic_vector(unsigned(zext_ln46_9_fu_1656_p1) + unsigned(zext_ln1460_7_fu_1556_p1));
    add_ln48_fu_1022_p2 <= std_logic_vector(unsigned(zext_ln48_1_fu_1018_p1) + unsigned(zext_ln45_2_fu_988_p1));
    add_ln49_10_fu_1560_p2 <= std_logic_vector(unsigned(zext_ln45_7_fu_1548_p1) + unsigned(zext_ln46_8_fu_1552_p1));
    add_ln49_12_fu_1668_p2 <= std_logic_vector(unsigned(zext_ln46_9_fu_1656_p1) + unsigned(zext_ln1460_8_fu_1660_p1));
    add_ln49_14_fu_1772_p2 <= std_logic_vector(unsigned(zext_ln46_10_fu_1764_p1) + unsigned(zext_ln45_8_fu_1768_p1));
    add_ln49_2_fu_1124_p2 <= std_logic_vector(unsigned(zext_ln45_3_fu_1102_p1) + unsigned(zext_ln46_3_fu_1106_p1));
    add_ln49_4_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln45_4_fu_1224_p1) + unsigned(zext_ln46_5_fu_1228_p1));
    add_ln49_6_fu_1344_p2 <= std_logic_vector(unsigned(zext_ln45_5_fu_1332_p1) + unsigned(zext_ln46_6_fu_1336_p1));
    add_ln49_8_fu_1452_p2 <= std_logic_vector(unsigned(zext_ln45_6_fu_1440_p1) + unsigned(zext_ln46_7_fu_1444_p1));
    add_ln49_fu_1002_p2 <= std_logic_vector(unsigned(zext_ln45_1_fu_968_p1) + unsigned(zext_ln46_fu_972_p1));
    add_ln50_10_fu_1478_p2 <= std_logic_vector(unsigned(zext_ln46_6_fu_1336_p1) + unsigned(zext_ln1460_6_fu_1448_p1));
    add_ln50_11_fu_1488_p2 <= std_logic_vector(unsigned(zext_ln50_12_fu_1484_p1) + unsigned(zext_ln50_11_fu_1474_p1));
    add_ln50_12_fu_1586_p2 <= std_logic_vector(unsigned(zext_ln46_7_fu_1444_p1) + unsigned(zext_ln1460_7_fu_1556_p1));
    add_ln50_13_fu_1596_p2 <= std_logic_vector(unsigned(zext_ln50_14_fu_1592_p1) + unsigned(zext_ln50_13_fu_1582_p1));
    add_ln50_14_fu_1694_p2 <= std_logic_vector(unsigned(zext_ln46_8_fu_1552_p1) + unsigned(zext_ln1460_9_fu_1664_p1));
    add_ln50_15_fu_1704_p2 <= std_logic_vector(unsigned(zext_ln50_16_fu_1700_p1) + unsigned(zext_ln50_15_fu_1690_p1));
    add_ln50_16_fu_1802_p2 <= std_logic_vector(unsigned(zext_ln1460_8_fu_1660_p1) + unsigned(zext_ln50_18_fu_1798_p1));
    add_ln50_17_fu_1812_p2 <= std_logic_vector(unsigned(zext_ln50_19_fu_1808_p1) + unsigned(zext_ln50_17_fu_1794_p1));
    add_ln50_1_fu_2095_p2 <= std_logic_vector(unsigned(zext_ln50_2_fu_2091_p1) + unsigned(zext_ln50_1_fu_2081_p1));
    add_ln50_2_fu_1032_p2 <= std_logic_vector(unsigned(zext_ln48_fu_980_p1) + unsigned(zext_ln1460_2_fu_984_p1));
    add_ln50_3_fu_1042_p2 <= std_logic_vector(unsigned(zext_ln50_4_fu_1038_p1) + unsigned(zext_ln50_3_fu_1028_p1));
    add_ln50_4_fu_1154_p2 <= std_logic_vector(unsigned(zext_ln46_fu_972_p1) + unsigned(zext_ln1460_3_fu_1110_p1));
    add_ln50_5_fu_1164_p2 <= std_logic_vector(unsigned(zext_ln50_6_fu_1160_p1) + unsigned(zext_ln50_5_fu_1150_p1));
    add_ln50_6_fu_1262_p2 <= std_logic_vector(unsigned(zext_ln46_3_fu_1106_p1) + unsigned(zext_ln1460_4_fu_1232_p1));
    add_ln50_7_fu_1272_p2 <= std_logic_vector(unsigned(zext_ln50_8_fu_1268_p1) + unsigned(zext_ln50_7_fu_1258_p1));
    add_ln50_8_fu_1370_p2 <= std_logic_vector(unsigned(zext_ln46_5_fu_1228_p1) + unsigned(zext_ln1460_5_fu_1340_p1));
    add_ln50_9_fu_1380_p2 <= std_logic_vector(unsigned(zext_ln50_10_fu_1376_p1) + unsigned(zext_ln50_9_fu_1366_p1));
    add_ln50_fu_2085_p2 <= std_logic_vector(unsigned(zext_ln50_fu_2077_p1) + unsigned(zext_ln47_fu_2073_p1));
    add_ln52_10_fu_1522_p2 <= std_logic_vector(unsigned(zext_ln52_24_fu_1518_p1) + unsigned(zext_ln52_22_fu_1510_p1));
    add_ln52_11_fu_1532_p2 <= std_logic_vector(unsigned(zext_ln52_25_fu_1528_p1) + unsigned(zext_ln52_17_fu_1514_p1));
    add_ln52_12_fu_1630_p2 <= std_logic_vector(unsigned(zext_ln52_28_fu_1626_p1) + unsigned(zext_ln52_27_fu_1618_p1));
    add_ln52_13_fu_1640_p2 <= std_logic_vector(unsigned(zext_ln52_29_fu_1636_p1) + unsigned(zext_ln52_20_fu_1622_p1));
    add_ln52_14_fu_1738_p2 <= std_logic_vector(unsigned(zext_ln52_31_fu_1734_p1) + unsigned(zext_ln52_30_fu_1726_p1));
    add_ln52_15_fu_1748_p2 <= std_logic_vector(unsigned(zext_ln52_32_fu_1744_p1) + unsigned(zext_ln52_23_fu_1730_p1));
    add_ln52_16_fu_1846_p2 <= std_logic_vector(unsigned(zext_ln52_34_fu_1842_p1) + unsigned(zext_ln52_33_fu_1834_p1));
    add_ln52_17_fu_1856_p2 <= std_logic_vector(unsigned(zext_ln52_35_fu_1852_p1) + unsigned(zext_ln52_26_fu_1838_p1));
    add_ln52_1_fu_2139_p2 <= std_logic_vector(unsigned(zext_ln52_3_fu_2135_p1) + unsigned(zext_ln52_1_fu_2121_p1));
    add_ln52_2_fu_1076_p2 <= std_logic_vector(unsigned(zext_ln52_6_fu_1072_p1) + unsigned(zext_ln52_4_fu_1064_p1));
    add_ln52_3_fu_1086_p2 <= std_logic_vector(unsigned(zext_ln52_7_fu_1082_p1) + unsigned(zext_ln52_5_fu_1068_p1));
    add_ln52_4_fu_1198_p2 <= std_logic_vector(unsigned(zext_ln52_10_fu_1194_p1) + unsigned(zext_ln52_9_fu_1186_p1));
    add_ln52_5_fu_1208_p2 <= std_logic_vector(unsigned(zext_ln52_12_fu_1204_p1) + unsigned(zext_ln52_8_fu_1190_p1));
    add_ln52_6_fu_1306_p2 <= std_logic_vector(unsigned(zext_ln52_15_fu_1302_p1) + unsigned(zext_ln52_13_fu_1294_p1));
    add_ln52_7_fu_1316_p2 <= std_logic_vector(unsigned(zext_ln52_16_fu_1312_p1) + unsigned(zext_ln52_11_fu_1298_p1));
    add_ln52_8_fu_1414_p2 <= std_logic_vector(unsigned(zext_ln52_19_fu_1410_p1) + unsigned(zext_ln52_18_fu_1402_p1));
    add_ln52_9_fu_1424_p2 <= std_logic_vector(unsigned(zext_ln52_21_fu_1420_p1) + unsigned(zext_ln52_14_fu_1406_p1));
    add_ln52_fu_2129_p2 <= std_logic_vector(unsigned(zext_ln52_2_fu_2125_p1) + unsigned(zext_ln52_fu_2117_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(5);
    ap_CS_fsm_state12 <= ap_CS_fsm(6);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(in_mat_421_empty_n, ap_enable_reg_pp0_iter1, icmp_ln215_reg_2224)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln215_reg_2224 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (in_mat_421_empty_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_mat_421_empty_n, ap_enable_reg_pp0_iter1, icmp_ln215_reg_2224)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln215_reg_2224 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (in_mat_421_empty_n = ap_const_logic_0));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(in_mat_421_empty_n, gaussian_mat_41_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_predicate_op118_read_state7, ap_predicate_op386_write_state10)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (in_mat_421_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)) or ((gaussian_mat_41_full_n = ap_const_logic_0) and (ap_predicate_op386_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(in_mat_421_empty_n, gaussian_mat_41_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_predicate_op118_read_state7, ap_predicate_op386_write_state10)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (in_mat_421_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)) or ((gaussian_mat_41_full_n = ap_const_logic_0) and (ap_predicate_op386_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(in_mat_421_empty_n, gaussian_mat_41_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_predicate_op118_read_state7, ap_predicate_op386_write_state10)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (in_mat_421_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)) or ((gaussian_mat_41_full_n = ap_const_logic_0) and (ap_predicate_op386_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n)
    begin
                ap_block_state1 <= ((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state10_pp1_stage0_iter4_assign_proc : process(gaussian_mat_41_full_n, ap_predicate_op386_write_state10)
    begin
                ap_block_state10_pp1_stage0_iter4 <= ((gaussian_mat_41_full_n = ap_const_logic_0) and (ap_predicate_op386_write_state10 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(in_mat_421_empty_n, icmp_ln215_reg_2224)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln215_reg_2224 = ap_const_lv1_0) and (in_mat_421_empty_n = ap_const_logic_0));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter1_assign_proc : process(in_mat_421_empty_n, ap_predicate_op118_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1 <= ((in_mat_421_empty_n = ap_const_logic_0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1904_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, bottom_V_reg_2351)
    begin
                ap_condition_1904 <= (not((bottom_V_reg_2351 = ap_const_lv2_1)) and not((bottom_V_reg_2351 = ap_const_lv2_0)) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_235_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_235 <= ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_242_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
                ap_condition_242 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln215_fu_593_p2)
    begin
        if ((icmp_ln215_fu_593_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter2_state8_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_condition_pp1_exit_iter2_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter2_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln116_fu_764_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln116_fu_764_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln878_3_reg_2243, icmp_ln227_fu_628_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln227_fu_628_p2 = ap_const_lv1_1) or (icmp_ln878_3_reg_2243 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_b0_V_phi_fu_420_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, b0_V_reg_416, src_buf3_V_8_reg_2412)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_b0_V_phi_fu_420_p4 <= src_buf3_V_8_reg_2412;
        else 
            ap_phi_mux_b0_V_phi_fu_420_p4 <= b0_V_reg_416;
        end if; 
    end process;


    ap_phi_mux_b1_V_10_phi_fu_408_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, b1_V_10_reg_404, src_buf3_V_9_reg_2417)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_b1_V_10_phi_fu_408_p4 <= src_buf3_V_9_reg_2417;
        else 
            ap_phi_mux_b1_V_10_phi_fu_408_p4 <= b1_V_10_reg_404;
        end if; 
    end process;


    ap_phi_mux_col_V_11_phi_fu_396_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, col_V_11_reg_392, col_V_12_reg_2359)
    begin
        if (((icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_col_V_11_phi_fu_396_p4 <= col_V_12_reg_2359;
        else 
            ap_phi_mux_col_V_11_phi_fu_396_p4 <= col_V_11_reg_392;
        end if; 
    end process;


    ap_phi_mux_m0_V_1_phi_fu_444_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, m0_V_1_reg_440, src_buf2_V_8_reg_2402)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_m0_V_1_phi_fu_444_p4 <= src_buf2_V_8_reg_2402;
        else 
            ap_phi_mux_m0_V_1_phi_fu_444_p4 <= m0_V_1_reg_440;
        end if; 
    end process;


    ap_phi_mux_m1_V_10_phi_fu_432_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, m1_V_10_reg_428, src_buf2_V_9_reg_2407)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_m1_V_10_phi_fu_432_p4 <= src_buf2_V_9_reg_2407;
        else 
            ap_phi_mux_m1_V_10_phi_fu_432_p4 <= m1_V_10_reg_428;
        end if; 
    end process;


    ap_phi_mux_t0_V_phi_fu_468_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, t0_V_reg_464, src_buf1_V_8_reg_2392)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_t0_V_phi_fu_468_p4 <= src_buf1_V_8_reg_2392;
        else 
            ap_phi_mux_t0_V_phi_fu_468_p4 <= t0_V_reg_464;
        end if; 
    end process;


    ap_phi_mux_t1_V_10_phi_fu_456_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, t1_V_10_reg_452, src_buf1_V_9_reg_2397)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_t1_V_10_phi_fu_456_p4 <= src_buf1_V_9_reg_2397;
        else 
            ap_phi_mux_t1_V_10_phi_fu_456_p4 <= t1_V_10_reg_452;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_P0_V_9_reg_513 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_buf2_V_reg_502 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op118_read_state7_assign_proc : process(icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355)
    begin
                ap_predicate_op118_read_state7 <= ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0));
    end process;


    ap_predicate_op386_write_state10_assign_proc : process(icmp_ln116_reg_2364_pp1_iter3_reg, icmp_ln870_9_reg_2388_pp1_iter3_reg)
    begin
                ap_predicate_op386_write_state10 <= ((icmp_ln870_9_reg_2388_pp1_iter3_reg = ap_const_lv1_0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    bottom_2_fu_664_p3 <= 
        ap_const_lv2_1 when (icmp_ln870_fu_642_p2(0) = '1') else 
        bottom_fu_154;
    bottom_V_fu_730_p3 <= 
        select_ln231_4_fu_722_p3 when (or_ln231_fu_692_p2(0) = '1') else 
        bottom_2_fu_664_p3;
    buf_V_0_address0 <= zext_ln126_fu_783_p1(8 - 1 downto 0);

    buf_V_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_enable_reg_pp0_iter0, zext_ln534_fu_598_p1, bottom_V_reg_2351, zext_ln534_6_fu_769_p1, zext_ln534_5_fu_776_p1)
    begin
        if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address1 <= zext_ln534_5_fu_776_p1(8 - 1 downto 0);
        elsif (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_address1 <= zext_ln534_6_fu_769_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            buf_V_0_address1 <= zext_ln534_fu_598_p1(8 - 1 downto 0);
        else 
            buf_V_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, bottom_V_reg_2351)
    begin
        if ((((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d1_assign_proc : process(in_mat_421_dout, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_enable_reg_pp0_iter0, bottom_V_reg_2351)
    begin
        if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_0_d1 <= in_mat_421_dout;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_d1 <= ap_const_lv64_0;
        else 
            buf_V_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, icmp_ln215_fu_593_p2, bottom_V_reg_2351)
    begin
        if ((((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln215_fu_593_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_0_we1 <= ap_const_logic_1;
        else 
            buf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln126_fu_783_p1(8 - 1 downto 0);

    buf_V_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, zext_ln534_reg_2228, bottom_V_reg_2351, zext_ln534_6_fu_769_p1, zext_ln534_5_fu_776_p1)
    begin
        if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address1 <= zext_ln534_5_fu_776_p1(8 - 1 downto 0);
        elsif (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_address1 <= zext_ln534_6_fu_769_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_V_1_address1 <= zext_ln534_reg_2228(8 - 1 downto 0);
        else 
            buf_V_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, bottom_V_reg_2351)
    begin
        if ((((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(in_mat_421_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, bottom_V_reg_2351)
    begin
        if (((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_V_1_d1 <= ap_const_lv64_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_d1 <= in_mat_421_dout;
        else 
            buf_V_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln215_reg_2224, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, bottom_V_reg_2351)
    begin
        if ((((icmp_ln215_reg_2224 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (bottom_V_reg_2351 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln126_fu_783_p1(8 - 1 downto 0);

    buf_V_2_address1_assign_proc : process(cmp_i_i345_i_i_reg_2355, zext_ln534_6_fu_769_p1, zext_ln534_5_fu_776_p1, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1)) then 
                buf_V_2_address1 <= zext_ln534_5_fu_776_p1(8 - 1 downto 0);
            elsif ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0)) then 
                buf_V_2_address1 <= zext_ln534_6_fu_769_p1(8 - 1 downto 0);
            else 
                buf_V_2_address1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, bottom_V_reg_2351)
    begin
        if (((not((bottom_V_reg_2351 = ap_const_lv2_1)) and not((bottom_V_reg_2351 = ap_const_lv2_0)) and (cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((bottom_V_reg_2351 = ap_const_lv2_1)) and not((bottom_V_reg_2351 = ap_const_lv2_0)) and (cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(in_mat_421_dout, cmp_i_i345_i_i_reg_2355, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1)) then 
                buf_V_2_d1 <= in_mat_421_dout;
            elsif ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0)) then 
                buf_V_2_d1 <= ap_const_lv64_0;
            else 
                buf_V_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355, ap_block_pp1_stage0_11001, bottom_V_reg_2351)
    begin
        if (((not((bottom_V_reg_2351 = ap_const_lv2_1)) and not((bottom_V_reg_2351 = ap_const_lv2_0)) and (cmp_i_i345_i_i_reg_2355 = ap_const_lv1_0) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((bottom_V_reg_2351 = ap_const_lv2_1)) and not((bottom_V_reg_2351 = ap_const_lv2_0)) and (cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i345_i_i_fu_738_p2 <= "1" when (unsigned(row_V_reg_368) < unsigned(img_height_cast47_i_reg_2233)) else "0";
    col_V_10_fu_587_p2 <= std_logic_vector(unsigned(col_V_reg_357) + unsigned(ap_const_lv8_1));
    col_V_12_fu_758_p2 <= std_logic_vector(unsigned(ap_phi_mux_col_V_11_phi_fu_396_p4) + unsigned(ap_const_lv8_1));
    g_x_V_49_fu_1322_p4 <= add_ln52_7_fu_1316_p2(11 downto 4);
    g_x_V_50_fu_1430_p4 <= add_ln52_9_fu_1424_p2(11 downto 4);
    g_x_V_51_fu_1538_p4 <= add_ln52_11_fu_1532_p2(11 downto 4);
    g_x_V_52_fu_1646_p4 <= add_ln52_13_fu_1640_p2(11 downto 4);
    g_x_V_53_fu_1754_p4 <= add_ln52_15_fu_1748_p2(11 downto 4);
    g_x_V_54_fu_1862_p4 <= add_ln52_17_fu_1856_p2(11 downto 4);
    g_x_V_fu_1214_p4 <= add_ln52_5_fu_1208_p2(11 downto 4);

    gaussian_mat_41_blk_n_assign_proc : process(gaussian_mat_41_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter4, icmp_ln116_reg_2364_pp1_iter3_reg, icmp_ln870_9_reg_2388_pp1_iter3_reg, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln870_9_reg_2388_pp1_iter3_reg = ap_const_lv1_0) and (icmp_ln116_reg_2364_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)))) then 
            gaussian_mat_41_blk_n <= gaussian_mat_41_full_n;
        else 
            gaussian_mat_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gaussian_mat_41_din_assign_proc : process(gaussian_mat_41_full_n, ap_enable_reg_pp1_iter4, ap_CS_fsm_state12, ap_predicate_op386_write_state10, ret_fu_2006_p3, ap_block_pp1_stage0_01001, ret_40_fu_2195_p3)
    begin
        if (((gaussian_mat_41_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gaussian_mat_41_din <= ret_40_fu_2195_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_predicate_op386_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            gaussian_mat_41_din <= ret_fu_2006_p3;
        else 
            gaussian_mat_41_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gaussian_mat_41_write_assign_proc : process(gaussian_mat_41_full_n, ap_enable_reg_pp1_iter4, ap_CS_fsm_state12, ap_predicate_op386_write_state10, ap_block_pp1_stage0_11001)
    begin
        if ((((gaussian_mat_41_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_predicate_op386_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)))) then 
            gaussian_mat_41_write <= ap_const_logic_1;
        else 
            gaussian_mat_41_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln116_fu_764_p2 <= "1" when (ap_phi_mux_col_V_11_phi_fu_396_p4 = trunc_ln_reg_2209) else "0";
    icmp_ln215_fu_593_p2 <= "1" when (col_V_reg_357 = trunc_ln_reg_2209) else "0";
    icmp_ln227_fu_628_p2 <= "1" when (row_V_reg_368 = op2_assign_3_reg_2238) else "0";
    icmp_ln231_1_fu_678_p2 <= "1" when (row_ind_V_reg_380 = ap_const_lv13_2) else "0";
    icmp_ln231_fu_672_p2 <= "1" when (row_ind_V_reg_380 = ap_const_lv13_0) else "0";
    icmp_ln870_8_fu_2027_p2 <= "1" when (row_ind_V_3_fu_2021_p2 = ap_const_lv13_3) else "0";
    icmp_ln870_9_fu_790_p2 <= "1" when (col_V_11_reg_392_pp1_iter1_reg = ap_const_lv8_0) else "0";
    icmp_ln870_fu_642_p2 <= "1" when (row_ind_V_reg_380 = ap_const_lv13_1) else "0";
    icmp_ln878_3_fu_622_p2 <= "1" when (tmp_58_fu_612_p4 = ap_const_lv10_0) else "0";
    icmp_ln878_fu_581_p2 <= "1" when (trunc_ln_fu_571_p4 = ap_const_lv8_0) else "0";

    img_height_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_blk_n <= img_height_empty_n;
        else 
            img_height_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_height_cast47_i_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height_read_reg_2204),11));

    img_height_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_out_blk_n <= img_height_out_full_n;
        else 
            img_height_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_height_out_din <= img_height_dout;

    img_height_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n)
    begin
        if ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_out_write <= ap_const_logic_1;
        else 
            img_height_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_height_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n)
    begin
        if ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_height_read <= ap_const_logic_1;
        else 
            img_height_read <= ap_const_logic_0;
        end if; 
    end process;


    img_width_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_width_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_blk_n <= img_width_empty_n;
        else 
            img_width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_width_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_width_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_out_blk_n <= img_width_out_full_n;
        else 
            img_width_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_width_out_din <= img_width_dout;

    img_width_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n)
    begin
        if ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_out_write <= ap_const_logic_1;
        else 
            img_width_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_width_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_height_empty_n, img_width_empty_n, img_height_out_full_n, img_width_out_full_n)
    begin
        if ((not(((img_width_out_full_n = ap_const_logic_0) or (img_height_out_full_n = ap_const_logic_0) or (img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_width_read <= ap_const_logic_1;
        else 
            img_width_read <= ap_const_logic_0;
        end if; 
    end process;


    in_mat_421_blk_n_assign_proc : process(in_mat_421_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln215_reg_2224, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln116_reg_2364, cmp_i_i345_i_i_reg_2355)
    begin
        if ((((icmp_ln215_reg_2224 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((cmp_i_i345_i_i_reg_2355 = ap_const_lv1_1) and (icmp_ln116_reg_2364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            in_mat_421_blk_n <= in_mat_421_empty_n;
        else 
            in_mat_421_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_mat_421_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln215_reg_2224, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op118_read_state7, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op118_read_state7 = ap_const_boolean_1)) or ((icmp_ln215_reg_2224 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_mat_421_read <= ap_const_logic_1;
        else 
            in_mat_421_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(icmp_ln878_3_reg_2243, icmp_ln227_fu_628_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln227_fu_628_p2 = ap_const_lv1_1) or (icmp_ln878_3_reg_2243 = ap_const_lv1_1)))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    mid_2_fu_656_p3 <= 
        ap_const_lv2_0 when (icmp_ln870_fu_642_p2(0) = '1') else 
        mid_fu_150;
    mid_V_fu_714_p3 <= 
        select_ln231_2_fu_706_p3 when (or_ln231_fu_692_p2(0) = '1') else 
        mid_2_fu_656_p3;
    op2_assign_3_fu_606_p2 <= std_logic_vector(unsigned(img_height_cast47_i_fu_603_p1) + unsigned(ap_const_lv11_1));
    or_ln1349_1_fu_1990_p2 <= (trunc_ln1349_1_fu_1986_p1 or P0_V_10_reg_490);
    or_ln1349_fu_2179_p2 <= (trunc_ln1349_fu_2175_p1 or P0_V_11_reg_524);
    or_ln231_fu_692_p2 <= (icmp_ln231_fu_672_p2 or icmp_ln231_1_fu_678_p2);
    r_27_fu_2167_p3 <= 
        shl_ln_fu_2159_p3 when (shift_x_2_reg_536(0) = '1') else 
        zext_ln208_fu_2155_p1;
    r_fu_1978_p3 <= 
        shl_ln781_1_fu_1971_p3 when (shift_x_reg_476(0) = '1') else 
        zext_ln208_1_fu_1968_p1;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_40_fu_2195_p3 <= (tmp_s_fu_2185_p4 & or_ln1349_fu_2179_p2);
    ret_fu_2006_p3 <= (tmp_fu_1996_p4 & or_ln1349_1_fu_1990_p2);
    row_V_4_fu_2015_p2 <= std_logic_vector(unsigned(row_V_reg_368) + unsigned(ap_const_lv11_1));
    row_ind_V_3_fu_2021_p2 <= std_logic_vector(unsigned(row_ind_V_reg_380) + unsigned(ap_const_lv13_1));
    row_ind_V_4_fu_2033_p3 <= 
        ap_const_lv13_0 when (icmp_ln870_8_fu_2027_p2(0) = '1') else 
        row_ind_V_3_fu_2021_p2;
    select_ln231_2_fu_706_p3 <= 
        ap_const_lv2_1 when (icmp_ln231_1_fu_678_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln231_4_fu_722_p3 <= 
        ap_const_lv2_2 when (icmp_ln231_1_fu_678_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln231_fu_684_p3 <= 
        ap_const_lv2_0 when (icmp_ln231_1_fu_678_p2(0) = '1') else 
        ap_const_lv2_1;
    shl_ln781_1_fu_1971_p3 <= (val_assign_1_reg_2422 & ap_const_lv56_0);
    shl_ln_fu_2159_p3 <= (val_assign_s_fu_2145_p4 & ap_const_lv56_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_36_i_fu_1872_p8 <= ((((((g_x_V_54_fu_1862_p4 & g_x_V_53_fu_1754_p4) & g_x_V_52_fu_1646_p4) & g_x_V_51_fu_1538_p4) & g_x_V_50_fu_1430_p4) & g_x_V_49_fu_1322_p4) & g_x_V_fu_1214_p4);
    tmp_58_fu_612_p4 <= op2_assign_3_fu_606_p2(10 downto 1);
    tmp_fu_1996_p4 <= r_fu_1978_p3(63 downto 56);
    tmp_i_fu_1890_p8 <= ((((((g_x_V_54_fu_1862_p4 & g_x_V_53_fu_1754_p4) & g_x_V_52_fu_1646_p4) & g_x_V_51_fu_1538_p4) & g_x_V_50_fu_1430_p4) & g_x_V_49_fu_1322_p4) & g_x_V_fu_1214_p4);
    tmp_s_fu_2185_p4 <= r_27_fu_2167_p3(63 downto 56);
    tp_1_fu_648_p3 <= 
        ap_const_lv2_2 when (icmp_ln870_fu_642_p2(0) = '1') else 
        tp_fu_146;
    tp_V_fu_698_p3 <= 
        select_ln231_fu_684_p3 when (or_ln231_fu_692_p2(0) = '1') else 
        tp_1_fu_648_p3;
    trunc_ln1349_1_fu_1986_p1 <= r_fu_1978_p3(56 - 1 downto 0);
    trunc_ln1349_fu_2175_p1 <= r_27_fu_2167_p3(56 - 1 downto 0);
    trunc_ln_fu_571_p4 <= img_width_dout(10 downto 3);
    val_assign_s_fu_2145_p4 <= add_ln52_1_fu_2139_p2(11 downto 4);
    zext_ln126_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_11_reg_392_pp1_iter1_reg),64));
    zext_ln1460_1_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A01_fu_198),9));
    zext_ln1460_2_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_2),9));
    zext_ln1460_3_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_3),9));
    zext_ln1460_4_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_4),9));
    zext_ln1460_5_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_5),9));
    zext_ln1460_6_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_6),9));
    zext_ln1460_7_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_7),9));
    zext_ln1460_8_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_8),9));
    zext_ln1460_9_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_8),9));
    zext_ln1460_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A00_fu_166),9));
    zext_ln208_1_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign_1_reg_2422),64));
    zext_ln208_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_assign_s_fu_2145_p4),64));
    zext_ln45_1_fu_968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_2),9));
    zext_ln45_2_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_b1_V_10_phi_fu_408_p4),9));
    zext_ln45_3_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_3),9));
    zext_ln45_4_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_4),9));
    zext_ln45_5_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_5),9));
    zext_ln45_6_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_6),9));
    zext_ln45_7_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_7),9));
    zext_ln45_8_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_9),9));
    zext_ln45_fu_964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_t0_V_phi_fu_468_p4),9));
    zext_ln46_10_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_9),9));
    zext_ln46_1_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_b0_V_phi_fu_420_p4),9));
    zext_ln46_2_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_fu_992_p2),10));
    zext_ln46_3_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_3),9));
    zext_ln46_4_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_1_fu_1114_p2),10));
    zext_ln46_5_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_4),9));
    zext_ln46_6_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_5),9));
    zext_ln46_7_fu_1444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_6),9));
    zext_ln46_8_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_7),9));
    zext_ln46_9_fu_1656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret6_i_xfExtractPixels_8_24_0_1_fu_549_ap_return_8),9));
    zext_ln46_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_i_xfExtractPixels_8_24_0_1_fu_563_ap_return_2),9));
    zext_ln47_1_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_m1_V_10_phi_fu_432_p4),9));
    zext_ln47_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t1_V_fu_170),9));
    zext_ln48_1_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_m0_V_1_phi_fu_444_p4),9));
    zext_ln48_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_t1_V_10_phi_fu_456_p4),9));
    zext_ln49_1_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_2_fu_1124_p2),10));
    zext_ln49_2_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_4_fu_1236_p2),10));
    zext_ln49_3_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_6_fu_1344_p2),10));
    zext_ln49_4_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_8_fu_1452_p2),10));
    zext_ln49_5_fu_1566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_10_fu_1560_p2),10));
    zext_ln49_6_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_12_fu_1668_p2),10));
    zext_ln49_7_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_14_fu_1772_p2),10));
    zext_ln49_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_fu_1002_p2),10));
    zext_ln50_10_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_8_fu_1370_p2),10));
    zext_ln50_11_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_4_fu_1468_p2),10));
    zext_ln50_12_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_10_fu_1478_p2),10));
    zext_ln50_13_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_5_fu_1576_p2),10));
    zext_ln50_14_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_12_fu_1586_p2),10));
    zext_ln50_15_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_6_fu_1684_p2),10));
    zext_ln50_16_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_14_fu_1694_p2),10));
    zext_ln50_17_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_7_fu_1788_p2),10));
    zext_ln50_18_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret7_i_xfExtractPixels_8_24_0_1_fu_556_ap_return_9),9));
    zext_ln50_19_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_16_fu_1802_p2),10));
    zext_ln50_1_fu_2081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b1_V_fu_202),10));
    zext_ln50_2_fu_2091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_fu_2085_p2),10));
    zext_ln50_3_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_fu_1022_p2),10));
    zext_ln50_4_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_2_fu_1032_p2),10));
    zext_ln50_5_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_1_fu_1144_p2),10));
    zext_ln50_6_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_4_fu_1154_p2),10));
    zext_ln50_7_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_2_fu_1252_p2),10));
    zext_ln50_8_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_6_fu_1262_p2),10));
    zext_ln50_9_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_3_fu_1360_p2),10));
    zext_ln50_fu_2077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m0_V_fu_182),9));
    zext_ln52_10_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_2_fu_1178_p3),11));
    zext_ln52_11_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_3_fu_1278_p3),12));
    zext_ln52_12_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_4_fu_1198_p2),12));
    zext_ln52_13_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_3_fu_1246_p2),11));
    zext_ln52_14_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_4_fu_1386_p3),12));
    zext_ln52_15_fu_1302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_3_fu_1286_p3),11));
    zext_ln52_16_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_6_fu_1306_p2),12));
    zext_ln52_17_fu_1514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_5_fu_1494_p3),12));
    zext_ln52_18_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_4_fu_1354_p2),11));
    zext_ln52_19_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_4_fu_1394_p3),11));
    zext_ln52_1_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_fu_2101_p3),12));
    zext_ln52_20_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_6_fu_1602_p3),12));
    zext_ln52_21_fu_1420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_8_fu_1414_p2),12));
    zext_ln52_22_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_5_fu_1462_p2),11));
    zext_ln52_23_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_7_fu_1710_p3),12));
    zext_ln52_24_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_5_fu_1502_p3),11));
    zext_ln52_25_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_10_fu_1522_p2),12));
    zext_ln52_26_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_8_fu_1818_p3),12));
    zext_ln52_27_fu_1618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_6_fu_1570_p2),11));
    zext_ln52_28_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_6_fu_1610_p3),11));
    zext_ln52_29_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_12_fu_1630_p2),12));
    zext_ln52_2_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_fu_2109_p3),11));
    zext_ln52_30_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_7_fu_1678_p2),11));
    zext_ln52_31_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_7_fu_1718_p3),11));
    zext_ln52_32_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_14_fu_1738_p2),12));
    zext_ln52_33_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_8_fu_1782_p2),11));
    zext_ln52_34_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_8_fu_1826_p3),11));
    zext_ln52_35_fu_1852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_16_fu_1846_p2),12));
    zext_ln52_3_fu_2135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_fu_2129_p2),12));
    zext_ln52_4_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_1_fu_1012_p2),11));
    zext_ln52_5_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_1_fu_1048_p3),12));
    zext_ln52_6_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A2_1_fu_1056_p3),11));
    zext_ln52_7_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_2_fu_1076_p2),12));
    zext_ln52_8_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A1_2_fu_1170_p3),12));
    zext_ln52_9_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_2_fu_1134_p2),11));
    zext_ln52_fu_2117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A0_fu_2067_p2),11));
    zext_ln534_5_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_11_reg_392),64));
    zext_ln534_6_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_11_reg_392),64));
    zext_ln534_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_reg_357),64));
end behav;
