--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi/decoder/M_bufds_O
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi/decoder/M_bufds_O
--------------------------------------------------------------------------------
Slack: 10.280ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi/decoder/M_bufds_O
--------------------------------------------------------------------------------
Slack: 10.280ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKFBOUT
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: hdmi/decoder/M_pll_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 40.130ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi/decoder/M_bufds_O
--------------------------------------------------------------------------------
Slack: 40.130ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKFBOUT
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: hdmi/decoder/M_pll_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT0" derived 
from  NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;  divided by 10.00 
to 1.250 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT0" derived from
 NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;
 divided by 10.00 to 1.250 nS  

--------------------------------------------------------------------------------
Slack: 0.198ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKOUT0
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmi/decoder/M_pll_CLKOUT0
--------------------------------------------------------------------------------
Slack: 0.198ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.052ns (950.570MHz) (Tbccko_PLLIN)
  Physical resource: hdmi/decoder/bufpll/PLLIN
  Logical resource: hdmi/decoder/bufpll/PLLIN
  Location pin: BUFPLL_X1Y5.PLLIN
  Clock network: hdmi/decoder/M_pll_CLKOUT0
--------------------------------------------------------------------------------
Slack: 318.750ns (max period limit - period)
  Period: 1.250ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: hdmi/decoder/pll/PLL_ADV/CLKOUT0
  Logical resource: hdmi/decoder/pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmi/decoder/M_pll_CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "hdmi/M_decoder_pclkx10" derived 
from  PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT0" derived from NET 
"hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%; divided by 10.00 to 1.250 
nS    duty cycle corrected to 1.250 nS  HIGH 625 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT2" derived 
from  NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;  divided by 2.00 
to 6.250 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3883 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.677ns.
--------------------------------------------------------------------------------
Slack:                  0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_b/des/M_pdctr_q_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.291 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/des/io_slave to hdmi/decoder/dec_b/des/M_pdctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_b/des/io_slave
                                                       hdmi/decoder/dec_b/des/io_slave
    SLICE_X14Y58.C5      net (fanout=10)       1.247   hdmi/decoder/dec_b/des/M_io_slave_BUSY
    SLICE_X14Y58.CMUX    Tilo                  0.298   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3_SW1
    SLICE_X14Y58.A5      net (fanout=1)        0.843   hdmi/decoder/dec_b/des/N262
    SLICE_X14Y58.A       Tilo                  0.235   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3
    SLICE_X15Y59.CE      net (fanout=2)        0.582   hdmi/decoder/dec_b/des/_n0135_inv
    SLICE_X15Y59.CLK     Tceck                 0.403   hdmi/decoder/dec_b/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_b/des/M_pdctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (2.831ns logic, 2.672ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_b/des/M_pdctr_q_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.291 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/des/io_slave to hdmi/decoder/dec_b/des/M_pdctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_b/des/io_slave
                                                       hdmi/decoder/dec_b/des/io_slave
    SLICE_X14Y58.C5      net (fanout=10)       1.247   hdmi/decoder/dec_b/des/M_io_slave_BUSY
    SLICE_X14Y58.CMUX    Tilo                  0.298   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3_SW1
    SLICE_X14Y58.A5      net (fanout=1)        0.843   hdmi/decoder/dec_b/des/N262
    SLICE_X14Y58.A       Tilo                  0.235   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3
    SLICE_X15Y59.CE      net (fanout=2)        0.582   hdmi/decoder/dec_b/des/_n0135_inv
    SLICE_X15Y59.CLK     Tceck                 0.390   hdmi/decoder/dec_b/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_b/des/M_pdctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.818ns logic, 2.672ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_r/des/M_pdctr_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.293 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/des/io_slave to hdmi/decoder/dec_r/des/M_pdctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X11Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_r/des/io_slave
                                                       hdmi/decoder/dec_r/des/io_slave
    SLICE_X16Y61.C5      net (fanout=10)       1.293   hdmi/decoder/dec_r/des/M_io_slave_BUSY
    SLICE_X16Y61.CMUX    Tilo                  0.326   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3_SW1
    SLICE_X16Y61.A6      net (fanout=1)        0.854   hdmi/decoder/dec_r/des/N256
    SLICE_X16Y61.A       Tilo                  0.254   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3
    SLICE_X14Y60.CE      net (fanout=3)        0.547   hdmi/decoder/dec_r/des/_n0135_inv
    SLICE_X14Y60.CLK     Tceck                 0.314   hdmi/decoder/dec_r/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_r/des/M_pdctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (2.789ns logic, 2.694ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_r/des/M_pdctr_q_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.295 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/des/io_slave to hdmi/decoder/dec_r/des/M_pdctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X11Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_r/des/io_slave
                                                       hdmi/decoder/dec_r/des/io_slave
    SLICE_X16Y61.C5      net (fanout=10)       1.293   hdmi/decoder/dec_r/des/M_io_slave_BUSY
    SLICE_X16Y61.CMUX    Tilo                  0.326   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3_SW1
    SLICE_X16Y61.A6      net (fanout=1)        0.854   hdmi/decoder/dec_r/des/N256
    SLICE_X16Y61.A       Tilo                  0.254   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3
    SLICE_X14Y61.CE      net (fanout=3)        0.547   hdmi/decoder/dec_r/des/_n0135_inv
    SLICE_X14Y61.CLK     Tceck                 0.314   hdmi/decoder/dec_r/des/M_pdctr_q[2]
                                                       hdmi/decoder/dec_r/des/M_pdctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (2.789ns logic, 2.694ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_r/des/M_pdctr_q_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.293 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/des/io_slave to hdmi/decoder/dec_r/des/M_pdctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X11Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_r/des/io_slave
                                                       hdmi/decoder/dec_r/des/io_slave
    SLICE_X16Y61.C5      net (fanout=10)       1.293   hdmi/decoder/dec_r/des/M_io_slave_BUSY
    SLICE_X16Y61.CMUX    Tilo                  0.326   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3_SW1
    SLICE_X16Y61.A6      net (fanout=1)        0.854   hdmi/decoder/dec_r/des/N256
    SLICE_X16Y61.A       Tilo                  0.254   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3
    SLICE_X14Y60.CE      net (fanout=3)        0.547   hdmi/decoder/dec_r/des/_n0135_inv
    SLICE_X14Y60.CLK     Tceck                 0.307   hdmi/decoder/dec_r/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_r/des/M_pdctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.476ns (2.782ns logic, 2.694ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_b/des/M_pdctr_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.291 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/des/io_slave to hdmi/decoder/dec_b/des/M_pdctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_b/des/io_slave
                                                       hdmi/decoder/dec_b/des/io_slave
    SLICE_X14Y58.C5      net (fanout=10)       1.247   hdmi/decoder/dec_b/des/M_io_slave_BUSY
    SLICE_X14Y58.CMUX    Tilo                  0.298   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3_SW1
    SLICE_X14Y58.A5      net (fanout=1)        0.843   hdmi/decoder/dec_b/des/N262
    SLICE_X14Y58.A       Tilo                  0.235   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3
    SLICE_X15Y59.CE      net (fanout=2)        0.582   hdmi/decoder/dec_b/des/_n0135_inv
    SLICE_X15Y59.CLK     Tceck                 0.365   hdmi/decoder/dec_b/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_b/des/M_pdctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (2.793ns logic, 2.672ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y39.A4       net (fanout=15)       0.729   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y39.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[17]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem3_RAMA
    SLICE_X1Y40.AX       net (fanout=1)        0.979   hdmi/encoder/fifo/fifo/ram/_n0009[12]
    SLICE_X1Y40.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[14]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_12
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.599ns logic, 3.910ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_r/des/M_pdctr_q_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.295 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/des/io_slave to hdmi/decoder/dec_r/des/M_pdctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X11Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_r/des/io_slave
                                                       hdmi/decoder/dec_r/des/io_slave
    SLICE_X16Y61.C5      net (fanout=10)       1.293   hdmi/decoder/dec_r/des/M_io_slave_BUSY
    SLICE_X16Y61.CMUX    Tilo                  0.326   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3_SW1
    SLICE_X16Y61.A6      net (fanout=1)        0.854   hdmi/decoder/dec_r/des/N256
    SLICE_X16Y61.A       Tilo                  0.254   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3
    SLICE_X17Y61.CE      net (fanout=3)        0.447   hdmi/decoder/dec_r/des/_n0135_inv
    SLICE_X17Y61.CLK     Tceck                 0.382   hdmi/decoder/dec_r/des/M_pdctr_q[4]
                                                       hdmi/decoder/dec_r/des/M_pdctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (2.857ns logic, 2.594ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_r/des/M_pdctr_q_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.293 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/des/io_slave to hdmi/decoder/dec_r/des/M_pdctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X11Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_r/des/io_slave
                                                       hdmi/decoder/dec_r/des/io_slave
    SLICE_X16Y61.C5      net (fanout=10)       1.293   hdmi/decoder/dec_r/des/M_io_slave_BUSY
    SLICE_X16Y61.CMUX    Tilo                  0.326   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3_SW1
    SLICE_X16Y61.A6      net (fanout=1)        0.854   hdmi/decoder/dec_r/des/N256
    SLICE_X16Y61.A       Tilo                  0.254   hdmi/decoder/dec_r/des/N255
                                                       hdmi/decoder/dec_r/des/_n0135_inv3
    SLICE_X14Y60.CE      net (fanout=3)        0.547   hdmi/decoder/dec_r/des/_n0135_inv
    SLICE_X14Y60.CLK     Tceck                 0.271   hdmi/decoder/dec_r/des/M_pdctr_q[1]
                                                       hdmi/decoder/dec_r/des/M_pdctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (2.746ns logic, 2.694ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.487ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.C4       net (fanout=15)       0.847   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.CMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMC
    SLICE_X1Y39.A4       net (fanout=1)        0.689   hdmi/encoder/fifo/fifo/ram/_n0009[28]
    SLICE_X1Y39.CLK      Tas                   0.264   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/_n0009[28]_rt
                                                       hdmi/encoder/fifo/fifo/ram/read_data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.749ns logic, 3.738ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_18 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.A4       net (fanout=15)       0.765   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA
    SLICE_X0Y40.CX       net (fanout=1)        0.912   hdmi/encoder/fifo/fifo/ram/_n0009[18]
    SLICE_X0Y40.CLK      Tdick                 0.085   hdmi/encoder/fifo/M_fifo_dout[19]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_18
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.570ns logic, 3.879ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.B4       net (fanout=15)       0.750   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.BMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMB
    SLICE_X1Y36.AX       net (fanout=1)        0.909   hdmi/encoder/fifo/fifo/ram/_n0009[20]
    SLICE_X1Y36.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[11]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_20
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (1.599ns logic, 3.861ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/ram/read_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_5
    SLICE_X2Y38.C2       net (fanout=2)        0.721   hdmi/encoder/fifo/fifo/M_rsync_q[5]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y39.A4       net (fanout=15)       0.729   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y39.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[17]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem3_RAMA
    SLICE_X1Y40.AX       net (fanout=1)        0.979   hdmi/encoder/fifo/fifo/ram/_n0009[12]
    SLICE_X1Y40.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[14]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_12
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (1.645ns logic, 3.785ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/ram/read_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_5
    SLICE_X2Y38.C2       net (fanout=2)        0.721   hdmi/encoder/fifo/fifo/M_rsync_q[5]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.C4       net (fanout=15)       0.847   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.CMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMC
    SLICE_X1Y39.A4       net (fanout=1)        0.689   hdmi/encoder/fifo/fifo/ram/_n0009[28]
    SLICE_X1Y39.CLK      Tas                   0.264   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/_n0009[28]_rt
                                                       hdmi/encoder/fifo/fifo/ram/read_data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.795ns logic, 3.613ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.A4       net (fanout=15)       0.765   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.A        Tilo                  0.254   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA_D1
    SLICE_X0Y40.DX       net (fanout=1)        0.945   hdmi/encoder/fifo/fifo/ram/_n0009[19]
    SLICE_X0Y40.CLK      Tdick                 0.085   hdmi/encoder/fifo/M_fifo_dout[19]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_19
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.498ns logic, 3.912ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_g/des/M_pdctr_q_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.291 - 0.367)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/des/io_slave to hdmi/decoder/dec_g/des/M_pdctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y60.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_g/des/io_slave
                                                       hdmi/decoder/dec_g/des/io_slave
    SLICE_X18Y59.C5      net (fanout=10)       1.216   hdmi/decoder/dec_g/des/M_io_slave_BUSY
    SLICE_X18Y59.CMUX    Tilo                  0.298   hdmi/decoder/dec_g/des/N258
                                                       hdmi/decoder/dec_g/des/_n0135_inv3_SW1
    SLICE_X18Y59.A5      net (fanout=1)        0.843   hdmi/decoder/dec_g/des/N259
    SLICE_X18Y59.A       Tilo                  0.235   hdmi/decoder/dec_g/des/N258
                                                       hdmi/decoder/dec_g/des/_n0135_inv3
    SLICE_X16Y59.CE      net (fanout=2)        0.541   hdmi/decoder/dec_g/des/_n0135_inv
    SLICE_X16Y59.CLK     Tceck                 0.313   hdmi/decoder/dec_g/des/M_pdctr_q[4]
                                                       hdmi/decoder/dec_g/des/M_pdctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (2.741ns logic, 2.600ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.335 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/ram/read_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_5
    SLICE_X2Y38.C2       net (fanout=2)        0.721   hdmi/encoder/fifo/fifo/M_rsync_q[5]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.B4       net (fanout=15)       0.750   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.BMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMB
    SLICE_X1Y36.AX       net (fanout=1)        0.909   hdmi/encoder/fifo/fifo/ram/_n0009[20]
    SLICE_X1Y36.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[11]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_20
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.645ns logic, 3.736ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_18 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/ram/read_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_5
    SLICE_X2Y38.C2       net (fanout=2)        0.721   hdmi/encoder/fifo/fifo/M_rsync_q[5]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.A4       net (fanout=15)       0.765   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA
    SLICE_X0Y40.CX       net (fanout=1)        0.912   hdmi/encoder/fifo/fifo/ram/_n0009[18]
    SLICE_X0Y40.CLK      Tdick                 0.085   hdmi/encoder/fifo/M_fifo_dout[19]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_18
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (1.616ns logic, 3.754ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_g/des/M_pdctr_q_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.291 - 0.367)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/des/io_slave to hdmi/decoder/dec_g/des/M_pdctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y60.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_g/des/io_slave
                                                       hdmi/decoder/dec_g/des/io_slave
    SLICE_X18Y59.C5      net (fanout=10)       1.216   hdmi/decoder/dec_g/des/M_io_slave_BUSY
    SLICE_X18Y59.CMUX    Tilo                  0.298   hdmi/decoder/dec_g/des/N258
                                                       hdmi/decoder/dec_g/des/_n0135_inv3_SW1
    SLICE_X18Y59.A5      net (fanout=1)        0.843   hdmi/decoder/dec_g/des/N259
    SLICE_X18Y59.A       Tilo                  0.235   hdmi/decoder/dec_g/des/N258
                                                       hdmi/decoder/dec_g/des/_n0135_inv3
    SLICE_X16Y59.CE      net (fanout=2)        0.541   hdmi/decoder/dec_g/des/_n0135_inv
    SLICE_X16Y59.CLK     Tceck                 0.266   hdmi/decoder/dec_g/des/M_pdctr_q[4]
                                                       hdmi/decoder/dec_g/des/M_pdctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (2.694ns logic, 2.600ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_b/des/M_pdctr_q_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.285ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.291 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/des/io_slave to hdmi/decoder/dec_b/des/M_pdctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_b/des/io_slave
                                                       hdmi/decoder/dec_b/des/io_slave
    SLICE_X14Y58.C5      net (fanout=10)       1.247   hdmi/decoder/dec_b/des/M_io_slave_BUSY
    SLICE_X14Y58.CMUX    Tilo                  0.298   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3_SW1
    SLICE_X14Y58.A5      net (fanout=1)        0.843   hdmi/decoder/dec_b/des/N262
    SLICE_X14Y58.A       Tilo                  0.235   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3
    SLICE_X14Y59.CE      net (fanout=2)        0.453   hdmi/decoder/dec_b/des/_n0135_inv
    SLICE_X14Y59.CLK     Tceck                 0.314   hdmi/decoder/dec_b/des/M_pdctr_q[4]
                                                       hdmi/decoder/dec_b/des/M_pdctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (2.742ns logic, 2.543ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_25 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.A4       net (fanout=15)       0.863   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.A        Tilo                  0.254   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMA_D1
    SLICE_X1Y39.BX       net (fanout=1)        0.749   hdmi/encoder/fifo/fifo/ram/_n0009[25]
    SLICE_X1Y39.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_25
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.527ns logic, 3.814ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/ram/read_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_5
    SLICE_X2Y38.C2       net (fanout=2)        0.721   hdmi/encoder/fifo/fifo/M_rsync_q[5]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y38.A4       net (fanout=15)       0.765   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y38.A        Tilo                  0.254   hdmi/encoder/fifo/fifo/ram/_n0009[23]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA_D1
    SLICE_X0Y40.DX       net (fanout=1)        0.945   hdmi/encoder/fifo/fifo/ram/_n0009[19]
    SLICE_X0Y40.CLK      Tdick                 0.085   hdmi/encoder/fifo/M_fifo_dout[19]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_19
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.544ns logic, 3.787ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y36.C4       net (fanout=15)       0.560   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y36.CMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[11]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMC
    SLICE_X1Y36.CX       net (fanout=1)        0.978   hdmi/encoder/fifo/fifo/ram/_n0009[10]
    SLICE_X1Y36.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[11]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_10
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (1.599ns logic, 3.740ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_6 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_6 to hdmi/encoder/fifo/fifo/ram/read_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.AQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_6
    SLICE_X2Y38.C3       net (fanout=2)        0.613   hdmi/encoder/fifo/fifo/M_rsync_q[6]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y39.A4       net (fanout=15)       0.729   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y39.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[17]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem3_RAMA
    SLICE_X1Y40.AX       net (fanout=1)        0.979   hdmi/encoder/fifo/fifo/ram/_n0009[12]
    SLICE_X1Y40.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[14]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_12
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.645ns logic, 3.677ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/des/io_slave (OTHER)
  Destination:          hdmi/decoder/dec_b/des/M_pdctr_q_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.291 - 0.368)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/des/io_slave to hdmi/decoder/dec_b/des/M_pdctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X10Y62.BUSY  Tiodcko_BUSY          1.895   hdmi/decoder/dec_b/des/io_slave
                                                       hdmi/decoder/dec_b/des/io_slave
    SLICE_X14Y58.C5      net (fanout=10)       1.247   hdmi/decoder/dec_b/des/M_io_slave_BUSY
    SLICE_X14Y58.CMUX    Tilo                  0.298   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3_SW1
    SLICE_X14Y58.A5      net (fanout=1)        0.843   hdmi/decoder/dec_b/des/N262
    SLICE_X14Y58.A       Tilo                  0.235   hdmi/decoder/dec_b/des/N261
                                                       hdmi/decoder/dec_b/des/_n0135_inv3
    SLICE_X14Y59.CE      net (fanout=2)        0.453   hdmi/decoder/dec_b/des/_n0135_inv
    SLICE_X14Y59.CLK     Tceck                 0.291   hdmi/decoder/dec_b/des/M_pdctr_q[4]
                                                       hdmi/decoder/dec_b/des/M_pdctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (2.719ns logic, 2.543ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_26 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.B4       net (fanout=15)       0.863   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.BMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMB
    SLICE_X1Y39.CX       net (fanout=1)        0.657   hdmi/encoder/fifo/fifo/ram/_n0009[26]
    SLICE_X1Y39.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_26
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (1.599ns logic, 3.722ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_27 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.B4       net (fanout=15)       0.863   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.B        Tilo                  0.254   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMB_D1
    SLICE_X1Y39.DX       net (fanout=1)        0.728   hdmi/encoder/fifo/fifo/ram/_n0009[27]
    SLICE_X1Y39.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_27
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.527ns logic, 3.793ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_24 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.A4       net (fanout=15)       0.863   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.AMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMA
    SLICE_X1Y39.AX       net (fanout=1)        0.653   hdmi/encoder/fifo/fifo/ram/_n0009[24]
    SLICE_X1Y39.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_24
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.599ns logic, 3.718ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_raddr_q_2 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_14 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_raddr_q_2 to hdmi/encoder/fifo/fifo/ram/read_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.430   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/M_raddr_q_2
    SLICE_X2Y38.C5       net (fanout=5)        0.846   hdmi/encoder/fifo/fifo/M_raddr_q[2]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y39.B4       net (fanout=15)       0.998   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y39.BMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[17]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem3_RAMB
    SLICE_X1Y40.CX       net (fanout=1)        0.508   hdmi/encoder/fifo/fifo/ram/_n0009[14]
    SLICE_X1Y40.CLK      Tdick                 0.114   hdmi/encoder/fifo/M_fifo_dout[14]
                                                       hdmi/encoder/fifo/fifo/ram/read_data_14
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.599ns logic, 3.708ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/encoder/fifo/fifo/M_rsync_q_6 (FF)
  Destination:          hdmi/encoder/fifo/fifo/ram/read_data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.300ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi/M_decoder_pclkx2 rising at 6.250ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/encoder/fifo/fifo/M_rsync_q_6 to hdmi/encoder/fifo/fifo/ram/read_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.AQ       Tcko                  0.476   hdmi/encoder/fifo/fifo/M_rsync_q[5]
                                                       hdmi/encoder/fifo/fifo/M_rsync_q_6
    SLICE_X2Y38.C3       net (fanout=2)        0.613   hdmi/encoder/fifo/fifo/M_rsync_q[6]
    SLICE_X2Y38.C        Tilo                  0.235   hdmi/encoder/fifo/M_raddr_q_1
                                                       hdmi/encoder/fifo/fifo/empty41
    SLICE_X2Y35.B6       net (fanout=4)        0.678   hdmi/encoder/fifo/empty4
    SLICE_X2Y35.B        Tilo                  0.235   hdmi/encoder/fifo/M_flag_q
                                                       hdmi/encoder/fifo/M_fifo_rget1
    SLICE_X1Y37.B6       net (fanout=7)        0.678   hdmi/encoder/fifo/M_fifo_rget
    SLICE_X1Y37.B        Tilo                  0.259   hdmi/encoder/fifo/fifo/M_raddr_q[3]
                                                       hdmi/encoder/fifo/fifo/Mcount_M_raddr_q_xor<3>11
    SLICE_X0Y37.C4       net (fanout=15)       0.847   hdmi/encoder/fifo/fifo/M_ram_raddr[3]
    SLICE_X0Y37.CMUX     Tilo                  0.326   hdmi/encoder/fifo/fifo/ram/_n0009[29]
                                                       hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMC
    SLICE_X1Y39.A4       net (fanout=1)        0.689   hdmi/encoder/fifo/fifo/ram/_n0009[28]
    SLICE_X1Y39.CLK      Tas                   0.264   hdmi/encoder/fifo/M_fifo_dout[27]
                                                       hdmi/encoder/fifo/fifo/ram/_n0009[28]_rt
                                                       hdmi/encoder/fifo/fifo/ram/read_data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.795ns logic, 3.505ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT2" derived from
 NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;
 divided by 2.00 to 6.250 nS  

--------------------------------------------------------------------------------
Slack: 3.584ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: hdmi/decoder/pclkx2bufg/I0
  Logical resource: hdmi/decoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: hdmi/decoder/M_pll_CLKOUT2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_4/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_8/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_5/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_1/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_6/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_7/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[3]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_3/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[19]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_16/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[19]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_17/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[19]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_18/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_fifo_dout[19]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/read_data_19/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[3]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_0/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[3]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_1/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[3]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_2/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[3]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_3/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[7]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_4/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[7]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_5/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[7]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_6/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[7]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_7/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_16/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_20/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_17/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_21/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_18/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_22/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_19/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[23]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_23/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[15]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_24/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------
Slack: 5.770ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/M_word_q[15]/CLK
  Logical resource: hdmi/encoder/fifo/M_word_q_12/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: hdmi/M_decoder_pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT1" derived 
from  NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10073 paths analyzed, 2198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.950ns.
--------------------------------------------------------------------------------
Slack:                  2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_0 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_0 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_0
    SLICE_X19Y39.D1      net (fanout=2)        0.976   hdmi/decoder/dec_g/M_raw_data_q[0]
    SLICE_X19Y39.D       Tilo                  0.259   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.C3      net (fanout=1)        1.014   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (1.108ns logic, 1.990ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  2.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_3 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_3 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_3
    SLICE_X19Y39.D2      net (fanout=2)        0.973   hdmi/decoder/dec_g/M_raw_data_q[3]
    SLICE_X19Y39.D       Tilo                  0.259   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.C3      net (fanout=1)        1.014   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.108ns logic, 1.987ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  2.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_4 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (1.312 - 1.958)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_4 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.430   hdmi/decoder/dec_g/M_raw_data_q[7]
                                                       hdmi/decoder/dec_g/M_raw_data_q_4
    SLICE_X19Y39.D3      net (fanout=2)        0.805   hdmi/decoder/dec_g/M_raw_data_q[4]
    SLICE_X19Y39.D       Tilo                  0.259   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.C3      net (fanout=1)        1.014   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (1.062ns logic, 1.819ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  2.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_1 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_1 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_1
    SLICE_X19Y39.D4      net (fanout=2)        0.732   hdmi/decoder/dec_g/M_raw_data_q[1]
    SLICE_X19Y39.D       Tilo                  0.259   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.C3      net (fanout=1)        1.014   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (1.108ns logic, 1.746ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  2.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_2 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_2
    SLICE_X19Y39.D5      net (fanout=2)        0.679   hdmi/decoder/dec_g/M_raw_data_q[2]
    SLICE_X19Y39.D       Tilo                  0.259   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.C3      net (fanout=1)        1.014   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>1
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.108ns logic, 1.693ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_2 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_2
    SLICE_X13Y53.D1      net (fanout=2)        0.728   hdmi/decoder/dec_b/M_raw_data_q[2]
    SLICE_X13Y53.D       Tilo                  0.259   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.C3      net (fanout=1)        1.014   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.062ns logic, 1.742ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  2.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_3 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_3 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.DQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_3
    SLICE_X13Y53.D2      net (fanout=2)        0.725   hdmi/decoder/dec_b/M_raw_data_q[3]
    SLICE_X13Y53.D       Tilo                  0.259   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.C3      net (fanout=1)        1.014   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.062ns logic, 1.739ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  2.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_4 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (1.378 - 2.023)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_4 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[7]
                                                       hdmi/decoder/dec_b/M_raw_data_q_4
    SLICE_X13Y53.D3      net (fanout=2)        0.671   hdmi/decoder/dec_b/M_raw_data_q[4]
    SLICE_X13Y53.D       Tilo                  0.259   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.C3      net (fanout=1)        1.014   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.062ns logic, 1.685ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_0 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_0 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_0
    SLICE_X13Y53.D4      net (fanout=2)        0.487   hdmi/decoder/dec_b/M_raw_data_q[0]
    SLICE_X13Y53.D       Tilo                  0.259   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.C3      net (fanout=1)        1.014   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.062ns logic, 1.501ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  2.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_1 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_1 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_1
    SLICE_X13Y53.D5      net (fanout=2)        0.431   hdmi/decoder/dec_b/M_raw_data_q[1]
    SLICE_X13Y53.D       Tilo                  0.259   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.C3      net (fanout=1)        1.014   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>1
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (1.062ns logic, 1.445ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_0 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.481ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_0 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_0
    SLICE_X19Y39.D1      net (fanout=2)        0.976   hdmi/decoder/dec_g/M_raw_data_q[0]
    SLICE_X19Y39.DMUX    Tilo                  0.337   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.C4      net (fanout=1)        0.319   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (1.186ns logic, 1.295ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  2.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_3 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.478ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_3 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_3
    SLICE_X19Y39.D2      net (fanout=2)        0.973   hdmi/decoder/dec_g/M_raw_data_q[3]
    SLICE_X19Y39.DMUX    Tilo                  0.337   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.C4      net (fanout=1)        0.319   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (1.186ns logic, 1.292ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_2 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.CQ      Tcko                  0.525   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_2
    SLICE_X20Y53.B1      net (fanout=2)        0.728   hdmi/decoder/dec_r/M_raw_data_q[2]
    SLICE_X20Y53.BMUX    Tilo                  0.326   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.A3      net (fanout=1)        0.382   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (1.190ns logic, 1.110ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  3.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_0 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_0 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.525   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_0
    SLICE_X20Y53.B2      net (fanout=2)        0.717   hdmi/decoder/dec_r/M_raw_data_q[0]
    SLICE_X20Y53.BMUX    Tilo                  0.326   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.A3      net (fanout=1)        0.382   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (1.190ns logic, 1.099ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_4 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (1.312 - 1.958)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_4 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.430   hdmi/decoder/dec_g/M_raw_data_q[7]
                                                       hdmi/decoder/dec_g/M_raw_data_q_4
    SLICE_X19Y39.D3      net (fanout=2)        0.805   hdmi/decoder/dec_g/M_raw_data_q[4]
    SLICE_X19Y39.DMUX    Tilo                  0.337   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.C4      net (fanout=1)        0.319   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (1.140ns logic, 1.124ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  3.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_6 (FF)
  Destination:          hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem21/SP (RAM)
  Requirement:          6.250ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.634ns (1.324 - 1.958)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_6 to hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.CQ      Tcko                  0.430   hdmi/decoder/dec_g/M_raw_data_q[7]
                                                       hdmi/decoder/dec_g/M_raw_data_q_6
    SLICE_X16Y31.CX      net (fanout=3)        1.835   hdmi/decoder/dec_g/M_raw_data_q[6]
    SLICE_X16Y31.CLK     Tds                  -0.005   hdmi/decoder/dec_g/M_channel_align_data_out[9]
                                                       hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.425ns logic, 1.835ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  3.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_1 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_1 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_1
    SLICE_X19Y39.D4      net (fanout=2)        0.732   hdmi/decoder/dec_g/M_raw_data_q[1]
    SLICE_X19Y39.DMUX    Tilo                  0.337   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.C4      net (fanout=1)        0.319   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (1.186ns logic, 1.051ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  3.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (1.312 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_2 to hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_2
    SLICE_X19Y39.D5      net (fanout=2)        0.679   hdmi/decoder/dec_g/M_raw_data_q[2]
    SLICE_X19Y39.DMUX    Tilo                  0.337   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.C4      net (fanout=1)        0.319   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>2
    SLICE_X19Y39.CLK     Tas                   0.373   hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_g/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.186ns logic, 0.998ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  3.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_2 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_2
    SLICE_X13Y53.D1      net (fanout=2)        0.728   hdmi/decoder/dec_b/M_raw_data_q[2]
    SLICE_X13Y53.DMUX    Tilo                  0.337   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.C4      net (fanout=1)        0.319   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.140ns logic, 1.047ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  3.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_3 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.185ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_3 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.DQ      Tcko                  0.525   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_3
    SLICE_X20Y53.B3      net (fanout=2)        0.613   hdmi/decoder/dec_r/M_raw_data_q[3]
    SLICE_X20Y53.BMUX    Tilo                  0.326   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.A3      net (fanout=1)        0.382   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (1.190ns logic, 0.995ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  3.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_3 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.378 - 2.019)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_3 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.DQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[3]
                                                       hdmi/decoder/dec_b/M_raw_data_q_3
    SLICE_X13Y53.D2      net (fanout=2)        0.725   hdmi/decoder/dec_b/M_raw_data_q[3]
    SLICE_X13Y53.DMUX    Tilo                  0.337   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.C4      net (fanout=1)        0.319   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.140ns logic, 1.044ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  3.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_4 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_4 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AMUX    Tshcko                0.576   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_4
    SLICE_X20Y53.B4      net (fanout=2)        0.525   hdmi/decoder/dec_r/M_raw_data_q[4]
    SLICE_X20Y53.BMUX    Tilo                  0.326   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.A3      net (fanout=1)        0.382   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>2
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (1.241ns logic, 0.907ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  3.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_4 (FF)
  Destination:          hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (1.378 - 2.023)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_4 to hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[7]
                                                       hdmi/decoder/dec_b/M_raw_data_q_4
    SLICE_X13Y53.D3      net (fanout=2)        0.671   hdmi/decoder/dec_b/M_raw_data_q[4]
    SLICE_X13Y53.DMUX    Tilo                  0.337   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.C4      net (fanout=1)        0.319   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>2
    SLICE_X13Y53.CLK     Tas                   0.373   hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_b/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.140ns logic, 0.990ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  3.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_7 (FF)
  Destination:          hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem22/DP (RAM)
  Requirement:          6.250ns
  Data Path Delay:      2.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.634ns (1.324 - 1.958)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_7 to hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.DQ      Tcko                  0.430   hdmi/decoder/dec_g/M_raw_data_q[7]
                                                       hdmi/decoder/dec_g/M_raw_data_q_7
    SLICE_X16Y31.BX      net (fanout=3)        1.748   hdmi/decoder/dec_g/M_raw_data_q[7]
    SLICE_X16Y31.CLK     Tds                  -0.060   hdmi/decoder/dec_g/M_channel_align_data_out[9]
                                                       hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.370ns logic, 1.748ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_2 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_2 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.CQ      Tcko                  0.525   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_2
    SLICE_X20Y53.B1      net (fanout=2)        0.728   hdmi/decoder/dec_r/M_raw_data_q[2]
    SLICE_X20Y53.B       Tilo                  0.254   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>1
    SLICE_X20Y53.A5      net (fanout=1)        0.247   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>1
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (1.118ns logic, 0.975ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_6 (FF)
  Destination:          hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem21/SP (RAM)
  Requirement:          6.250ns
  Data Path Delay:      2.017ns (Levels of Logic = 0)
  Clock Path Skew:      -0.709ns (1.314 - 2.023)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_6 to hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[7]
                                                       hdmi/decoder/dec_b/M_raw_data_q_6
    SLICE_X16Y41.CX      net (fanout=3)        1.592   hdmi/decoder/dec_b/M_raw_data_q[6]
    SLICE_X16Y41.CLK     Tds                  -0.005   hdmi/decoder/dec_b/M_channel_align_data_out[9]
                                                       hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.425ns logic, 1.592ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  3.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_r/M_raw_data_q_0 (FF)
  Destination:          hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.641ns (1.384 - 2.025)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_r/M_raw_data_q_0 to hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.525   hdmi/decoder/dec_r/M_raw_data_q[3]
                                                       hdmi/decoder/dec_r/M_raw_data_q_0
    SLICE_X20Y53.B2      net (fanout=2)        0.717   hdmi/decoder/dec_r/M_raw_data_q[0]
    SLICE_X20Y53.B       Tilo                  0.254   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>1
    SLICE_X20Y53.A5      net (fanout=1)        0.247   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>1
    SLICE_X20Y53.CLK     Tas                   0.339   hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q[1]
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_d<0>3
                                                       hdmi/decoder/dec_r/bit_align/M_ctrl_rx_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (1.118ns logic, 0.964ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_g/M_raw_data_q_1 (FF)
  Destination:          hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      2.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.637ns (1.324 - 1.961)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_g/M_raw_data_q_1 to hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.476   hdmi/decoder/dec_g/M_raw_data_q[3]
                                                       hdmi/decoder/dec_g/M_raw_data_q_1
    SLICE_X16Y32.AI      net (fanout=2)        1.500   hdmi/decoder/dec_g/M_raw_data_q[1]
    SLICE_X16Y32.CLK     Tds                   0.062   hdmi/decoder/dec_g/M_channel_align_data_out[5]
                                                       hdmi/decoder/dec_g/channel_align/fifo/ram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.538ns logic, 1.500ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  3.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_7 (FF)
  Destination:          hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem22/SP (RAM)
  Requirement:          6.250ns
  Data Path Delay:      1.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.709ns (1.314 - 2.023)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_7 to hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.DQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[7]
                                                       hdmi/decoder/dec_b/M_raw_data_q_7
    SLICE_X16Y41.CI      net (fanout=3)        1.440   hdmi/decoder/dec_b/M_raw_data_q[7]
    SLICE_X16Y41.CLK     Tds                   0.091   hdmi/decoder/dec_b/M_channel_align_data_out[9]
                                                       hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.521ns logic, 1.440ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  3.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/decoder/dec_b/M_raw_data_q_9 (FF)
  Destination:          hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem24/SP (RAM)
  Requirement:          6.250ns
  Data Path Delay:      1.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.706ns (1.314 - 2.020)
  Source Clock:         hdmi/M_decoder_pclkx2 rising at 6.250ns
  Destination Clock:    M_hdmi_pclk rising at 12.500ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi/decoder/dec_b/M_raw_data_q_9 to hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y54.BQ      Tcko                  0.430   hdmi/decoder/dec_b/M_raw_data_q[9]
                                                       hdmi/decoder/dec_b/M_raw_data_q_9
    SLICE_X16Y41.DI      net (fanout=2)        1.416   hdmi/decoder/dec_b/M_raw_data_q[9]
    SLICE_X16Y41.CLK     Tds                   0.073   hdmi/decoder/dec_b/M_channel_align_data_out[9]
                                                       hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.503ns logic, 1.416ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi/decoder/M_pll_CLKOUT1" derived from
 NET "hdmi/decoder/M_bufds_O" PERIOD = 12.5 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 9.834ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: hdmi/decoder/pclkbufg/I0
  Logical resource: hdmi/decoder/pclkbufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: hdmi/decoder/M_pll_CLKOUT1
--------------------------------------------------------------------------------
Slack: 11.101ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmi/encoder/M_c0_pipe_q_1/CLK
  Logical resource: hdmi/encoder/enc_blue/Mshreg_M_de_pipe_q_1/CLK
  Location pin: SLICE_X8Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.101ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmi/encoder/M_c0_pipe_q_1/CLK
  Logical resource: hdmi/encoder/enc_blue/Mshreg_M_c1_pipe_q_1/CLK
  Location pin: SLICE_X8Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.101ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmi/encoder/M_c0_pipe_q_1/CLK
  Logical resource: hdmi/encoder/enc_blue/Mshreg_M_c0_pipe_q_1/CLK
  Location pin: SLICE_X8Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMA/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMA_D1/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMB/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMB_D1/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMC/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMC_D1/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMD/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[5]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem1_RAMD_D1/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMA/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMA_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMB/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMB_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMC/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMC_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMD/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[11]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem2_RAMD_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMA/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMA_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMB/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMB_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMC/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMC_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMD/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[29]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem5_RAMD_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[23]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------
Slack: 11.243ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: hdmi/encoder/fifo/fifo/ram/_n0009[23]/CLK
  Logical resource: hdmi/encoder/fifo/fifo/ram/Mram_mem4_RAMA_D1/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: M_hdmi_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 795 paths analyzed, 233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.356ns.
--------------------------------------------------------------------------------
Slack:                  13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X17Y22.D1      net (fanout=17)       1.014   edid/i2c/Mmux_M_data_d23
    SLICE_X17Y22.D       Tilo                  0.259   edid/i2c/M_capture_tx_q
                                                       edid/i2c/Mmux_M_data_d2_SW0_SW1
    SLICE_X19Y22.C1      net (fanout=1)        1.208   edid/i2c/N213
    SLICE_X19Y22.CLK     Tas                   0.373   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d2
                                                       edid/i2c/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.278ns (1.416ns logic, 4.862ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.676 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X16Y25.A2      net (fanout=17)       0.925   edid/i2c/Mmux_M_data_d23
    SLICE_X16Y25.AMUX    Tilo                  0.326   edid/i2c/M_tx_flag_q
                                                       edid/i2c/Mmux_M_data_d8_SW0_SW1
    SLICE_X16Y23.A1      net (fanout=1)        1.086   edid/i2c/N237
    SLICE_X16Y23.CLK     Tas                   0.339   edid/i2c/M_data_q[7]
                                                       edid/i2c/Mmux_M_data_d8
                                                       edid/i2c/M_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.100ns (1.449ns logic, 4.651ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X17Y20.D3      net (fanout=17)       1.431   edid/i2c/Mmux_M_data_d23
    SLICE_X17Y20.D       Tilo                  0.259   edid/M_tx_enable_q
                                                       edid/i2c/Mmux_M_data_d4_SW0_SW1
    SLICE_X16Y20.C2      net (fanout=1)        0.511   edid/i2c/N221
    SLICE_X16Y20.CLK     Tas                   0.339   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d4
                                                       edid/i2c/M_data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.382ns logic, 4.582ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X19Y21.A6      net (fanout=17)       0.929   edid/i2c/Mmux_M_data_d23
    SLICE_X19Y21.A       Tilo                  0.259   edid/i2c/N229
                                                       edid/i2c/Mmux_M_data_d6_SW0_SW1
    SLICE_X19Y20.C1      net (fanout=1)        0.891   edid/i2c/N229
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d6
                                                       edid/i2c/M_data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.416ns logic, 4.460ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X16Y20.B2      net (fanout=17)       1.563   edid/i2c/Mmux_M_data_d23
    SLICE_X16Y20.B       Tilo                  0.254   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d3_SW0_SW0
    SLICE_X16Y20.A5      net (fanout=1)        0.247   edid/i2c/N216
    SLICE_X16Y20.CLK     Tas                   0.339   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d3
                                                       edid/i2c/M_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.377ns logic, 4.450ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.805ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X18Y21.B2      net (fanout=17)       1.329   edid/i2c/Mmux_M_data_d23
    SLICE_X18Y21.B       Tilo                  0.235   edid/M_i2c_rx_data[6]
                                                       edid/i2c/Mmux_M_data_d7_SW0_SW0
    SLICE_X18Y21.A3      net (fanout=1)        0.468   edid/i2c/N232
    SLICE_X18Y21.CLK     Tas                   0.349   edid/M_i2c_rx_data[6]
                                                       edid/i2c/Mmux_M_data_d7
                                                       edid/i2c/M_data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.805ns (1.368ns logic, 4.437ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X17Y21.A3      net (fanout=17)       1.349   edid/i2c/Mmux_M_data_d23
    SLICE_X17Y21.A       Tilo                  0.259   edid/i2c/N0
                                                       edid/i2c/Mmux_M_data_d7_SW0_SW1
    SLICE_X18Y21.A5      net (fanout=1)        0.400   edid/i2c/N233
    SLICE_X18Y21.CLK     Tas                   0.349   edid/M_i2c_rx_data[6]
                                                       edid/i2c/Mmux_M_data_d7
                                                       edid/i2c/M_data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.392ns logic, 4.389ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X17Y20.C4      net (fanout=17)       1.360   edid/i2c/Mmux_M_data_d23
    SLICE_X17Y20.C       Tilo                  0.259   edid/M_tx_enable_q
                                                       edid/i2c/Mmux_M_data_d3_SW0_SW1
    SLICE_X16Y20.A4      net (fanout=1)        0.309   edid/i2c/N217
    SLICE_X16Y20.CLK     Tas                   0.339   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d3
                                                       edid/i2c/M_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.382ns logic, 4.309ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X18Y24.C4      net (fanout=22)       2.781   edid/M_scl_sync_q_1
    SLICE_X18Y24.C       Tilo                  0.235   edid/i2c/Mmux_M_data_d22
                                                       edid/i2c/Mmux_M_data_d223
    SLICE_X19Y20.C2      net (fanout=7)        1.660   edid/i2c/Mmux_M_data_d22
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d6
                                                       edid/i2c/M_data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.133ns logic, 4.441ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  14.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X18Y22.B3      net (fanout=22)       3.265   edid/M_scl_sync_q_1
    SLICE_X18Y22.B       Tilo                  0.235   edid/i2c/N195
                                                       edid/i2c/Mmux_M_data_d222_SW2
    SLICE_X19Y22.A2      net (fanout=1)        0.747   edid/i2c/N195
    SLICE_X19Y22.A       Tilo                  0.259   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d1_SW0
    SLICE_X19Y22.B6      net (fanout=1)        0.143   edid/i2c/N10
    SLICE_X19Y22.CLK     Tas                   0.373   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d1
                                                       edid/i2c/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (1.392ns logic, 4.155ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X19Y20.B6      net (fanout=17)       0.929   edid/i2c/Mmux_M_data_d23
    SLICE_X19Y20.B       Tilo                  0.259   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d5_SW0_SW0
    SLICE_X19Y20.A3      net (fanout=1)        0.564   edid/i2c/N224
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d5
                                                       edid/i2c/M_data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (1.416ns logic, 4.133ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y21.CE      net (fanout=2)        0.867   edid/_n0418_inv
    SLICE_X16Y21.CLK     Tceck                 0.313   edid/M_addr_q[3]
                                                       edid/M_addr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.356ns logic, 4.181ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X16Y20.D4      net (fanout=17)       1.349   edid/i2c/Mmux_M_data_d23
    SLICE_X16Y20.D       Tilo                  0.254   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d4_SW0_SW0
    SLICE_X16Y20.C6      net (fanout=1)        0.143   edid/i2c/N220
    SLICE_X16Y20.CLK     Tas                   0.339   edid/M_i2c_rx_data[3]
                                                       edid/i2c/Mmux_M_data_d4
                                                       edid/i2c/M_data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.377ns logic, 4.132ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.495ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y22.CE      net (fanout=2)        0.825   edid/_n0418_inv
    SLICE_X16Y22.CLK     Tceck                 0.313   edid/M_addr_q[7]
                                                       edid/M_addr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.356ns logic, 4.139ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  14.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y21.CE      net (fanout=2)        0.867   edid/_n0418_inv
    SLICE_X16Y21.CLK     Tceck                 0.269   edid/M_addr_q[3]
                                                       edid/M_addr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.493ns (1.312ns logic, 4.181ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y21.CE      net (fanout=2)        0.867   edid/_n0418_inv
    SLICE_X16Y21.CLK     Tceck                 0.266   edid/M_addr_q[3]
                                                       edid/M_addr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.309ns logic, 4.181ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y21.CE      net (fanout=2)        0.867   edid/_n0418_inv
    SLICE_X16Y21.CLK     Tceck                 0.253   edid/M_addr_q[3]
                                                       edid/M_addr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (1.296ns logic, 4.181ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y22.CE      net (fanout=2)        0.825   edid/_n0418_inv
    SLICE_X16Y22.CLK     Tceck                 0.269   edid/M_addr_q[7]
                                                       edid/M_addr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.312ns logic, 4.139ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y22.CE      net (fanout=2)        0.825   edid/_n0418_inv
    SLICE_X16Y22.CLK     Tceck                 0.266   edid/M_addr_q[7]
                                                       edid/M_addr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.309ns logic, 4.139ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_addr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_addr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y24.D3      net (fanout=4)        0.404   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y24.D       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/_n0418_inv1
    SLICE_X16Y22.CE      net (fanout=2)        0.825   edid/_n0418_inv
    SLICE_X16Y22.CLK     Tceck                 0.253   edid/M_addr_q[7]
                                                       edid/M_addr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (1.296ns logic, 4.139ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X18Y24.C4      net (fanout=22)       2.781   edid/M_scl_sync_q_1
    SLICE_X18Y24.C       Tilo                  0.235   edid/i2c/Mmux_M_data_d22
                                                       edid/i2c/Mmux_M_data_d223
    SLICE_X19Y20.A2      net (fanout=7)        1.467   edid/i2c/Mmux_M_data_d22
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d5
                                                       edid/i2c/M_data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.133ns logic, 4.248ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  14.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.377ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X18Y20.A6      net (fanout=17)       0.929   edid/i2c/Mmux_M_data_d23
    SLICE_X18Y20.A       Tilo                  0.235   edid/i2c/N225
                                                       edid/i2c/Mmux_M_data_d5_SW0_SW1
    SLICE_X19Y20.A4      net (fanout=1)        0.416   edid/i2c/N225
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d5
                                                       edid/i2c/M_data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (1.392ns logic, 3.985ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X19Y20.D3      net (fanout=17)       1.177   edid/i2c/Mmux_M_data_d23
    SLICE_X19Y20.D       Tilo                  0.259   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d6_SW0_SW0
    SLICE_X19Y20.C6      net (fanout=1)        0.143   edid/i2c/N228
    SLICE_X19Y20.CLK     Tas                   0.373   edid/M_i2c_rx_data[5]
                                                       edid/i2c/Mmux_M_data_d6
                                                       edid/i2c/M_data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.416ns logic, 3.960ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_sda_sync_q_1 (FF)
  Destination:          edid/i2c/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_sda_sync_q_1 to edid/i2c/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_sda_sync_q_1
    SLICE_X17Y26.C1      net (fanout=8)        2.689   edid/i2c/M_sda_sync_q[1]
    SLICE_X17Y26.CMUX    Tilo                  0.337   edid/M_state_q_FSM_FFd5
                                                       edid/i2c/M_state_q_FSM_FFd5-In2
    SLICE_X17Y26.A2      net (fanout=2)        1.434   edid/i2c/M_state_q_FSM_FFd4-In1
    SLICE_X17Y26.CLK     Tas                   0.373   edid/M_state_q_FSM_FFd5
                                                       edid/i2c/M_state_q_FSM_FFd3-In
                                                       edid/i2c/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.235ns logic, 4.123ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  14.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/M_tx_enable_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.684 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/M_tx_enable_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X17Y24.A2      net (fanout=22)       2.910   edid/M_scl_sync_q_1
    SLICE_X17Y24.A       Tilo                  0.259   edid/i2c/M_state_q_FSM_FFd2
                                                       edid/i2c/M_state_q_FSM_FFd1-In31
    SLICE_X17Y20.A1      net (fanout=4)        1.174   edid/M_state_q_FSM_FFd1-In3
    SLICE_X17Y20.CLK     Tas                   0.373   edid/M_tx_enable_q
                                                       edid/M_tx_enable_q_rstpot
                                                       edid/M_tx_enable_q
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.157ns logic, 4.084ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  14.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y23.B5      net (fanout=22)       2.908   edid/M_scl_sync_q_1
    SLICE_X19Y23.BMUX    Tilo                  0.337   edid/i2c/_n0192
                                                       edid/i2c/Mmux_M_data_d222_SW1
    SLICE_X19Y22.A4      net (fanout=1)        0.685   edid/i2c/N194
    SLICE_X19Y22.A       Tilo                  0.259   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d1_SW0
    SLICE_X19Y22.B6      net (fanout=1)        0.143   edid/i2c/N10
    SLICE_X19Y22.CLK     Tas                   0.373   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d1
                                                       edid/i2c/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.494ns logic, 3.736ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_sda_sync_q_1 (FF)
  Destination:          edid/i2c/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_sda_sync_q_1 to edid/i2c/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_sda_sync_q_1
    SLICE_X17Y26.C1      net (fanout=8)        2.689   edid/i2c/M_sda_sync_q[1]
    SLICE_X17Y26.CMUX    Tilo                  0.337   edid/M_state_q_FSM_FFd5
                                                       edid/i2c/M_state_q_FSM_FFd5-In2
    SLICE_X17Y26.B4      net (fanout=2)        1.244   edid/i2c/M_state_q_FSM_FFd4-In1
    SLICE_X17Y26.CLK     Tas                   0.373   edid/M_state_q_FSM_FFd5
                                                       edid/i2c/M_state_q_FSM_FFd5-In3
                                                       edid/i2c/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (1.235ns logic, 3.933ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.681 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X18Y24.C4      net (fanout=22)       2.781   edid/M_scl_sync_q_1
    SLICE_X18Y24.C       Tilo                  0.235   edid/i2c/Mmux_M_data_d22
                                                       edid/i2c/Mmux_M_data_d223
    SLICE_X18Y21.A1      net (fanout=7)        1.266   edid/i2c/Mmux_M_data_d22
    SLICE_X18Y21.CLK     Tas                   0.349   edid/M_i2c_rx_data[6]
                                                       edid/i2c/Mmux_M_data_d7
                                                       edid/i2c/M_data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.109ns logic, 4.047ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  14.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.679 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X19Y22.D3      net (fanout=17)       0.939   edid/i2c/Mmux_M_data_d23
    SLICE_X19Y22.D       Tilo                  0.259   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d2_SW0_SW0
    SLICE_X19Y22.C6      net (fanout=1)        0.143   edid/i2c/N212
    SLICE_X19Y22.CLK     Tas                   0.373   edid/M_i2c_rx_data[1]
                                                       edid/i2c/Mmux_M_data_d2
                                                       edid/i2c/M_data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (1.416ns logic, 3.722ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  14.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/i2c/M_scl_sync_q_1 (FF)
  Destination:          edid/i2c/M_data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.676 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/i2c/M_scl_sync_q_1 to edid/i2c/M_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.525   edid/M_scl_sync_q_1
                                                       edid/i2c/M_scl_sync_q_1
    SLICE_X19Y24.A5      net (fanout=22)       2.640   edid/M_scl_sync_q_1
    SLICE_X19Y24.A       Tilo                  0.259   edid/i2c/M_bit_ctr_q[2]
                                                       edid/i2c/Mmux_M_data_d231
    SLICE_X16Y23.B2      net (fanout=17)       0.822   edid/i2c/Mmux_M_data_d23
    SLICE_X16Y23.B       Tilo                  0.254   edid/i2c/M_data_q[7]
                                                       edid/i2c/Mmux_M_data_d8_SW0_SW0
    SLICE_X16Y23.A5      net (fanout=1)        0.247   edid/i2c/N236
    SLICE_X16Y23.CLK     Tas                   0.339   edid/i2c/M_data_q[7]
                                                       edid/i2c/Mmux_M_data_d8
                                                       edid/i2c/M_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.377ns logic, 3.709ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: edid/M_scl_sync_q_1/CLK
  Logical resource: edid/i2c/Mshreg_M_sda_sync_q_1/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: edid/M_scl_sync_q_1/CLK
  Logical resource: edid/i2c/Mshreg_M_scl_sync_q_1/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[3]/CLK
  Logical resource: edid/M_addr_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[3]/CLK
  Logical resource: edid/M_addr_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[3]/CLK
  Logical resource: edid/M_addr_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[3]/CLK
  Logical resource: edid/M_addr_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[7]/CLK
  Logical resource: edid/M_addr_q_4/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[7]/CLK
  Logical resource: edid/M_addr_q_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[7]/CLK
  Logical resource: edid/M_addr_q_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_addr_q[7]/CLK
  Logical resource: edid/M_addr_q_7/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_i2c_rx_data[3]/CLK
  Logical resource: edid/i2c/M_data_q_2/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_i2c_rx_data[3]/CLK
  Logical resource: edid/i2c/M_data_q_3/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/i2c/M_data_q[7]/CLK
  Logical resource: edid/i2c/M_data_q_7/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_state_q_FSM_FFd8/CLK
  Logical resource: edid/i2c/M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/i2c/M_tx_flag_q/CLK
  Logical resource: edid/i2c/M_tx_flag_q/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_scl_sync_q_2/CLK
  Logical resource: edid/i2c/M_scl_sync_q_2/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/i2c/N170/CLK
  Logical resource: edid/i2c/M_bit_ctr_q_1/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: edid/i2c/N170/SR
  Logical resource: edid/i2c/M_bit_ctr_q_1/SR
  Location pin: SLICE_X20Y24.SR
  Clock network: edid/i2c/M_state_q_FSM_FFd8-In2
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_scl_sync_q_1/CLK
  Logical resource: edid/i2c/M_sda_sync_q_1/CK
  Location pin: SLICE_X20Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: edid/M_scl_sync_q_1/CLK
  Logical resource: edid/i2c/M_scl_sync_q_1/CK
  Location pin: SLICE_X20Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: edid/M_i2c_rx_data[6]/CLK
  Logical resource: edid/i2c/M_data_q_6/CK
  Location pin: SLICE_X18Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: edid/M_i2c_rx_valid/CLK
  Logical resource: edid/i2c/M_valid_q/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: edid/M_sda_sync_q_2/CLK
  Logical resource: edid/i2c/M_sda_sync_q_2/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y3.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: edid/M_tx_enable_q/CLK
  Logical resource: edid/M_tx_enable_q/CK
  Location pin: SLICE_X17Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for hdmi/decoder/M_bufds_O
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|hdmi/decoder/M_bufds_O         |     12.500ns|      5.000ns|     11.354ns|            0|            0|            0|        13956|
| hdmi/decoder/M_pll_CLKOUT0    |      1.250ns|      1.052ns|          N/A|            0|            0|            0|            0|
|  hdmi/M_decoder_pclkx10       |      1.250ns|          N/A|          N/A|            0|            0|            0|            0|
| hdmi/decoder/M_pll_CLKOUT2    |      6.250ns|      5.677ns|          N/A|            0|            0|         3883|            0|
| hdmi/decoder/M_pll_CLKOUT1    |     12.500ns|      7.950ns|          N/A|            0|            0|        10073|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.356|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2_tmds[3]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmi2_tmds[3]  |    6.488|         |         |         |
hdmi2_tmdsb[3] |    6.488|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2_tmdsb[3]
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmi2_tmds[3]  |    6.488|         |         |         |
hdmi2_tmdsb[3] |    6.488|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14751 paths, 0 nets, and 4219 connections

Design statistics:
   Minimum period:   7.950ns{1}   (Maximum frequency: 125.786MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 17 15:11:22 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4564 MB



