#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27feba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27f1d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x27fff60 .functor NOT 1, L_0x284f390, C4<0>, C4<0>, C4<0>;
L_0x284f1c0 .functor XOR 298, L_0x284ef60, L_0x284f120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x284f2d0 .functor XOR 298, L_0x284f1c0, L_0x284f230, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x283c2f0_0 .net *"_ivl_10", 297 0, L_0x284f230;  1 drivers
v0x283c3f0_0 .net *"_ivl_12", 297 0, L_0x284f2d0;  1 drivers
v0x283c4d0_0 .net *"_ivl_2", 297 0, L_0x284eec0;  1 drivers
v0x283c590_0 .net *"_ivl_4", 297 0, L_0x284ef60;  1 drivers
v0x283c670_0 .net *"_ivl_6", 297 0, L_0x284f120;  1 drivers
v0x283c7a0_0 .net *"_ivl_8", 297 0, L_0x284f1c0;  1 drivers
v0x283c880_0 .var "clk", 0 0;
v0x283c920_0 .net "in", 99 0, v0x283ad70_0;  1 drivers
v0x283c9c0_0 .net "out_any_dut", 99 1, L_0x283e4d0;  1 drivers
v0x283cb10_0 .net "out_any_ref", 99 1, L_0x283d910;  1 drivers
v0x283cbe0_0 .net "out_both_dut", 98 0, L_0x283e0c0;  1 drivers
v0x283ccb0_0 .net "out_both_ref", 98 0, L_0x283d500;  1 drivers
v0x283cd80_0 .net "out_different_dut", 99 0, L_0x284ed60;  1 drivers
v0x283ce50_0 .net "out_different_ref", 99 0, L_0x283de70;  1 drivers
v0x283cf20_0 .var/2u "stats1", 287 0;
v0x283cfe0_0 .var/2u "strobe", 0 0;
v0x283d0a0_0 .net "tb_match", 0 0, L_0x284f390;  1 drivers
v0x283d170_0 .net "tb_mismatch", 0 0, L_0x27fff60;  1 drivers
E_0x2804880/0 .event negedge, v0x283ac90_0;
E_0x2804880/1 .event posedge, v0x283ac90_0;
E_0x2804880 .event/or E_0x2804880/0, E_0x2804880/1;
L_0x284eec0 .concat [ 100 99 99 0], L_0x283de70, L_0x283d910, L_0x283d500;
L_0x284ef60 .concat [ 100 99 99 0], L_0x283de70, L_0x283d910, L_0x283d500;
L_0x284f120 .concat [ 100 99 99 0], L_0x284ed60, L_0x283e4d0, L_0x283e0c0;
L_0x284f230 .concat [ 100 99 99 0], L_0x283de70, L_0x283d910, L_0x283d500;
L_0x284f390 .cmp/eeq 298, L_0x284eec0, L_0x284f2d0;
S_0x27f1aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x27f1d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x283d440 .functor AND 100, v0x283ad70_0, L_0x283d300, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x283d850 .functor OR 100, v0x283ad70_0, L_0x283d710, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x283de70 .functor XOR 100, v0x283ad70_0, L_0x283dd30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x280b410_0 .net *"_ivl_1", 98 0, L_0x283d260;  1 drivers
v0x2839d00_0 .net *"_ivl_11", 98 0, L_0x283d640;  1 drivers
v0x2839de0_0 .net *"_ivl_12", 99 0, L_0x283d710;  1 drivers
L_0x7fd0950af060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2839ea0_0 .net *"_ivl_15", 0 0, L_0x7fd0950af060;  1 drivers
v0x2839f80_0 .net *"_ivl_16", 99 0, L_0x283d850;  1 drivers
v0x283a0b0_0 .net *"_ivl_2", 99 0, L_0x283d300;  1 drivers
v0x283a190_0 .net *"_ivl_21", 0 0, L_0x283da90;  1 drivers
v0x283a270_0 .net *"_ivl_23", 98 0, L_0x283dc40;  1 drivers
v0x283a350_0 .net *"_ivl_24", 99 0, L_0x283dd30;  1 drivers
L_0x7fd0950af018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x283a4c0_0 .net *"_ivl_5", 0 0, L_0x7fd0950af018;  1 drivers
v0x283a5a0_0 .net *"_ivl_6", 99 0, L_0x283d440;  1 drivers
v0x283a680_0 .net "in", 99 0, v0x283ad70_0;  alias, 1 drivers
v0x283a760_0 .net "out_any", 99 1, L_0x283d910;  alias, 1 drivers
v0x283a840_0 .net "out_both", 98 0, L_0x283d500;  alias, 1 drivers
v0x283a920_0 .net "out_different", 99 0, L_0x283de70;  alias, 1 drivers
L_0x283d260 .part v0x283ad70_0, 1, 99;
L_0x283d300 .concat [ 99 1 0 0], L_0x283d260, L_0x7fd0950af018;
L_0x283d500 .part L_0x283d440, 0, 99;
L_0x283d640 .part v0x283ad70_0, 1, 99;
L_0x283d710 .concat [ 99 1 0 0], L_0x283d640, L_0x7fd0950af060;
L_0x283d910 .part L_0x283d850, 0, 99;
L_0x283da90 .part v0x283ad70_0, 0, 1;
L_0x283dc40 .part v0x283ad70_0, 1, 99;
L_0x283dd30 .concat [ 99 1 0 0], L_0x283dc40, L_0x283da90;
S_0x283aa80 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x27f1d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x283ac90_0 .net "clk", 0 0, v0x283c880_0;  1 drivers
v0x283ad70_0 .var "in", 99 0;
v0x283ae30_0 .net "tb_match", 0 0, L_0x284f390;  alias, 1 drivers
E_0x2804400 .event posedge, v0x283ac90_0;
E_0x2804d10 .event negedge, v0x283ac90_0;
S_0x283af30 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x27f1d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x283e0c0 .functor AND 99, L_0x283df80, L_0x283e020, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x283e4d0 .functor OR 99, L_0x283e220, L_0x283e390, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x284ed60 .functor XOR 100, L_0x283e710, L_0x284ebd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x283b1a0_0 .net *"_ivl_1", 98 0, L_0x283df80;  1 drivers
v0x283b260_0 .net *"_ivl_11", 97 0, L_0x283e2c0;  1 drivers
v0x283b340_0 .net *"_ivl_12", 98 0, L_0x283e390;  1 drivers
v0x283b430_0 .net *"_ivl_17", 0 0, L_0x283e630;  1 drivers
v0x283b510_0 .net *"_ivl_18", 99 0, L_0x283e710;  1 drivers
L_0x7fd0950af0f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x283b640_0 .net *"_ivl_21", 98 0, L_0x7fd0950af0f0;  1 drivers
v0x283b720_0 .net *"_ivl_23", 98 0, L_0x284e8d0;  1 drivers
v0x283b800_0 .net *"_ivl_24", 99 0, L_0x284ebd0;  1 drivers
L_0x7fd0950af138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x283b8e0_0 .net *"_ivl_27", 0 0, L_0x7fd0950af138;  1 drivers
v0x283ba50_0 .net *"_ivl_3", 98 0, L_0x283e020;  1 drivers
v0x283bb30_0 .net *"_ivl_7", 98 0, L_0x283e220;  1 drivers
L_0x7fd0950af0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x283bc10_0 .net/2u *"_ivl_8", 0 0, L_0x7fd0950af0a8;  1 drivers
v0x283bcf0_0 .net "in", 99 0, v0x283ad70_0;  alias, 1 drivers
v0x283bdb0_0 .net "out_any", 99 1, L_0x283e4d0;  alias, 1 drivers
v0x283be90_0 .net "out_both", 98 0, L_0x283e0c0;  alias, 1 drivers
v0x283bf70_0 .net "out_different", 99 0, L_0x284ed60;  alias, 1 drivers
L_0x283df80 .part v0x283ad70_0, 0, 99;
L_0x283e020 .part v0x283ad70_0, 1, 99;
L_0x283e220 .part v0x283ad70_0, 1, 99;
L_0x283e2c0 .part v0x283ad70_0, 2, 98;
L_0x283e390 .concat [ 98 1 0 0], L_0x283e2c0, L_0x7fd0950af0a8;
L_0x283e630 .part v0x283ad70_0, 99, 1;
L_0x283e710 .concat [ 1 99 0 0], L_0x283e630, L_0x7fd0950af0f0;
L_0x284e8d0 .part v0x283ad70_0, 0, 99;
L_0x284ebd0 .concat [ 99 1 0 0], L_0x284e8d0, L_0x7fd0950af138;
S_0x283c0d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x27f1d00;
 .timescale -12 -12;
E_0x27eea20 .event anyedge, v0x283cfe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x283cfe0_0;
    %nor/r;
    %assign/vec4 v0x283cfe0_0, 0;
    %wait E_0x27eea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x283aa80;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x283ad70_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2804d10;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x283ad70_0, 0;
    %wait E_0x2804400;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x283ad70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27f1d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x283c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x283cfe0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x27f1d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x283c880_0;
    %inv;
    %store/vec4 v0x283c880_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x27f1d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x283ac90_0, v0x283d170_0, v0x283c920_0, v0x283ccb0_0, v0x283cbe0_0, v0x283cb10_0, v0x283c9c0_0, v0x283ce50_0, v0x283cd80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27f1d00;
T_5 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x27f1d00;
T_6 ;
    %wait E_0x2804880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x283cf20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
    %load/vec4 v0x283d0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x283cf20_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x283ccb0_0;
    %load/vec4 v0x283ccb0_0;
    %load/vec4 v0x283cbe0_0;
    %xor;
    %load/vec4 v0x283ccb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x283cb10_0;
    %load/vec4 v0x283cb10_0;
    %load/vec4 v0x283c9c0_0;
    %xor;
    %load/vec4 v0x283cb10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x283ce50_0;
    %load/vec4 v0x283ce50_0;
    %load/vec4 v0x283cd80_0;
    %xor;
    %load/vec4 v0x283ce50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x283cf20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x283cf20_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/gatesv100/iter0/response1/top_module.sv";
