<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='185' ll='187' type='bool llvm::EVT::is128BitVector() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='184'>/// Return true if this is a 128-bit vector type.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='1187' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='2552' u='c' c='_ZL33addRequiredExtensionForVectorMULLN4llvm7SDValueERNS_12SelectionDAGERKNS_3EVTES5_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='2668' u='c' c='_ZL8LowerMULN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3107' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7601' u='c' c='_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5280' u='c' c='_ZL13getZeroVectorN4llvm3EVTERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6396' u='c' c='_ZNK4llvm17ARMTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6407' u='c' c='_ZNK4llvm17ARMTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6552' u='c' c='_ZNK4llvm17ARMTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6813' u='c' c='_ZNK4llvm17ARMTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7163' u='c' c='_ZL19LowerCONCAT_VECTORSN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7281' u='c' c='_ZL28AddRequiredExtensionForVMULLN4llvm7SDValueERNS_12SelectionDAGERKNS_3EVTES5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7396' u='c' c='_ZL8LowerMULN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9866' u='c' c='_ZL22AddCombineVUZPToVPADDLPN4llvm6SDNodeENS_7SDValueES2_RNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10686' u='c' c='_ZL17PerformMULCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10882' u='c' c='_ZL17PerformANDCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11118' u='c' c='_ZL16PerformORCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11169' u='c' c='_ZL16PerformORCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='1108' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel9trySelectEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='643' u='c' c='_ZL16performORCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1041' u='c' c='_ZL17performXORCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='2477' u='c' c='_ZNK4llvm20MipsSETargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='2529' u='c' c='_ZNK4llvm20MipsSETargetLowering17lowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='3049' u='c' c='_ZNK4llvm20MipsSETargetLowering19lowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='532' u='c' c='_ZL18isLegalMaskComparePN4llvm6SDNodeEPKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3210' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3734' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5401' u='c' c='_ZL18insert128BitVectorN4llvm7SDValueES0_jRNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5660' u='c' c='_ZL13getOnesVectorN4llvm3EVTERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7266' u='c' c='_ZL9getVShiftbN4llvm3EVTENS_7SDValueEjRNS_12SelectionDAGERKNS_14TargetLoweringERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7508' u='c' c='_ZL24EltsFromConsecutiveLoadsN4llvm3EVTENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7530' u='c' c='_ZL24EltsFromConsecutiveLoadsN4llvm3EVTENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='12041' u='c' c='_ZL29lowerShuffleOfExtractsAsVpermRKN4llvm5SDLocENS_7SDValueES3_NS_8ArrayRefIiEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18652' u='c' c='_ZL22truncateVectorWithPACKjN4llvm3EVTENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18671' u='c' c='_ZL22truncateVectorWithPACKjN4llvm3EVTENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19335' u='c' c='_ZL22LowerVectorAllZeroTestN4llvm7SDValueENS_3ISD8CondCodeERKNS_12X86SubtargetERNS_12SelectionDAGERS0_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19339' u='c' c='_ZL22LowerVectorAllZeroTestN4llvm7SDValueENS_3ISD8CondCodeERKNS_12X86SubtargetERNS_12SelectionDAGERS0_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27458' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27464' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33198' u='c' c='_ZL27combineShuffleOfConcatUndefPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34615' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35564' u='c' c='_ZL22combineVSelectToBLENDVPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38236' u='c' c='_ZL28combineLogicBlendIntoPBLENDVPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41214' u='c' c='_ZL26combineToExtendVectorInRegPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42540' u='c' c='_ZL19combineIncDecVectorPN4llvm6SDNodeERNS_12SelectionDAGE'/>
