<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: DAC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">DAC_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa46511785a6c2bb4f8cd8399291b4578"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#aa46511785a6c2bb4f8cd8399291b4578">CTL</a></td></tr>
<tr class="separator:aa46511785a6c2bb4f8cd8399291b4578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7405d7f3a1821bd5090ea50ebbe08ba9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#a7405d7f3a1821bd5090ea50ebbe08ba9">SWTRG</a></td></tr>
<tr class="separator:a7405d7f3a1821bd5090ea50ebbe08ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace8ddafdb10d4986d8a268ad7dd6727"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#aace8ddafdb10d4986d8a268ad7dd6727">DAT</a></td></tr>
<tr class="separator:aace8ddafdb10d4986d8a268ad7dd6727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19422db6d2129f4ad710e18615f7c529"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#a19422db6d2129f4ad710e18615f7c529">DATOUT</a></td></tr>
<tr class="separator:a19422db6d2129f4ad710e18615f7c529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef13391fd938142d754f913dc6788a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#aeef13391fd938142d754f913dc6788a2">STATUS</a></td></tr>
<tr class="separator:aeef13391fd938142d754f913dc6788a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ed35d113d6bd96350912f42dfc9130"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___t.html#a09ed35d113d6bd96350912f42dfc9130">TCTL</a></td></tr>
<tr class="separator:a09ed35d113d6bd96350912f42dfc9130"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup DAC Digital to Analog Converter(DAC)
Memory Mapped Structure for DAC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00026">26</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa46511785a6c2bb4f8cd8399291b4578" name="aa46511785a6c2bb4f8cd8399291b4578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa46511785a6c2bb4f8cd8399291b4578">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] DAC Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  DAC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DACEN</td><td><div style="word-wrap: break-word;"><b>DAC Enable Bit
</b><br>
0 = DAC is Disabled.
<br>
1 = DAC is Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>DACIEN</td><td><div style="word-wrap: break-word;"><b>DAC Interrupt Enable Bit
</b><br>
0 = Interrupt is Disabled.
<br>
1 = Interrupt is Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>DMA Mode Enable Bit
</b><br>
0 = DMA mode Disabled.
<br>
1 = DMA mode Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>DMAURIEN</td><td><div style="word-wrap: break-word;"><b>DMA Under-run Interrupt Enable Bit
</b><br>
0 = DMA under-run interrupt Disabled.
<br>
1 = DMA under-run interrupt Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>TRGEN</td><td><div style="word-wrap: break-word;"><b>Trigger Mode Enable Bit
</b><br>
0 = DAC event trigger mode Disabled.
<br>
1 = DAC event trigger mode Enabled.
<br>
</div></td></tr><tr><td>
[7:5]</td><td>TRGSEL</td><td><div style="word-wrap: break-word;"><b>Trigger Source Selection
</b><br>
000 = Software trigger.
<br>
001 = External pin DAC0_ST trigger.
<br>
010 = Timer 0 trigger.
<br>
011 = Timer 1 trigger.
<br>
100 = Timer 2 trigger.
<br>
101 = Timer 3 trigger.
<br>
110 = EPWM0 trigger.
<br>
111 = EPWM1 trigger.
<br>
</div></td></tr><tr><td>
[8]</td><td>BYPASS</td><td><div style="word-wrap: break-word;"><b>Bypass Buffer Mode
</b><br>
0 = Output voltage buffer Enabled.
<br>
1 = Output voltage buffer Disabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>LALIGN</td><td><div style="word-wrap: break-word;"><b>DAC Data Left-aligned Enabled Control
</b><br>
0 = Right alignment.
<br>
1 = Left alignment.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>ETRGSEL</td><td><div style="word-wrap: break-word;"><b>External Pin Trigger Selection
</b><br>
00 = Low level trigger.
<br>
01 = High level trigger.
<br>
10 = Falling edge trigger.
<br>
11 = Rising edge trigger.
<br>
</div></td></tr><tr><td>
[15:14]</td><td>BWSEL</td><td><div style="word-wrap: break-word;"><b>DAC Data Bit-width Selection
</b><br>
00 = data is 12 bits.
<br>
01 = data is 8 bits.
<br>
Others = reserved.
<br>
</div></td></tr><tr><td>
[16]</td><td>GRPEN</td><td><div style="word-wrap: break-word;"><b>DAC Group Mode Enable Bit
</b><br>
0 = DAC0 and DAC1 are not grouped.
<br>
1 = DAC0 and DAC1 are grouped.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00273">273</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<a id="aace8ddafdb10d4986d8a268ad7dd6727" name="aace8ddafdb10d4986d8a268ad7dd6727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace8ddafdb10d4986d8a268ad7dd6727">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] DAC Data Holding Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAT
</font><br><p> <font size="2">
Offset: 0x08  DAC Data Holding Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>DACDAT</td><td><div style="word-wrap: break-word;"><b>DAC 12-bit Holding Data
</b><br>
These bits are written by user software which specifies 12-bit conversion data for DAC output
<br>
The unused bits (DAC_DAT[3:0] in left-alignment mode and DAC_DAT[15:12] in right alignment mode) are ignored by DAC controller hardware.
<br>
12 bit left alignment: user has to load data into DAC_DAT[15:4] bits.
<br>
12 bit right alignment: user has to load data into DAC_DAT[11:0] bits.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00275">275</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<a id="a19422db6d2129f4ad710e18615f7c529" name="a19422db6d2129f4ad710e18615f7c529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19422db6d2129f4ad710e18615f7c529">&#9670;&nbsp;</a></span>DATOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::DATOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] DAC Data Output Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DATOUT
</font><br><p> <font size="2">
Offset: 0x0C  DAC Data Output Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>DATOUT</td><td><div style="word-wrap: break-word;"><b>DAC 12-bit Output Data
</b><br>
These bits are current digital data for DAC output conversion.
<br>
It is loaded from DAC_DAT register and user cannot write it directly.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00276">276</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<a id="aeef13391fd938142d754f913dc6788a2" name="aeef13391fd938142d754f913dc6788a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef13391fd938142d754f913dc6788a2">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] DAC Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x10  DAC Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FINISH</td><td><div style="word-wrap: break-word;"><b>DAC Conversion Complete Finish Flag
</b><br>
0 = DAC is in conversion state.
<br>
1 = DAC conversion finish.
<br>
This bit set to 1 when conversion time counter counts to SETTLET
<br>
It is cleared to 0 when DAC starts a new conversion
<br>
User writes 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>DMAUDR</td><td><div style="word-wrap: break-word;"><b>DMA Under-run Interrupt Flag
</b><br>
0 = No DMA under-run error condition occurred.
<br>
1 = DMA under-run error condition occurred.
<br>
User writes 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>DAC Busy Flag (Read Only)
</b><br>
0 = DAC is ready for next conversion.
<br>
1 = DAC is busy in conversion.
<br>
This is read only bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00277">277</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<a id="a7405d7f3a1821bd5090ea50ebbe08ba9" name="a7405d7f3a1821bd5090ea50ebbe08ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7405d7f3a1821bd5090ea50ebbe08ba9">&#9670;&nbsp;</a></span>SWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::SWTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] DAC Software Trigger Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWTRG
</font><br><p> <font size="2">
Offset: 0x04  DAC Software Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SWTRG</td><td><div style="word-wrap: break-word;"><b>Software Trigger
</b><br>
0 = Software trigger Disabled.
<br>
1 = Software trigger Enabled.
<br>
User writes this bit to generate one shot pulse and it is cleared to 0 by hardware automatically; Reading this bit will always get 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00274">274</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<a id="a09ed35d113d6bd96350912f42dfc9130" name="a09ed35d113d6bd96350912f42dfc9130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ed35d113d6bd96350912f42dfc9130">&#9670;&nbsp;</a></span>TCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DAC_T::TCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] DAC Timing Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TCTL
</font><br><p> <font size="2">
Offset: 0x14  DAC Timing Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[9:0]</td><td>SETTLET</td><td><div style="word-wrap: break-word;"><b>DAC Output Settling Time
</b><br>
User software needs to write appropriate value to these bits to meet DAC conversion settling time base on PCLK (APB clock) speed.
<br>
For example, DAC controller clock speed is 80MHz and DAC conversion settling time is 1 us, SETTLETvalue must be greater than 0x50.
<br>
SELTTLET = DAC controller clock speed x settling time.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="dac__reg_8h_source.html#l00278">278</a> of file <a class="el" href="dac__reg_8h_source.html">dac_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="dac__reg_8h_source.html">dac_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
