// Decode GEMV: y[N] = x[K] @ W^T, where W is [N, K] row-major (i.e. [out, in] —
// the GGUF-native linear layout). One warp computes one output row n: the warp
// streams W[n, :] (K contiguous bf16 → fully coalesced across lanes) and dots it
// with x (staged in shared memory). This replaces the M=1 tiled GEMM, which
// wasted ~16x of its threads on the empty batch dimension at decode time.
//
// Output is bf16 (projections) or fp32 (router / LM-head logits) via the OutT
// template. Portable CUDA across the architectures this tree actually builds:
// CMAKE_CUDA_ARCHITECTURES is "89;90;100;120" (Ada, Hopper, datacenter Blackwell,
// consumer Blackwell). sm_121 is NOT built -- see kernels/CMakeLists.txt, which
// excludes it as unsupported by the CUDA toolkit in use.

#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include <mutex>
#endif

#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <cuda_fp8.h>
#ifdef SPARKINFER_DIRECT_NVFP4_IMPL
#include <cutlass/float_subbyte.h>
#include <cute/arch/mma_sm120.hpp>
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include "sparkinfer/kernels/qtype.h"
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include <cuda_runtime.h>
#endif

namespace sparkinfer {
namespace kernels {

static constexpr int GEMV_WPB = 8;   // warps (output rows) per block

#ifdef SPARKINFER_DIRECT_NVFP4_IMPL
namespace {
using NvE2M1 = cutlass::float_e2m1_t;
using NvUE4M3 = cutlass::float_ue4m3_t;

__global__ void nvfp4_mma_quant_x_kernel(const __nv_bfloat16* __restrict__ x,
                                         unsigned char* __restrict__ q,
                                         unsigned char* __restrict__ sf,
                                         int M, int K) {
    const int g = blockIdx.x * blockDim.x + threadIdx.x;
    const int groups = M * (K >> 4);
    if (g >= groups) return;
    const int row = g / (K >> 4), k0 = (g - row * (K >> 4)) * 16;
    float v[16], a = 0.f;
#pragma unroll
    for (int i = 0; i < 16; ++i) {
        v[i] = __bfloat162float(x[(size_t)row * K + k0 + i]);
        a = fmaxf(a, fabsf(v[i]));
    }
    NvUE4M3 s(fmaxf(a * (1.f / 6.f), 0x1p-9f));
    unsigned char packed[8];
#pragma unroll
    for (int i = 0; i < 8; ++i) {
        NvE2M1 q0(v[2 * i] / float(s)), q1(v[2 * i + 1] / float(s));
        packed[i] = (unsigned char)((q0.raw() & 15u) | ((q1.raw() & 15u) << 4));
    }
    *reinterpret_cast<ulonglong1*>(q + ((size_t)row * K + k0) / 2) =
        *reinterpret_cast<const ulonglong1*>(packed);
    sf[(size_t)row * (K >> 4) + (k0 >> 4)] = s.raw();
}

__device__ __forceinline__ unsigned nvfp4_nibble(const unsigned char* p, size_t i) {
    const unsigned char b = p[i >> 1];
    return (i & 1) ? (unsigned)(b >> 4) : (unsigned)(b & 15u);
}

__global__ void nvfp4_mma_rows_kernel(const unsigned char* __restrict__ aq,
                                      const unsigned char* __restrict__ as,
                                      const void* __restrict__ payload,
                                      __nv_bfloat16* __restrict__ y,
                                      int M, int N, int K) {
#if defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 1200
    using Atom = cute::SM120::BLOCKSCALED::SM120_16x8x64_TN_VS<
        NvE2M1, NvE2M1, float, NvUE4M3, 16>;
    const int lane = threadIdx.x & 31;
    const int nbase = blockIdx.x * 8;
    const int lt0 = lane & 3, lt1 = lane >> 2;
    const unsigned char* hdr = reinterpret_cast<const unsigned char*>(payload);
    const float alpha = 1.f / *reinterpret_cast<const float*>(hdr);
    const unsigned char* bs = hdr + 256;
    const unsigned char* bq = bs + (size_t)N * (K >> 4);
    float d0 = 0.f, d1 = 0.f, d2 = 0.f, d3 = 0.f;
    for (int k0 = 0; k0 < K; k0 += 64) {
        unsigned ar[4] = {0,0,0,0}, br[2] = {0,0};
#pragma unroll
        for (int vi = 0; vi < 32; ++vi) {
            const int v0 = vi & 7, v1 = (vi >> 3) & 1, v2 = vi >> 4;
            const int m = lt1 + v1 * 8;
            const int k = k0 + lt0 * 8 + v0 + v2 * 32;
            const unsigned nib = m < M ? nvfp4_nibble(aq, (size_t)m * K + k) : 0u;
            ar[vi >> 3] |= nib << (4 * (vi & 7));
        }
#pragma unroll
        for (int vi = 0; vi < 16; ++vi) {
            const int v0 = vi & 7, v1 = vi >> 3;
            const int n = nbase + lt1;
            const int k = k0 + lt0 * 8 + v0 + v1 * 32;
            const unsigned nib = n < N ? nvfp4_nibble(bq, (size_t)n * K + k) : 0u;
            br[vi >> 3] |= nib << (4 * (vi & 7));
        }
        const int sm = (lane & 1) * 8 + (lane >> 2);
        const int sn = nbase + (lane >> 2);
        unsigned sfa = 0, sfb = 0;
#pragma unroll
        for (int j = 0; j < 4; ++j) {
            const unsigned av = sm < M ? as[(size_t)sm * (K >> 4) + (k0 >> 4) + j] : 0u;
            const unsigned bv = sn < N ? bs[(size_t)sn * (K >> 4) + (k0 >> 4) + j] : 0u;
            sfa |= av << (8 * j); sfb |= bv << (8 * j);
        }
        float o0, o1, o2, o3;
        Atom::fma(o0,o1,o2,o3, ar[0],ar[1],ar[2],ar[3], br[0],br[1],
                  d0,d1,d2,d3, sfa,sfb);
        d0=o0; d1=o1; d2=o2; d3=o3;
    }
    const int n = nbase + lt1;
    const int m0 = lt0 * 4;
    if (n < N) {
        if (m0 + 0 < M) y[(size_t)(m0 + 0) * N + n] = __float2bfloat16(d0 * alpha);
        if (m0 + 2 < M) y[(size_t)(m0 + 2) * N + n] = __float2bfloat16(d1 * alpha);
        if (m0 + 1 < M) y[(size_t)(m0 + 1) * N + n] = __float2bfloat16(d2 * alpha);
        if (m0 + 3 < M) y[(size_t)(m0 + 3) * N + n] = __float2bfloat16(d3 * alpha);
    }
#endif
}
} // namespace

size_t nvfp4_mma_data_bytes(int M, int K) { return ((size_t)M * K + 1) / 2; }
size_t nvfp4_mma_scale_bytes(int M, int K) { return (size_t)M * (K >> 4); }
bool launch_nvfp4_mma_quant_x(const void* x, void* q, void* sf, int M, int K,
                              cudaStream_t stream) {
    if (!x || !q || !sf || M < 1 || M > 8 || (K & 63)) return false;
    int dev=0, major=0, minor=0;
    if (cudaGetDevice(&dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&major, cudaDevAttrComputeCapabilityMajor, dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&minor, cudaDevAttrComputeCapabilityMinor, dev) != cudaSuccess ||
        major != 12 || minor != 0) return false;
    const int groups = M * (K >> 4), threads = 256;
    nvfp4_mma_quant_x_kernel<<<(groups + threads - 1) / threads, threads, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<unsigned char*>(q),
        reinterpret_cast<unsigned char*>(sf), M, K);
    return cudaPeekAtLastError() == cudaSuccess;
}
bool launch_nvfp4_mma_rows(const void* q, const void* sf, const void* W, void* y,
                           int M, int N, int K, cudaStream_t stream) {
    if (!q || !sf || !W || !y || M < 1 || M > 8 || (N & 7) || (K & 63)) return false;
    int dev=0, major=0, minor=0;
    if (cudaGetDevice(&dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&major, cudaDevAttrComputeCapabilityMajor, dev) != cudaSuccess ||
        cudaDeviceGetAttribute(&minor, cudaDevAttrComputeCapabilityMinor, dev) != cudaSuccess ||
        major != 12 || minor != 0) return false;
    nvfp4_mma_rows_kernel<<<N / 8, 32, 0, stream>>>(
        reinterpret_cast<const unsigned char*>(q), reinterpret_cast<const unsigned char*>(sf), W,
        reinterpret_cast<__nv_bfloat16*>(y), M, N, K);
    return cudaPeekAtLastError() == cudaSuccess;
}
#endif

__device__ __forceinline__ void gemv_write(float* p, float v) { *p = v; }
__device__ __forceinline__ void gemv_write(__nv_bfloat16* p, float v) { *p = __float2bfloat16(v); }

template <typename OutT>
__global__ void gemv_kernel(const __nv_bfloat16* __restrict__ x,
                            const __nv_bfloat16* __restrict__ W,
                            OutT* __restrict__ y, int N, int K) {
    extern __shared__ float s_x[];                 // K floats
    for (int i = threadIdx.x; i < K; i += blockDim.x) s_x[i] = __bfloat162float(x[i]);
    __syncthreads();

    const int warp = threadIdx.x / 32, lane = threadIdx.x % 32;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    // 128-bit coalesced loads: each lane pulls a uint4 = 8 bf16 of the weight row.
    const uint4* row4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
    const int n4 = K / 8;
    float acc = 0.f;
    for (int i = lane; i < n4; i += 32) {
        uint4 v = row4[i];
        const __nv_bfloat162* h2 = reinterpret_cast<const __nv_bfloat162*>(&v);
        const int base = i * 8;
        #pragma unroll
        for (int j = 0; j < 4; j++) {
            float2 f = __bfloat1622float2(h2[j]);
            acc += f.x * s_x[base + 2*j] + f.y * s_x[base + 2*j + 1];
        }
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_kernel<__nv_bfloat16>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_kernel<float>(const __nv_bfloat16*, const __nv_bfloat16*, float*, int, int);
#endif
// split-K bf16 GEMV for small N (the router projection: N = n_experts). One-warp-per-row leaves
// the GPU idle at N=128, so the read runs far below the bandwidth roofline. S warps cooperate per
// output row (each sums a 1/S stride of the K reduction, S-way shared reduce). The activation is
// read straight from L2 (no shared staging + __syncthreads, which dominates at this size). RPB =
// GEMV_WPB/S rows per block. Faithful: only the fp reduction order changes.
template <typename OutT, int S>
__global__ void gemv_f32_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                   const __nv_bfloat16* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const uint4* row4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const uint4* x4 = reinterpret_cast<const uint4*>(x);
        const int n4 = K / 8;                          // 8 bf16 per uint4
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            uint4 wv = row4[i], xv = x4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
            #pragma unroll
            for (int j = 0; j < 4; j++) {
                float2 wf = __bfloat1622float2(wh[j]), xf = __bfloat1622float2(xh[j]);
                acc += wf.x * xf.x + wf.y * xf.y;
            }
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = 0.f;
        #pragma unroll
        for (int s = 0; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<float, 4>(const __nv_bfloat16*, const __nv_bfloat16*, float*, int, int);
#endif
// bf16-output split-K instantiations for the dense projection GEMV (launch_gemv occupancy path).
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_f32_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const __nv_bfloat16*, __nv_bfloat16*, int, int);
#endif

// Compact verification supplies up to four activation rows for the same matrix.
// Preserve the split-K reduction independently for each row while sharing every
// weight packet across those row accumulators.
template <typename OutT, int S, int M>
__global__ void gemv_bf16_rows_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                         const __nv_bfloat16* __restrict__ W,
                                         OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float part[M][RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc[M];
#pragma unroll
    for (int r = 0; r < M; ++r) acc[r] = 0.f;
    if (n < N) {
        const uint4* w4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const int n4 = K / 8;
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            const uint4 wv = w4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            float2 wf[4];
#pragma unroll
            for (int j = 0; j < 4; ++j) wf[j] = __bfloat1622float2(wh[j]);
#pragma unroll
            for (int r = 0; r < M; ++r) {
                const uint4 xv = reinterpret_cast<const uint4*>(x + (size_t)r * K)[i];
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
#pragma unroll
                for (int j = 0; j < 4; ++j) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc[r] += wf[j].x * xf.x + wf[j].y * xf.y;
                }
            }
        }
#pragma unroll
        for (int r = 0; r < M; ++r)
#pragma unroll
            for (int d = 16; d > 0; d >>= 1)
                acc[r] += __shfl_xor_sync(0xffffffff, acc[r], d);
        if (lane == 0)
#pragma unroll
            for (int r = 0; r < M; ++r) part[r][row_local][split] = acc[r];
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
#pragma unroll
        for (int r = 0; r < M; ++r) {
            float out = 0.f;
#pragma unroll
            for (int s = 0; s < S; ++s) out += part[r][row_local][s];
            gemv_write(y + (size_t)r * N + n, out);
        }
    }
}

#ifndef _MSC_VER

// Two independent weight matrices sharing one activation block, in a single launch. The DFlash
// verify issues a stack of tiny row-GEMVs per layer (ssm_alpha and ssm_beta produce v_heads
// outputs each from the same xn); at ~2 us apiece across 30 GDN layers that is almost entirely
// launch and graph-node dependency latency rather than work. Mapping the concatenated output rows
// onto one grid leaves every row's split-K traversal, warp reduction and ordered split sum exactly
// as gemv_bf16_rows_sk_kernel computes them, so each output is bit-identical.
template <typename OutT, int S, int M>
__global__ void gemv_bf16_rows_sk2_kernel(const __nv_bfloat16* __restrict__ x,
                                         const __nv_bfloat16* __restrict__ W0,
                                         const __nv_bfloat16* __restrict__ W1,
                                         OutT* __restrict__ y0, OutT* __restrict__ y1,
                                         int N0, int N1, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float part[M][RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n_all = blockIdx.x * RPB + row_local;
    const bool second = n_all >= N0;
    const __nv_bfloat16* W = second ? W1 : W0;
    OutT* y = second ? y1 : y0;
    const int n = second ? n_all - N0 : n_all;
    const int N = second ? N1 : N0;
    const bool live = n_all < N0 + N1;
    float acc[M];
#pragma unroll
    for (int r = 0; r < M; ++r) acc[r] = 0.f;
    if (live) {
        const uint4* w4 = reinterpret_cast<const uint4*>(W + (size_t)n * K);
        const int n4 = K / 8;
        for (int i = split * 32 + lane; i < n4; i += S * 32) {
            const uint4 wv = w4[i];
            const __nv_bfloat162* wh = reinterpret_cast<const __nv_bfloat162*>(&wv);
            float2 wf[4];
#pragma unroll
            for (int j = 0; j < 4; ++j) wf[j] = __bfloat1622float2(wh[j]);
#pragma unroll
            for (int r = 0; r < M; ++r) {
                const uint4 xv = reinterpret_cast<const uint4*>(x + (size_t)r * K)[i];
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
#pragma unroll
                for (int j = 0; j < 4; ++j) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc[r] += wf[j].x * xf.x + wf[j].y * xf.y;
                }
            }
        }
#pragma unroll
        for (int r = 0; r < M; ++r)
#pragma unroll
            for (int d = 16; d > 0; d >>= 1)
                acc[r] += __shfl_xor_sync(0xffffffff, acc[r], d);
        if (lane == 0)
#pragma unroll
            for (int r = 0; r < M; ++r) part[r][row_local][split] = acc[r];
    }
    __syncthreads();
    if (live && split == 0 && lane == 0) {
#pragma unroll
        for (int r = 0; r < M; ++r) {
            float out = 0.f;
#pragma unroll
            for (int s = 0; s < S; ++s) out += part[r][row_local][s];
            gemv_write(y + (size_t)r * N + n, out);
        }
    }
}

#define SI_INST_GEMV_ROWS(T, S, M) template __global__ void gemv_bf16_rows_sk_kernel<T, S, M>(const __nv_bfloat16*, const __nv_bfloat16*, T*, int, int)
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 1); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 2);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 3); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 4);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 5); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 6);
SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 7); SI_INST_GEMV_ROWS(__nv_bfloat16, 8, 8);
SI_INST_GEMV_ROWS(float, 4, 1); SI_INST_GEMV_ROWS(float, 4, 2);
SI_INST_GEMV_ROWS(float, 4, 3); SI_INST_GEMV_ROWS(float, 4, 4);
SI_INST_GEMV_ROWS(float, 4, 5); SI_INST_GEMV_ROWS(float, 4, 6);
SI_INST_GEMV_ROWS(float, 4, 7); SI_INST_GEMV_ROWS(float, 4, 8);
#undef SI_INST_GEMV_ROWS
#endif
// ---- quantized on-read GEMV (W = GGUF-native Q4_K/Q6_K [N,K]) -----------------
// Dequantizes each 256-block in registers and dots with a full-precision (fp32)
// activation — reads the quantized weight bytes (~4x less than bf16) with NO int8
// activation, so the result matches the bf16-weight GEMV up to dequant order and
// token-match is preserved. k-quant decoders are the byte-exact ones validated in
// dequant_gguf.cu / expert_ffn_q4k.cu. One warp per output row. K % 256 == 0.
__device__ __forceinline__ float gq_h2f(const unsigned char* p) {
    __half h; *((unsigned short*)&h) = *(const unsigned short*)p; return __half2float(h);
}
__device__ __forceinline__ void gq_scale_min(int j, const unsigned char* q, int* d, int* m) {
    if (j < 4) { *d = q[j] & 63; *m = q[j + 4] & 63; }
    else { *d = (q[j + 4] & 0xF) | ((q[j - 4] >> 6) << 4);
           *m = (q[j + 4] >> 4)  | ((q[j]     >> 6) << 4); }
}
__device__ __forceinline__ int gq_block_bytes(int t) { return t == 14 ? 210 : 144; }

template <typename OutT>
__global__ void gemv_q_kernel(const __nv_bfloat16* __restrict__ x,
                              const unsigned char* __restrict__ W,
                              OutT* __restrict__ y, int N, int K, int wtype) {
    extern __shared__ float s_x[];                 // K floats
    for (int i = threadIdx.x; i < K; i += blockDim.x) s_x[i] = __bfloat162float(x[i]);
    __syncthreads();

    const int warp = threadIdx.x / 32, lane = threadIdx.x % 32;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const int nblk = K / 256, bb = gq_block_bytes(wtype);
    const unsigned char* base = W + (size_t)n * nblk * bb;
    float acc = 0.f;
    // dequant in registers and FMA straight against the activation — no shared
    // round-trip, one warp-reduce at the end. Reads the quantized row coalesced.
    for (int blk = 0; blk < nblk; blk++) {
        const unsigned char* b = base + (size_t)blk * bb;
        const float* sx = s_x + blk * 256;
        if (wtype == 14) {   // Q6_K
            const unsigned char* ql = b; const unsigned char* qh = b + 128;
            const signed char* sc = (const signed char*)(b + 192); float d = gq_h2f(b + 208);
            #pragma unroll
            for (int nn = 0; nn < 2; nn++) {
                const unsigned char* qln = ql + nn*64; const unsigned char* qhn = qh + nn*32; const signed char* scn = sc + nn*8;
                int is = lane / 16;
                int q1 = (int)((qln[lane]    & 0xF) | (((qhn[lane] >> 0) & 3) << 4)) - 32;
                int q2 = (int)((qln[lane+32] & 0xF) | (((qhn[lane] >> 2) & 3) << 4)) - 32;
                int q3 = (int)((qln[lane]    >> 4)  | (((qhn[lane] >> 4) & 3) << 4)) - 32;
                int q4 = (int)((qln[lane+32] >> 4)  | (((qhn[lane] >> 6) & 3) << 4)) - 32;
                acc += d * scn[is+0] * q1 * sx[nn*128 + lane];
                acc += d * scn[is+2] * q2 * sx[nn*128 + lane + 32];
                acc += d * scn[is+4] * q3 * sx[nn*128 + lane + 64];
                acc += d * scn[is+6] * q4 * sx[nn*128 + lane + 96];
            }
        } else {             // Q4_K
            float d = gq_h2f(b), dmin = gq_h2f(b + 2);
            const unsigned char* sc = b + 4; const unsigned char* qs = b + 16;
            #pragma unroll
            for (int g = 0; g < 4; g++) {
                int s1, m1, s2, m2;
                gq_scale_min(2*g, sc, &s1, &m1); gq_scale_min(2*g+1, sc, &s2, &m2);
                float d1 = d*s1, mm1 = dmin*m1, d2 = d*s2, mm2 = dmin*m2;
                unsigned char qb = qs[g*32 + lane];
                acc += (d1 * (qb & 0xF) - mm1) * sx[g*64 + lane];
                acc += (d2 * (qb >> 4)  - mm2) * sx[g*64 + 32 + lane];
            }
        }
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int, int);
#endif
// ---- Q8_0 on-read GEMV (W = Q8_0 [N,K]) ------------------------------------
// Q8_0 block = 34 B / 32 values: one fp16 scale d, then 32 signed int8.
// Dequant-on-read (d*int8) dotted with the fp32 activation — reads the int8
// weight bytes (~2x less than bf16) with NO shared-memory staging. The activation
// x[K] is read straight from L2/L1 (no smem + __syncthreads overhead), making
// this kernel latency-competitive for moderate K where smem staging would dominate.
// One warp per output row (lane j owns value j of each block). K % 32 == 0.
template <typename OutT>
__global__ void gemv_q80_kernel(const __nv_bfloat16* __restrict__ x,
                                const unsigned char* __restrict__ W,
                                OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const int nblk = K / 32;                        // Q8_0: 32 values / block
    const unsigned char* base = W + (size_t)n * nblk * 34;
    float acc = 0.f;
    for (int blk = 0; blk < nblk; blk++) {
        const unsigned char* b = base + (size_t)blk * 34;
        const float d = gq_h2f(b);                  // fp16 block scale
        const signed char q = reinterpret_cast<const signed char*>(b + 2)[lane];
        acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_q80_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
// split-K Q8_0 GEMV: S warps cooperate per output row, each summing a 1/S stride
// of the K reduction. Same occupancy lever as the bf16 split-K kernel (gemv_f32_sk_kernel)
// but reads Q8_0 int8 weights (2x less than bf16). Each lane processes 8 blocks per
// inner iteration (same amortized throughput as bf16's uint4-per-iteration). No smem
// staging for x -- x is read straight from L2 coalesced per warp. RPB = GEMV_WPB/S.
template <typename OutT, int S>
__global__ void gemv_q80_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                    const unsigned char* __restrict__ W,
                                    OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const int nblk = K / 32;
        const unsigned char* base = W + (size_t)n * nblk * 34;
        const int n_my = (nblk - split + S - 1) / S;    // blocks assigned to this split
        const int ngroups = n_my >> 3;                    // full groups of 8
        // Groups of 8 blocks — same amortised iteration count as bf16 uint4 path
        for (int g = 0; g < ngroups; g++) {
            const int blk0 = split + g * (8 * S);
            #pragma unroll
            for (int b = 0; b < 8; b++) {
                const int blk = blk0 + b * S;
                const unsigned char* bb = base + (size_t)blk * 34;
                const float d = gq_h2f(bb);
                const signed char q = reinterpret_cast<const signed char*>(bb + 2)[lane];
                acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
            }
        }
        // Tail: any remaining blocks (< 8)
        #pragma unroll
        for (int b = ngroups * 8; b < n_my; b++) {
            const int blk = split + b * S;
            const unsigned char* bb = base + (size_t)blk * 34;
            const float d = gq_h2f(bb);
            const signed char q = reinterpret_cast<const signed char*>(bb + 2)[lane];
            acc += d * (float)q * __bfloat162float(x[blk * 32 + lane]);
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int s = 1; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 2>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 4>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q80_sk_kernel<float, 8>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif

// ---- compressed-tensors FP8 (E4M3) on-read GEMV --------------------------------
// Packed payload: [bf16 scale[N] | e4m3 W[N*K]]. Each weight is rounded to
// bf16(float(e4m3)*scale) before the dot -- the same store launch_ct_dequant_fp8
// writes -- so this is a bandwidth-halved stand-in for keep_bf16 + launch_gemv.
// Split-K occupancy matches the Q8_0 / bf16 paths.
__device__ __forceinline__ float si_fp8_deq(const __nv_fp8_e4m3* row, int k, float scale) {
    return __bfloat162float(__float2bfloat16(float(row[k]) * scale));
}

// Same rounding as si_fp8_deq, from the stored e4m3 byte rather than a pointer+index.
// float(__nv_fp8_e4m3) is the IEEE value of that code; the bf16 round-trip is what
// keep_bf16 + launch_gemv stores, so this is bit-identical to indexing the row.
__device__ __forceinline__ float si_fp8_deq_u8(unsigned char bits, float scale) {
    __nv_fp8_e4m3 e;
    e.__x = bits;
    return __bfloat162float(__float2bfloat16(float(e) * scale));
}

// Eight consecutive e4m3 as one 8-byte load. launch_gemv_fp8 already requires K % 8 == 0
// on the split-K path, so a row base n*K is 8-byte aligned for every shape that reaches
// here (GDN in/out, qkv, lm_head). Evict-first: the weight row is streamed once per call
// and would otherwise flush the activation that every CTA re-reads.
__device__ __forceinline__ void si_fp8_deq8(const __nv_fp8_e4m3* row8, float scale, float* wv) {
    const uint2 pw = __ldcs(reinterpret_cast<const uint2*>(row8));
    const unsigned char* b = reinterpret_cast<const unsigned char*>(&pw);
    #pragma unroll
    for (int j = 0; j < 8; ++j) wv[j] = si_fp8_deq_u8(b[j], scale);
}

__device__ __forceinline__ void si_fp8_fma8(float& acc, const float* wv, const uint4& xv) {
    const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
    #pragma unroll
    for (int j = 0; j < 4; j++) {
        const float2 xf = __bfloat1622float2(xh[j]);
        acc += wv[2 * j] * xf.x + wv[2 * j + 1] * xf.y;
    }
}

// VEC=true: one 8-byte weight load per K-chunk, two chunks in flight. The K walk, the
// 8-wide association and the per-j (even * x, odd * y) adds are the same as VEC=false,
// which is the previous byte-at-a-time kernel; only when the bytes land and how many
// loads are in flight changes. SPARKINFER_FP8_GEMV_VEC=0 restores VEC=false (A/B in ONE
// binary).
template <typename OutT, int S, bool VEC>
__global__ void gemv_fp8_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                   const void* __restrict__ packed,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const float s = __bfloat162float(reinterpret_cast<const __nv_bfloat16*>(packed)[n]);
        const __nv_fp8_e4m3* row = reinterpret_cast<const __nv_fp8_e4m3*>(
            reinterpret_cast<const char*>(packed) + (size_t)N * 2) + (size_t)n * (size_t)K;
        // Same K-association as gemv_f32_sk_kernel (8-wide uint4 chunks) so the
        // fp32 reduction matches keep_bf16 + launch_gemv up to the on-read dequant.
        const int n8 = K >> 3;
        const uint4* x4 = reinterpret_cast<const uint4*>(x);
        const int stride = S * 32;
        int i = split * 32 + lane;
        if constexpr (VEC) {
            // Two-group trip: issue the next weight+activation while the current dequant/FMA
            // still occupies ALUs. Group order is i, i+stride, i+2*stride, ... -- the same
            // sequence the one-group loop walks, so every add hits acc in the same order.
            for (; i + stride < n8; i += 2 * stride) {
                const uint4 xv0 = x4[i];
                const uint4 xv1 = x4[i + stride];
                float wv0[8], wv1[8];
                si_fp8_deq8(row + i * 8, s, wv0);
                si_fp8_deq8(row + (i + stride) * 8, s, wv1);
                si_fp8_fma8(acc, wv0, xv0);
                si_fp8_fma8(acc, wv1, xv1);
            }
        }
        for (; i < n8; i += stride) {
            const uint4 xv = x4[i];
            const int base = i * 8;
            if constexpr (VEC) {
                float wv[8];
                si_fp8_deq8(row + base, s, wv);
                si_fp8_fma8(acc, wv, xv);
            } else {
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
                #pragma unroll
                for (int j = 0; j < 4; j++) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc += si_fp8_deq(row, base + 2 * j, s) * xf.x
                        +  si_fp8_deq(row, base + 2 * j + 1, s) * xf.y;
                }
            }
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int t = 1; t < S; t++) o += s_part[row_local][t];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 2, true>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 4, true>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 8, true>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 2, false>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 4, false>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_fp8_sk_kernel<__nv_bfloat16, 8, false>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

// M activation rows against one FP8 weight matrix, in a single pass over W.
//
// The DFlash verify scores a block of N candidate tokens per step, and every FP8 projection it
// drives used to run gemv_fp8_sk_kernel once PER ROW (qwen35_prefill.cpp's row loop). Decode is
// memory-bound and the weights do not depend on the row, so that re-read the entire matrix N
// times to do N times one row's arithmetic. On this target -- FP8 attention q/k/v/o and linear-attn
// projections across all 64 layers, plus the 248320x5120 lm_head and layers 56-63's MLP -- that is
// several GB per extra row, and it showed up as a verify cost that grew ~4 ms per row past N=2
// (N=1 16.686 ms, N=2 16.740, N=4 29.323, N=7 53.465, against an 11.162 ms single-token forward)
// where a memory-bound decode should have been nearly flat. Hoisting the row loop INSIDE the
// kernel reads W once and reuses each dequantized element M times.
//
// Bit-identical to the per-row path, which the losslessness gate requires: same 8-wide uint4
// K-association, same per-j (even * x, odd * y) accumulation order, same ordered split sum seeded
// from split 0. Only the number of times W is fetched changes.
template <typename OutT, int S, int M, bool VEC>
__global__ void gemv_fp8_rows_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                        const void* __restrict__ packed,
                                        OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[M][RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc[M];
#pragma unroll
    for (int r = 0; r < M; ++r) acc[r] = 0.f;
    if (n < N) {
        const float s = __bfloat162float(reinterpret_cast<const __nv_bfloat16*>(packed)[n]);
        const __nv_fp8_e4m3* row = reinterpret_cast<const __nv_fp8_e4m3*>(
            reinterpret_cast<const char*>(packed) + (size_t)N * 2) + (size_t)n * (size_t)K;
        const int n8 = K >> 3;
        for (int i = split * 32 + lane; i < n8; i += S * 32) {
            const int base = i * 8;
            // The one fetch-and-dequant every row then shares.
            float wv[8];
            if constexpr (VEC) si_fp8_deq8(row + base, s, wv);
            else {
#pragma unroll
                for (int j = 0; j < 8; ++j) wv[j] = si_fp8_deq(row, base + j, s);
            }
#pragma unroll
            for (int r = 0; r < M; ++r) {
                const uint4 xv = reinterpret_cast<const uint4*>(x + (size_t)r * K)[i];
                const __nv_bfloat162* xh = reinterpret_cast<const __nv_bfloat162*>(&xv);
#pragma unroll
                for (int j = 0; j < 4; ++j) {
                    const float2 xf = __bfloat1622float2(xh[j]);
                    acc[r] += wv[2 * j] * xf.x + wv[2 * j + 1] * xf.y;
                }
            }
        }
#pragma unroll
        for (int r = 0; r < M; ++r)
#pragma unroll
            for (int m = 16; m > 0; m >>= 1) acc[r] += __shfl_xor_sync(0xffffffff, acc[r], m);
        if (lane == 0)
#pragma unroll
            for (int r = 0; r < M; ++r) s_part[r][row_local][split] = acc[r];
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
#pragma unroll
        for (int r = 0; r < M; ++r) {
            float o = s_part[r][row_local][0];
#pragma unroll
            for (int t = 1; t < S; ++t) o += s_part[r][row_local][t];
            gemv_write(y + (size_t)r * N + n, o);
        }
    }
}

template <typename OutT>
__global__ void gemv_fp8_kernel(const __nv_bfloat16* __restrict__ x,
                                const void* __restrict__ packed,
                                OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const float s = __bfloat162float(reinterpret_cast<const __nv_bfloat16*>(packed)[n]);
    const __nv_fp8_e4m3* row = reinterpret_cast<const __nv_fp8_e4m3*>(
        reinterpret_cast<const char*>(packed) + (size_t)N * 2) + (size_t)n * (size_t)K;
    float acc = 0.f;
    for (int k = lane; k < K; k += 32)
        acc += si_fp8_deq(row, k, s) * __bfloat162float(x[k]);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_fp8_kernel<__nv_bfloat16>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

// ---- compressed-tensors NVFP4 (E2M1 + UE4M3 block-16 + F32 global) on-read GEMV --
// Payload: [256 B header | ue4m3 scale[N*(K/16)] | packed u8[N*(K/2)]].
// One scale group = 16 weights = 8 packed bytes. LUTs stay in registers --
// __constant__ + cudaMemcpyToSymbol is unsafe from this static lib's .so link.
// E2M1 nibble -> float, by arithmetic rather than table lookup.
//
// The table form (`const float t[16]` indexed by the nibble) does NOT stay in registers: the index
// is a runtime value, so nvcc must place the array in LOCAL memory and every decode becomes a
// local-memory load -- 16 of them per 16-weight group, per lane, on top of the 8 bytes of weight
// the group actually reads. That is what held gemv_nvfp4_sk_kernel to 21-46% of this part's
// bandwidth while the Q4_K dp4a GEMVs beside it run at 86-89%.
//
// e2m1 is s|ee|m with magnitude (e ? 2^(e-1) * (1 + m/2) : m/2). Doubling it makes every value an
// integer -- {0,1,2,3,4,6,8,12} -- reachable as `e ? ((2+m) << (e-1)) : m`, so the decode is a
// handful of integer ops and one int->float convert, with no memory touched at all.
//
// Bit-identical to the table: the doubled magnitude and the compensating 0.5 are both exact in
// binary floating point, so (2*mag) * (0.5*s) rounds to exactly what mag * s did. Nibble 8 still
// yields -0.0f.
__device__ __forceinline__ float si_e2m1_x2(unsigned nibble) {
    const unsigned n = nibble & 15u;
    // The eight doubled magnitudes {0,1,2,3,4,6,8,12} are all < 16, so the whole table fits in the
    // nibbles of one 32-bit literal and the lookup is a shift and a mask -- an immediate operand,
    // not memory. (0xC8643210: nibble i, counting from the LSB, is magnitude i.) This replaces the
    // exponent reconstruction, which needed a select and cost roughly half again as many ops.
    const unsigned mag = (0xC8643210u >> ((n & 7u) << 2)) & 15u;
    // graft the sign bit on rather than branching, so nibble 8 keeps its -0.0f
    return __int_as_float(__float_as_int(__uint2float_rn(mag)) | ((n & 8u) << 28));
}
// Unsigned E4M3 group scale -> float, by assembling the fp32 bits.
//
// The ldexpf form costs a branch plus two library calls per 16-weight group. For e>0,
// (8+m) * 2^(e-10) == (1 + m/8) * 2^(e-7), which is exactly an fp32 with exponent field e+120 and
// mantissa m<<20 -- pure integer work. e==0 stays on the multiply (m * 2^-9); it is the rare
// subnormal leg and keeping it explicit avoids special-casing the bit pattern.
__device__ __forceinline__ float si_ue4m3(unsigned b) {
    const unsigned e = (b >> 3) & 15u, m = b & 7u;
    if (e == 0) return (float)m * (1.f / 512.f);          // 2^-9, exact
    return __int_as_float((int)(((e + 120u) << 23) | (m << 20)));
}
__device__ __forceinline__ float si_nvfp4_group_dot(const unsigned char* packed8,
                                                    unsigned char scale, float inv_g,
                                                    const __nv_bfloat16* x16) {
    // si_e2m1_x2 returns twice the weight, so halve the scale here -- both are exact in binary
    // floating point, and the product rounds to what (weight * s) did.
    //
    // The scale stays folded into every term rather than being applied once to the group's dot
    // product. Hoisting it saves 16 fp32 multiplies per group and is 22% faster, but it is NOT
    // equivalent here: measured against this same build with only that change, top1 fell to 0.9849
    // and KL(main||pr) rose to 0.162 nats over 199 positions -- past the 0.99/0.01 gate. These are
    // the Gated-DeltaNet in-projections, and its near-1 decay amplifies a last-ulp difference along
    // the sequence (the same sensitivity prefill_gemm_fp8.cu's header documents). Do not re-try it.
    const float s = si_ue4m3(scale) * inv_g * 0.5f;
    // Left as two 4-byte loads: a uint2 would halve the load count but needs 8-byte alignment,
    // which the row base only happens to have for these shapes (K/16 a multiple of 8), not in
    // general. The warp reads the same 256 contiguous bytes either way.
    const unsigned int p0 = __ldg(reinterpret_cast<const unsigned int*>(packed8));
    const unsigned int p1 = __ldg(reinterpret_cast<const unsigned int*>(packed8 + 4));
    const __nv_bfloat162* x2 = reinterpret_cast<const __nv_bfloat162*>(x16);
    float acc = 0.f;
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p0 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(x2[i]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p1 >> (8 * i)) & 255u;
        const float2 xf = __bfloat1622float2(x2[i + 4]);
        acc += (si_e2m1_x2(b & 15u) * s) * xf.x + (si_e2m1_x2(b >> 4) * s) * xf.y;
    }
    return acc;
}

// TWO OPTIMISATIONS TRIED HERE AND REJECTED. Both were bit-identical (LOSSLESS=1) and both were
// measured on the batched verify at ctx=4096, RTX 5090. Recorded so nobody repeats them:
//
//   1. Hoisting the group DECODE out of the row loop -- kept below, worth ~0.5%. These kernels are
//      not compute-bound on dequantisation past one row.
//
//   2. Staging the R activation rows in SHARED memory per block, tiled at 1024 elements, to kill
//      the L1 re-reads. COST 30%: N=1 16.588 -> 21.636 ms, N=4 29.203 -> 40.088. The two
//      __syncthreads() per tile serialise the split-K warps that otherwise run free, and the
//      cooperative load adds a whole extra pass over x. Do not re-try without first removing the
//      need to synchronise.
//
// The motivating ncu numbers, for whoever picks this up: 3.41 GB of L1 traffic against 29.5 MB of
// DRAM (115x), memory pipe 88% of peak, SM 33%. That ratio looks like an L1 bottleneck and is not
// one -- the pattern is L1-resident and served fast. The kernel is latency-bound on a dependent
// chain, not throughput-bound on any single pipe, which is why both traffic-reduction fixes failed.
//
// MEASURED WORTH ~0.5%. Kept because it is bit-identical and strictly cheaper, but do not expect
// it to matter: hoisting the decode moved the batched verify 16.686 -> 16.588 ms at N=1 and
// 29.323 -> 29.203 at N=4 (ctx=4096, RTX 5090). The hypothesis it tests -- that on-the-fly
// dequantisation makes these kernels compute-bound past one row -- is WRONG, and this comment
// exists so nobody derives it again and spends an afternoon on it.
//
// What actually scales with R, from re-reading the loop: per group the kernel reads 8 bytes of
// packed weight plus one scale byte, against R*16 bf16 ACTIVATIONS. The weights are shared across
// rows; the activations are re-read by every block. At 4-bit weights the activation side is the
// larger one, which is why "verifying N rows should cost one weight read" never materialised.
//
// Split of si_nvfp4_group_dot for MULTI-ROW use: decode one group's 16 weights ONCE, then dot
// them against each row. The dot is per row; the decode is not, and separating them is the whole
// point -- profiled at ctx=4096, gemv_nvfp4_rows_sk cost 1.82x a one-row call for TWO rows, where
// weight-bandwidth-bound sharing should give ~1.05x. The rows kernel already hoisted the DRAM read
// out of the row loop, but si_nvfp4_group_dot re-ran __ldg + 16 nibble decodes + 16 scale
// multiplies per row on bytes that are identical across rows. At N=1 these kernels are
// bandwidth-bound; past that the repeated decode makes them compute-bound, which is why rows
// stopped amortising past N=2.
//
// BIT-IDENTICAL to si_nvfp4_group_dot, deliberately. (weight * s) depends only on the weight and
// the scale, never on the row, so precomputing it changes nothing about the arithmetic: each term
// is still (si_e2m1_x2(nibble) * s) * x, evaluated in the same order and accumulated in the same
// order. This is NOT the transformation the header above warns against -- that one applied the
// scale once to the finished dot product, which reassociates and measurably moved top1/KL. The
// scale stays folded into every term here; it is merely folded once instead of R times.
__device__ __forceinline__ void si_nvfp4_group_decode(const unsigned char* packed8,
                                                      unsigned char scale, float inv_g,
                                                      float* __restrict__ ws) {
    const float s = si_ue4m3(scale) * inv_g * 0.5f;
    const unsigned int p0 = __ldg(reinterpret_cast<const unsigned int*>(packed8));
    const unsigned int p1 = __ldg(reinterpret_cast<const unsigned int*>(packed8 + 4));
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p0 >> (8 * i)) & 255u;
        ws[2 * i]     = si_e2m1_x2(b & 15u) * s;
        ws[2 * i + 1] = si_e2m1_x2(b >> 4) * s;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p1 >> (8 * i)) & 255u;
        ws[8 + 2 * i]     = si_e2m1_x2(b & 15u) * s;
        ws[8 + 2 * i + 1] = si_e2m1_x2(b >> 4) * s;
    }
}

// 8-BYTE form of the decode above. si_nvfp4_group_dot's header explains why the ONE-ROW kernel
// leaves these as two 4-byte loads: a uint2 needs 8-byte alignment, which "the row base only
// happens to have for these shapes, not in general". The ROWS kernel is not the general case --
// launch_gemv_nvfp4_rows rejects any K with (K & 15), so a weight row base nj*(K>>1) is a multiple
// of 8 bytes and the group offset g*8 always is, for every shape that can reach here. Same two
// 32-bit words, same order (little-endian: .x is the low four bytes), so p0 and p1 hold exactly
// the bits the two separate loads produced.
__device__ __forceinline__ void si_nvfp4_group_decode_w8(const unsigned char* packed8,
                                                         unsigned char scale, float inv_g,
                                                         float* __restrict__ ws) {
    const float s = si_ue4m3(scale) * inv_g * 0.5f;
    // Evict-first: this weight stream is read once per call and would otherwise flush the
    // activation rows that every CTA re-reads. Same bytes, same order: bit-identical.
    const uint2 pw = __ldcs(reinterpret_cast<const uint2*>(packed8));
    const unsigned int p0 = pw.x, p1 = pw.y;
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p0 >> (8 * i)) & 255u;
        ws[2 * i]     = si_e2m1_x2(b & 15u) * s;
        ws[2 * i + 1] = si_e2m1_x2(b >> 4) * s;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const unsigned b = (p1 >> (8 * i)) & 255u;
        ws[8 + 2 * i]     = si_e2m1_x2(b & 15u) * s;
        ws[8 + 2 * i + 1] = si_e2m1_x2(b >> 4) * s;
    }
}

// Same term order and same accumulation order as si_nvfp4_group_dot, reading pre-scaled weights.
__device__ __forceinline__ float si_nvfp4_group_dot_decoded(const float* __restrict__ ws,
                                                            const __nv_bfloat16* x16) {
    const __nv_bfloat162* x2 = reinterpret_cast<const __nv_bfloat162*>(x16);
    float acc = 0.f;
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const float2 xf = __bfloat1622float2(x2[i]);
        acc += ws[2 * i] * xf.x + ws[2 * i + 1] * xf.y;
    }
    #pragma unroll
    for (int i = 0; i < 4; i++) {
        const float2 xf = __bfloat1622float2(x2[i + 4]);
        acc += ws[8 + 2 * i] * xf.x + ws[8 + 2 * i + 1] * xf.y;
    }
    return acc;
}

// x-side split of si_nvfp4_group_dot_decoded, for callers that reuse one group of activations
// across several output rows. si_nvfp4_load_x16 converts the 16 bf16 once; si_nvfp4_dot16 folds
// them in EXACTLY the order si_nvfp4_group_dot_decoded does -- same pairing, same term order, same
// running sum -- so a caller that loads then dots produces the identical bits.
__device__ __forceinline__ void si_nvfp4_load_x16(const __nv_bfloat16* x16, float* __restrict__ xv) {
    const __nv_bfloat162* x2 = reinterpret_cast<const __nv_bfloat162*>(x16);
    #pragma unroll
    for (int i = 0; i < 8; i++) {
        const float2 xf = __bfloat1622float2(x2[i]);
        xv[2 * i] = xf.x;
        xv[2 * i + 1] = xf.y;
    }
}
// 128-BIT form of the load above. The eight __nv_bfloat162 reads are eight separate LDG.E in SASS
// -- nvcc cannot prove the 16-byte alignment because K is a runtime value, so it never widens
// them. The group's 32 bytes ARE contiguous and aligned: launch_gemv_nvfp4_rows rejects any K
// with (K & 15), so a row base r*K and a group base g*16 are both multiples of 16 elements = 32
// bytes, and the x allocation itself is device-allocated (256-byte aligned).
//
// That matters because this kernel is load-ISSUE bound, not bandwidth bound. The header records
// the ncu verdict -- memory pipe 88% of peak against SM 33%, "latency-bound on a dependent chain"
// -- and at R=2, NR=2 the inner loop issues 20 LDG.E.CONSTANT per group, 16 of which are these
// activation reads. Two uint4 loads per row replace eight, taking the group from 20 issued loads
// to 8. No byte moves that did not move before.
//
// Bit-identical: the same 32 bytes are reinterpreted as the same eight __nv_bfloat162 in the same
// order and converted by the same __bfloat1622float2, so every xv[] entry has the same bits.
__device__ __forceinline__ void si_bf162_pair_to_f2(unsigned u, float* __restrict__ xv) {
    const float2 f = __bfloat1622float2(*reinterpret_cast<const __nv_bfloat162*>(&u));
    xv[0] = f.x;
    xv[1] = f.y;
}
__device__ __forceinline__ void si_nvfp4_load_x16_v4(const __nv_bfloat16* x16,
                                                     float* __restrict__ xv) {
    const uint4 a = *reinterpret_cast<const uint4*>(x16);
    const uint4 b = *reinterpret_cast<const uint4*>(x16 + 8);
    si_bf162_pair_to_f2(a.x, xv +  0); si_bf162_pair_to_f2(a.y, xv +  2);
    si_bf162_pair_to_f2(a.z, xv +  4); si_bf162_pair_to_f2(a.w, xv +  6);
    si_bf162_pair_to_f2(b.x, xv +  8); si_bf162_pair_to_f2(b.y, xv + 10);
    si_bf162_pair_to_f2(b.z, xv + 12); si_bf162_pair_to_f2(b.w, xv + 14);
}

__device__ __forceinline__ float si_nvfp4_dot16(const float* __restrict__ ws,
                                                const float* __restrict__ xv) {
    float acc = 0.f;
    #pragma unroll
    for (int i = 0; i < 4; i++) acc += ws[2 * i] * xv[2 * i] + ws[2 * i + 1] * xv[2 * i + 1];
    #pragma unroll
    for (int i = 0; i < 4; i++)
        acc += ws[8 + 2 * i] * xv[8 + 2 * i] + ws[8 + 2 * i + 1] * xv[8 + 2 * i + 1];
    return acc;
}

template <typename OutT, int S>
__global__ void gemv_nvfp4_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                     const void* __restrict__ packed,
                                     OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n = blockIdx.x * RPB + row_local;
    float acc = 0.f;
    if (n < N) {
        const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
        const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
        const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
        const unsigned char* srow = sf + (size_t)n * (size_t)(K >> 4);
        const unsigned char* prow = w + (size_t)n * (size_t)(K >> 1);
        const int ng = K >> 4;
        for (int g = split * 32 + lane; g < ng; g += S * 32)
            acc += si_nvfp4_group_dot(prow + (size_t)g * 8, srow[g], inv_g, x + g * 16);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = s_part[row_local][0];
        #pragma unroll
        for (int t = 1; t < S; t++) o += s_part[row_local][t];
        gemv_write(y + n, o);
    }
}
#ifndef _MSC_VER
template __global__ void gemv_nvfp4_sk_kernel<__nv_bfloat16, 2>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_nvfp4_sk_kernel<__nv_bfloat16, 4>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
template __global__ void gemv_nvfp4_sk_kernel<__nv_bfloat16, 8>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

// Row-batched form of gemv_nvfp4_sk_kernel: R activation rows against ONE weight stream.
//
// The speculative verify projects R rows through the same weight matrix. For every quantized type
// that has a rows kernel (launch_mmvq_rows) it streams the weights once for all R; NVFP4 had no
// such kernel, so the verify fell back to R separate one-row launches and re-read the whole
// matrix R times. On the ModelOpt checkpoint every GDN and attention projection is NVFP4, so that
// is the batched verify's dominant cost and a reason it stays more expensive per emitted token
// than the token loop it is meant to replace.
//
// Bit-identical per row, by construction and for the same reason launch_mmvq_q4k_rows is: row r
// walks exactly the group sequence the one-row kernel walks for it (same split, same lane, same
// stride), accumulates into its own float, and folds its splits in the same ascending order. Only
// the weight and scale loads are shared between rows -- the arithmetic per row is untouched, which
// is what keeps the speculative path lossless by construction rather than by measurement.
template <typename OutT, int S, int R, int NR, int WIDE>
__global__ void gemv_nvfp4_rows_sk_kernel(const __nv_bfloat16* __restrict__ x,
                                          const void* __restrict__ packed,
                                          OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S][NR][R];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    // NR OUTPUT ROWS PER WARP. The dominant traffic here is not the weights, it is the
    // ACTIVATIONS: this kernel computes y[r][n] = dot(x[r], W[n]), so x is re-read once for every
    // output row n. At N=K=5120, R=2 that is 105 MB of x against 14.7 MB of weights -- 7x -- and it
    // is exactly the 3.41 GB L1 / 29.5 MB DRAM ratio the note above records. Staging x in SHARED
    // memory to fix it cost 30%, because sharing across warps needs two __syncthreads per tile and
    // those serialise the split-K warps. Reusing x across NR output rows inside ONE warp needs no
    // barrier at all: the rows are private to the warp, x is loaded once into registers and dotted
    // against NR decoded weight groups, and x traffic falls by NR.
    //
    // Bit-identical: each (n, r) dot still walks the same groups in the same order and folds the
    // same S partials. Only which warp owns which output row changes. NR=1 is the original.
    const int n0 = blockIdx.x * (RPB * NR) + row_local * NR;
    float acc[NR][R];
    #pragma unroll
    for (int j = 0; j < NR; j++)
        #pragma unroll
        for (int r = 0; r < R; r++) acc[j][r] = 0.f;
    if (n0 < N) {
        const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
        const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
        const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
        const int ng = K >> 4;
        for (int g = split * 32 + lane; g < ng; g += S * 32) {
            // x for this group, once, shared by every output row this warp owns.
            float xv[R][16];
            #pragma unroll
            for (int r = 0; r < R; r++) {
                if (WIDE) si_nvfp4_load_x16_v4(x + (size_t)r * K + (size_t)g * 16, xv[r]);
                else      si_nvfp4_load_x16   (x + (size_t)r * K + (size_t)g * 16, xv[r]);
            }
            #pragma unroll
            for (int j = 0; j < NR; j++) {
                const int nj = n0 + j;
                if (NR > 1 && nj >= N) break;
                const unsigned char* srow = sf + (size_t)nj * (size_t)(K >> 4);
                const unsigned char* prow = w + (size_t)nj * (size_t)(K >> 1);
                float ws[16];
                if (WIDE >= 2) si_nvfp4_group_decode_w8(prow + (size_t)g * 8, srow[g], inv_g, ws);
                else           si_nvfp4_group_decode   (prow + (size_t)g * 8, srow[g], inv_g, ws);
                #pragma unroll
                for (int r = 0; r < R; r++) acc[j][r] += si_nvfp4_dot16(ws, xv[r]);
            }
        }
        #pragma unroll
        for (int j = 0; j < NR; j++)
            #pragma unroll
            for (int r = 0; r < R; r++) {
                #pragma unroll
                for (int m = 16; m > 0; m >>= 1)
                    acc[j][r] += __shfl_xor_sync(0xffffffff, acc[j][r], m);
            }
        if (lane == 0) {
            #pragma unroll
            for (int j = 0; j < NR; j++)
                #pragma unroll
                for (int r = 0; r < R; r++) s_part[row_local][split][j][r] = acc[j][r];
        }
    }
    __syncthreads();
    if (n0 < N && split == 0 && lane == 0) {
        #pragma unroll
        for (int j = 0; j < NR; j++) {
            const int nj = n0 + j;
            if (NR > 1 && nj >= N) break;
            #pragma unroll
            for (int r = 0; r < R; r++) {
                float o = s_part[row_local][0][j][r];
                #pragma unroll
                for (int t = 1; t < S; t++) o += s_part[row_local][t][j][r];
                gemv_write(y + (size_t)r * N + nj, o);
            }
        }
    }
}

// ================= dp4a NVFP4 =================================================================
//
// The float path above decodes every nibble to a float and does 16 fp32 FMAs per group PER ROW.
// ncu on the current default says that is what limits it: no pipe is saturated (DRAM 58.4%,
// SM 55.3%, Mem Pipes 14.2%), ALU Heavy is 47-62% of executed instructions, and 40-48% of the ~11
// cycles between issues is a Long Scoreboard stall on L1TEX that occupancy cannot hide because 64
// registers/thread caps the kernel at 4 blocks/SM.
//
// NVFP4's decoded magnitudes are EXACT integers -- {0,+-1,+-2,+-3,+-4,+-6,+-8,+-12}, the doubled
// e2m1 magnitudes -- so sum(w_k * x_k) over a group is exactly group_scale * sum(mag_k * xq_k)
// once the activation is int8. That turns 16 FMAs into 4 dp4a per row, and lets the nibble decode
// run as byte-parallel table lookups instead of per-nibble arithmetic.
//
// PRMT AS A BYTE LUT. __byte_perm(a, b, sel) uses four nibbles of `sel` to pick four bytes out of
// {a, b} -- and the NVFP4 codes ARE nibbles already, so one instruction looks up four magnitudes.
// A second lookup builds the sign mask (selector nibble 0/1 picks 0x00/0xFF), and __vsub4 applies
// it byte-wise without borrowing across lanes. That is ~1.75 ALU ops per weight against ~10.5 for
// the float decode, and the int8 staging is a quarter the registers of the float staging.
//
// -0 is handled: code 8 gives mag 0 and mask 0xFF, and (0 ^ 0xFF) - 0xFF is 0 in byte arithmetic,
// which is the correct int8 for -0.
__device__ __forceinline__ void si_nvfp4_i8x8(unsigned p, unsigned& q0, unsigned& q1) {
    // Magnitudes for codes 0..3 and 4..7, one byte each, in the two PRMT source registers.
    const unsigned MAG_LO = 0x03020100u;   // {0, 1, 2, 3}
    const unsigned MAG_HI = 0x0C080604u;   // {4, 6, 8, 12}
    const unsigned SGN    = 0x0000FF00u;   // byte 0 = 0x00 (positive), byte 1 = 0xFF (negative)
    const unsigned msel = p & 0x77777777u;          // code & 7  -> magnitude index
    const unsigned ssel = (p >> 3) & 0x11111111u;   // code >> 3 -> 0 or 1
    const unsigned m0 = __byte_perm(MAG_LO, MAG_HI, msel);
    const unsigned s0 = __byte_perm(SGN, 0u, ssel);
    const unsigned m1 = __byte_perm(MAG_LO, MAG_HI, msel >> 16);
    const unsigned s1 = __byte_perm(SGN, 0u, ssel >> 16);
    q0 = __vsub4(m0 ^ s0, s0);
    q1 = __vsub4(m1 ^ s1, s1);
}

// One thread per 16-element activation group: symmetric int8 with a per-group scale. Matching the
// NVFP4 group width keeps the quantization as local as the weights it multiplies.
__global__ void si_nvfp4_quant_x_kernel(const __nv_bfloat16* __restrict__ x,
                                        signed char* __restrict__ xq,
                                        float* __restrict__ xs, int ngroups) {
    const int gi = blockIdx.x * blockDim.x + threadIdx.x;
    if (gi >= ngroups) return;
    const __nv_bfloat16* src = x + (size_t)gi * 16;
    float v[16];
    si_nvfp4_load_x16_v4(src, v);
    float amax = 0.f;
    #pragma unroll
    for (int i = 0; i < 16; i++) { const float a = fabsf(v[i]); amax = a > amax ? a : amax; }
    const float s   = amax * (1.f / 127.f);
    const float inv = amax > 0.f ? 127.f / amax : 0.f;
    signed char o[16];
    #pragma unroll
    for (int i = 0; i < 16; i++) o[i] = (signed char)__float2int_rn(v[i] * inv);
    *reinterpret_cast<uint4*>(xq + (size_t)gi * 16) = *reinterpret_cast<const uint4*>(o);
    xs[gi] = s;
}

template <typename OutT, int S, int R, int NR>
__global__ void gemv_nvfp4_rows_dp4a_kernel(const signed char* __restrict__ xq,
                                            const float* __restrict__ xs,
                                            const void* __restrict__ packed,
                                            OutT* __restrict__ y, int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S][NR][R];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n0 = blockIdx.x * (RPB * NR) + row_local * NR;
    float acc[NR][R];
    #pragma unroll
    for (int j = 0; j < NR; j++)
        #pragma unroll
        for (int r = 0; r < R; r++) acc[j][r] = 0.f;
    if (n0 < N) {
        const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
        const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
        const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
        const int ng = K >> 4;
        const int gstride = S * 32;
        int g = split * 32 + lane;
        // GPT of this lane's OWN groups per trip. The lane keeps exactly the group sequence it had
        // -- g, g+stride, g+2*stride, ... -- and accumulates them in that order, so every
        // (output row, activation row) dot is the same sum of the same terms in the same order.
        // What changes is how many of those groups' loads are in flight together, which is what
        // the kernel is short of: at one group per trip a lane issues 2R+2 loads and then waits on
        // all of them before the next trip can start.
        //
        // Measured on the isolated kernel with a DRAM-RESIDENT weight (24 rotating copies, so the
        // 50 MB matrix cannot sit in L2 and the number is HBM, not cache), microseconds at NR=2,
        // 1 group -> 2 -> 4 per trip:
        //   ffn gate/up N=17408 K=5120  S=2  38.13 -> 36.69 -> 34.76
        //   ffn down    N=5120  K=17408 S=4  38.77 -> 37.67 -> 34.33
        //   gdn qkv     N=10240 K=5120  S=2  22.98 -> 21.88 -> 20.80
        // FOUR DOES NOT TRANSFER, and that is worth recording: in the isolated kernel the
        // activation block is the same array on every launch and stays in L1, while in the verify
        // each projection's activation was written by the kernel before it and is cold. End to end
        // the 4-wide trip measured 14.317 ms per 4-row verify against 14.045 for the 2-wide, so
        // two is what ships. R=1 also stays on the plain single-group loop -- a trip there is
        // already small enough that a second group only costs occupancy (32.58 -> 34.44), and it
        // leaves AR decode byte-for-byte unchanged.
        constexpr int GPT = (R >= 4 && R <= 6) ? 1 : ((R >= 2) ? 2 : 1);
        if (GPT > 1) {
            for (; g + (GPT - 1) * gstride < ng; g += GPT * gstride) {
                uint4 xg[GPT][R];
                float sg[GPT][R];
                #pragma unroll
                for (int u = 0; u < GPT; u++) {
                    const int gu = g + u * gstride;
                    #pragma unroll
                    for (int r = 0; r < R; r++) {
                        xg[u][r] = *reinterpret_cast<const uint4*>(xq + (size_t)r * K + (size_t)gu * 16);
                        sg[u][r] = xs[(size_t)r * ng + gu];
                    }
                }
                #pragma unroll
                for (int j = 0; j < NR; j++) {
                    const int nj = n0 + j;
                    if (NR > 1 && nj >= N) break;
                    const unsigned char* srow = sf + (size_t)nj * (size_t)(K >> 4);
                    const unsigned char* prow = w + (size_t)nj * (size_t)(K >> 1);
                    uint2 pw[GPT];
                    float sw[GPT];
                    #pragma unroll
                    for (int u = 0; u < GPT; u++) {
                        const int gu = g + u * gstride;
                        pw[u] = __ldcs(reinterpret_cast<const uint2*>(prow + (size_t)gu * 8));
                        sw[u] = si_ue4m3(__ldcs(srow + gu)) * inv_g * 0.5f;
                    }
                    #pragma unroll
                    for (int u = 0; u < GPT; u++) {
                        unsigned q0, q1, q2, q3;
                        si_nvfp4_i8x8(pw[u].x, q0, q1);
                        si_nvfp4_i8x8(pw[u].y, q2, q3);
                        #pragma unroll
                        for (int r = 0; r < R; r++) {
                            int iacc = 0;
                            iacc = __dp4a((int)q0, (int)xg[u][r].x, iacc);
                            iacc = __dp4a((int)q1, (int)xg[u][r].y, iacc);
                            iacc = __dp4a((int)q2, (int)xg[u][r].z, iacc);
                            iacc = __dp4a((int)q3, (int)xg[u][r].w, iacc);
                            acc[j][r] += (sw[u] * sg[u][r]) * (float)iacc;
                        }
                    }
                }
            }
        }
        for (; g < ng; g += gstride) {
            uint4 xv[R];
            float sx[R];
            #pragma unroll
            for (int r = 0; r < R; r++) {
                xv[r] = *reinterpret_cast<const uint4*>(xq + (size_t)r * K + (size_t)g * 16);
                sx[r] = xs[(size_t)r * ng + g];
            }
            #pragma unroll
            for (int j = 0; j < NR; j++) {
                const int nj = n0 + j;
                if (NR > 1 && nj >= N) break;
                const unsigned char* srow = sf + (size_t)nj * (size_t)(K >> 4);
                const unsigned char* prow = w + (size_t)nj * (size_t)(K >> 1);
                // Evict-first, same reason: each CTA owns disjoint output rows and touches
                // every weight byte once, while the R x K activation block is re-read by EVERY
                // CTA (2176 of them for a 17408-wide FFN matrix). Bit-identical.
                const uint2 pw = __ldcs(reinterpret_cast<const uint2*>(prow + (size_t)g * 8));
                unsigned q0, q1, q2, q3;
                si_nvfp4_i8x8(pw.x, q0, q1);
                si_nvfp4_i8x8(pw.y, q2, q3);
                const float sw = si_ue4m3(__ldcs(srow + g)) * inv_g * 0.5f;
                #pragma unroll
                for (int r = 0; r < R; r++) {
                    int iacc = 0;
                    iacc = __dp4a((int)q0, (int)xv[r].x, iacc);
                    iacc = __dp4a((int)q1, (int)xv[r].y, iacc);
                    iacc = __dp4a((int)q2, (int)xv[r].z, iacc);
                    iacc = __dp4a((int)q3, (int)xv[r].w, iacc);
                    acc[j][r] += (sw * sx[r]) * (float)iacc;
                }
            }
        }
        #pragma unroll
        for (int j = 0; j < NR; j++)
            #pragma unroll
            for (int r = 0; r < R; r++) {
                #pragma unroll
                for (int m = 16; m > 0; m >>= 1)
                    acc[j][r] += __shfl_xor_sync(0xffffffff, acc[j][r], m);
            }
        if (lane == 0) {
            #pragma unroll
            for (int j = 0; j < NR; j++)
                #pragma unroll
                for (int r = 0; r < R; r++) s_part[row_local][split][j][r] = acc[j][r];
        }
    }
    __syncthreads();
    if (n0 < N && split == 0 && lane == 0) {
        #pragma unroll
        for (int j = 0; j < NR; j++) {
            const int nj = n0 + j;
            if (NR > 1 && nj >= N) break;
            #pragma unroll
            for (int r = 0; r < R; r++) {
                float o = s_part[row_local][0][j][r];
                #pragma unroll
                for (int t = 1; t < S; t++) o += s_part[row_local][t][j][r];
                gemv_write(y + (size_t)r * N + nj, o);
            }
        }
    }
}
#ifndef _MSC_VER
#define SI_NVFP4_DP4A_INST(S_, R_) \
template __global__ void gemv_nvfp4_rows_dp4a_kernel<__nv_bfloat16, S_, R_, 2>(const signed char*, const float*, const void*, __nv_bfloat16*, int, int);
SI_NVFP4_DP4A_INST(2, 1) SI_NVFP4_DP4A_INST(4, 1) SI_NVFP4_DP4A_INST(8, 1)
SI_NVFP4_DP4A_INST(2, 2) SI_NVFP4_DP4A_INST(4, 2) SI_NVFP4_DP4A_INST(8, 2)
SI_NVFP4_DP4A_INST(2, 3) SI_NVFP4_DP4A_INST(4, 3) SI_NVFP4_DP4A_INST(8, 3)
SI_NVFP4_DP4A_INST(2, 4) SI_NVFP4_DP4A_INST(4, 4) SI_NVFP4_DP4A_INST(8, 4)
SI_NVFP4_DP4A_INST(2, 5) SI_NVFP4_DP4A_INST(4, 5) SI_NVFP4_DP4A_INST(8, 5)
SI_NVFP4_DP4A_INST(2, 6) SI_NVFP4_DP4A_INST(4, 6) SI_NVFP4_DP4A_INST(8, 6)
SI_NVFP4_DP4A_INST(2, 7) SI_NVFP4_DP4A_INST(4, 7) SI_NVFP4_DP4A_INST(8, 7)
SI_NVFP4_DP4A_INST(2, 8) SI_NVFP4_DP4A_INST(4, 8) SI_NVFP4_DP4A_INST(8, 8)
#undef SI_NVFP4_DP4A_INST
// NR = 1 as well. NR is how many OUTPUT rows a warp-group owns, and at NR = 2 the compiler keeps
// two sets of weight temporaries (pw, the four decoded quads, the group scale) live across the
// unrolled j loop on top of the second acc column. That costs far more than the acc array alone:
// registers run 47/48/56/64/70/78/80/93 across R = 1..8 at NR = 2 against 38/39/39/40/42/40/44/42
// at NR = 1, i.e. NR = 1 is nearly FLAT in the row count where NR = 2 is not.
#define SI_NVFP4_DP4A_INST1(S_, R_) \
template __global__ void gemv_nvfp4_rows_dp4a_kernel<__nv_bfloat16, S_, R_, 1>(const signed char*, const float*, const void*, __nv_bfloat16*, int, int);
SI_NVFP4_DP4A_INST1(2, 1) SI_NVFP4_DP4A_INST1(4, 1) SI_NVFP4_DP4A_INST1(8, 1)
SI_NVFP4_DP4A_INST1(2, 2) SI_NVFP4_DP4A_INST1(4, 2) SI_NVFP4_DP4A_INST1(8, 2)
SI_NVFP4_DP4A_INST1(2, 3) SI_NVFP4_DP4A_INST1(4, 3) SI_NVFP4_DP4A_INST1(8, 3)
SI_NVFP4_DP4A_INST1(2, 4) SI_NVFP4_DP4A_INST1(4, 4) SI_NVFP4_DP4A_INST1(8, 4)
SI_NVFP4_DP4A_INST1(2, 5) SI_NVFP4_DP4A_INST1(4, 5) SI_NVFP4_DP4A_INST1(8, 5)
SI_NVFP4_DP4A_INST1(2, 6) SI_NVFP4_DP4A_INST1(4, 6) SI_NVFP4_DP4A_INST1(8, 6)
SI_NVFP4_DP4A_INST1(2, 7) SI_NVFP4_DP4A_INST1(4, 7) SI_NVFP4_DP4A_INST1(8, 7)
SI_NVFP4_DP4A_INST1(2, 8) SI_NVFP4_DP4A_INST1(4, 8) SI_NVFP4_DP4A_INST1(8, 8)
#undef SI_NVFP4_DP4A_INST1
#endif

#ifndef _MSC_VER
#define SI_NVFP4_ROWS_INST(S_, R_) \
template __global__ void gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S_, R_, 1, 0>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int); \
template __global__ void gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S_, R_, 2, 0>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int); \
template __global__ void gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S_, R_, 2, 1>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int); \
template __global__ void gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S_, R_, 2, 2>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
SI_NVFP4_ROWS_INST(2, 2) SI_NVFP4_ROWS_INST(4, 2) SI_NVFP4_ROWS_INST(8, 2)
SI_NVFP4_ROWS_INST(2, 4) SI_NVFP4_ROWS_INST(4, 4) SI_NVFP4_ROWS_INST(8, 4)
SI_NVFP4_ROWS_INST(2, 6) SI_NVFP4_ROWS_INST(4, 6) SI_NVFP4_ROWS_INST(8, 6)
#undef SI_NVFP4_ROWS_INST
#endif

template <typename OutT>
__global__ void gemv_nvfp4_kernel(const __nv_bfloat16* __restrict__ x,
                                  const void* __restrict__ packed,
                                  OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x / 32, lane = threadIdx.x & 31;
    const int n = blockIdx.x * GEMV_WPB + warp;
    if (n >= N) return;
    const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
    const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
    const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
    const unsigned char* srow = sf + (size_t)n * (size_t)(K >> 4);
    const unsigned char* prow = w + (size_t)n * (size_t)(K >> 1);
    float acc = 0.f;
    const int ng = K >> 4;
    for (int g = lane; g < ng; g += 32)
        acc += si_nvfp4_group_dot(prow + (size_t)g * 8, srow[g], inv_g, x + g * 16);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_nvfp4_kernel<__nv_bfloat16>(const __nv_bfloat16*, const void*, __nv_bfloat16*, int, int);
#endif

// ---- faithful llama.cpp int8 MMVQ for a dense Q4_K [N,K] GEMV --------------------
// Quantizes the activation to Q8_1 (int8 + per-32 scale + sum) once per token, then
// dp4a's the Q4_K weight nibbles against it — the same vec_dot_q4_K_q8_1 math llama.cpp
// uses, so the output converges to llama's (no top-1 regression vs the int8 reference).
// Q4_K only (ggml type 12); the launcher keeps Q6_K on the fp path. One warp per row.
template <typename OutT>
__global__ void gemv_q_dp4a_kernel(const __nv_bfloat16* __restrict__ x,
                                   const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    extern __shared__ char smemq[];
    float* s_xd = reinterpret_cast<float*>(smemq);        // [K/32]
    float* s_xs = s_xd + (K >> 5);                         // [K/32]
    signed char* s_xq8 = reinterpret_cast<signed char*>(s_xs + (K >> 5));  // [K]
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;

    for (int b = warpId; b < nsb; b += GEMV_WPB) {        // activation -> Q8_1
        float xv = __bfloat162float(x[b * 32 + lane]);
        float a = fabsf(xv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
        float d = a / 127.0f;                                  // faithful to llama Q8_1:
        int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);        // roundf(xi/d), not rn(xi*inv)
        s_xq8[b * 32 + lane] = (signed char)qi;
        int sm = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) sm += __shfl_xor_sync(0xffffffffu, sm, m);
        if (lane == 0) { s_xd[b] = d; s_xs[b] = d * (float)sm; }
    }
    __syncthreads();

    const int n = blockIdx.x * GEMV_WPB + warpId;
    if (n >= N) return;
    const unsigned char* base = W + (size_t)n * (K >> 8) * 144;   // Q4_K: K/256 blocks * 144 B
    float acc = 0.f;
    for (int sb = lane; sb < nsb; sb += 32) {
        const int super = sb >> 3, sib = sb & 7;
        const int* aint = reinterpret_cast<const int*>(s_xq8 + (sb << 5));
        const float xd = s_xd[sb], xs = s_xs[sb];
        const unsigned char* blk = base + (size_t)super * 144;
        float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
        int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
        const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
        const bool hi = sib & 1;
        int sumi = 0;
        #pragma unroll
        for (int k = 0; k < 8; k++) {
            int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
            sumi = __dp4a(w, aint[k], sumi);
        }
        acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q_dp4a_kernel<__nv_bfloat16>(const __nv_bfloat16*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q_dp4a_kernel<float>(const __nv_bfloat16*, const unsigned char*, float*, int, int);
#endif
// ---- pre-quantized activation Q8_1 + dp4a GEMV (kills per-block re-quantization) --
// gemv_q_dp4a_kernel re-quantizes the SAME activation to Q8_1 in EVERY block (256x for
// a 2048-row projection). When several GEMVs share an activation (Q/K/V all read xn) it
// is also re-done per GEMV. quantize_q8_1_kernel does it ONCE to a small global buffer;
// gemv_q4k_dp4a_pq_kernel then reads the pre-quantized int8 (L2-resident) and runs the
// IDENTICAL dp4a — same Q8_1 values, so the output is BIT-EXACT vs the in-kernel path.
__global__ void quantize_q8_1_kernel(const __nv_bfloat16* __restrict__ x,
                                     signed char* __restrict__ q8, float* __restrict__ ad,
                                     float* __restrict__ as, int K) {
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;
    const int nwarp = blockDim.x >> 5;
    for (int b = warpId; b < nsb; b += nwarp) {
        float xv = __bfloat162float(x[b * 32 + lane]);
        float a = fabsf(xv);
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
        float d = a / 127.0f;
        int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
        q8[b * 32 + lane] = (signed char)qi;
        int sm = qi;
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) sm += __shfl_xor_sync(0xffffffffu, sm, m);
        if (lane == 0) { ad[b] = d; as[b] = d * (float)sm; }
    }
}

template <typename OutT>
__global__ void gemv_q4k_dp4a_pq_kernel(const signed char* __restrict__ q8,
                                        const float* __restrict__ ad, const float* __restrict__ as,
                                        const unsigned char* __restrict__ W,
                                        OutT* __restrict__ y, int N, int K) {
    const int warpId = threadIdx.x >> 5, lane = threadIdx.x & 31, nsb = K >> 5;
    const int n = blockIdx.x * GEMV_WPB + warpId;
    if (n >= N) return;
    const unsigned char* base = W + (size_t)n * (K >> 8) * 144;   // Q4_K: K/256 blocks * 144 B
    float acc = 0.f;
    for (int sb = lane; sb < nsb; sb += 32) {
        const int super = sb >> 3, sib = sb & 7;
        const int* aint = reinterpret_cast<const int*>(q8 + (sb << 5));   // pre-quantized (global, L2)
        const float xd = ad[sb], xs = as[sb];
        const unsigned char* blk = base + (size_t)super * 144;
        float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
        int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
        const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
        const bool hi = sib & 1;
        int sumi = 0;
        #pragma unroll
        for (int k = 0; k < 8; k++) {
            int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
            sumi = __dp4a(w, aint[k], sumi);
        }
        acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
    }
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + n, acc);
}

#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_pq_kernel<__nv_bfloat16>(const signed char*, const float*, const float*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_pq_kernel<float>(const signed char*, const float*, const float*, const unsigned char*, float*, int, int);
#endif
// ---- split-K variant of the pre-quantized dp4a GEMV (occupancy lever) -------------
// ncu: the one-warp-per-row dp4a GEMV is occupancy-bound (~47%) — a 4096-row projection
// is only 4096 warps, under-filling the GPU. S warps cooperate per output row (each does
// 1/S of the K-blocks), then an S-way shared reduce. S=2 doubles the warps in flight ->
// fills the SMs. Bit-exact (same dp4a, only the partial-sum split changes). One block =
// RPB rows x S warps.
template <typename OutT>
__global__ void gemv_q4k_dp4a_sk_kernel(const signed char* __restrict__ q8,
                                        const float* __restrict__ ad, const float* __restrict__ as,
                                        const unsigned char* __restrict__ W,
                                        OutT* __restrict__ y, int N, int K) {
    constexpr int S = 2, RPB = GEMV_WPB / S;          // splits/row, rows/block
    __shared__ float s_part[RPB][S];
    const int lane = threadIdx.x & 31, warpId = threadIdx.x >> 5;
    const int row_local = warpId / S, split = warpId % S;
    const int n = blockIdx.x * RPB + row_local;
    const int nsb = K >> 5;
    float acc = 0.f;
    if (n < N) {
        const unsigned char* base = W + (size_t)n * (K >> 8) * 144;
        for (int sb = split * 32 + lane; sb < nsb; sb += S * 32) {     // this warp's K-slice
            const int super = sb >> 3, sib = sb & 7;
            const int* aint = reinterpret_cast<const int*>(q8 + (sb << 5));
            const float xd = ad[sb], xs = as[sb];
            const unsigned char* blk = base + (size_t)super * 144;
            float d = gq_h2f(blk), dmin = gq_h2f(blk + 2);
            int scd, scm; gq_scale_min(sib, blk + 4, &scd, &scm);
            const int* q = reinterpret_cast<const int*>(blk + 16 + (sib >> 1) * 32);
            const bool hi = sib & 1;
            int sumi = 0;
            #pragma unroll
            for (int k = 0; k < 8; k++) {
                int w = hi ? ((q[k] >> 4) & 0x0F0F0F0F) : (q[k] & 0x0F0F0F0F);
                sumi = __dp4a(w, aint[k], sumi);
            }
            acc += d * (float)scd * xd * (float)sumi - dmin * (float)scm * xs;
        }
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
        if (lane == 0) s_part[row_local][split] = acc;
    }
    __syncthreads();
    if (n < N && split == 0 && lane == 0) {
        float o = 0.f;
        #pragma unroll
        for (int s = 0; s < S; s++) o += s_part[row_local][s];
        gemv_write(y + n, o);
    }
}

#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_sk_kernel<__nv_bfloat16>(const signed char*, const float*, const float*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q4k_dp4a_sk_kernel<float>(const signed char*, const float*, const float*, const unsigned char*, float*, int, int);
#endif
// ===== faithful llama.cpp Q4_K mul_mat_vec_q port (block_q8_1 activation + vec_dot) =====
// Replicates ggml-cuda's mmvq exactly for decode (ncols=1): nwarps=4 cooperate on one row,
// vdr=2 ints/thread (16 threads/superblock), block_q8_1 interleaved activation, and llama's
// per-lane cross-warp reduction. Tests whether llama's holistic kernel beats our split-K.
struct si_block_q8_1 { __half2 ds; signed char qs[32]; };               // 36 B / 32 values
struct si_block_q4_K { __half2 dm; unsigned char scales[12]; unsigned char qs[128]; };  // 144 B / 256

__global__ void si_quantize_q8_1_blocks(const __nv_bfloat16* __restrict__ x,
                                        si_block_q8_1* __restrict__ y, int K) {
    const int warpsPB = blockDim.x >> 5, ib = blockIdx.x * warpsPB + (threadIdx.x >> 5);
    const int lane = threadIdx.x & 31;
    if (ib >= (K >> 5)) return;
    float xv = __bfloat162float(x[ib * 32 + lane]), a = fabsf(xv);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
    float d = a / 127.0f;
    int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
    y[ib].qs[lane] = (signed char)qi;
    int s = qi;
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) s += __shfl_xor_sync(0xffffffffu, s, m);
    if (lane == 0) y[ib].ds = __floats2half2_rn(d, d * (float)s);
}

// Row-batched form: grid.y selects the activation row. The DFlash draft head quantizes its
// proposal rows before the multi-row MMVQ; as separate launches those are tiny kernels (8 CTAs
// each) whose launch latency dominates their runtime. Per-row arithmetic is unchanged.
__global__ void si_quantize_q8_1_rows(const __nv_bfloat16* __restrict__ x,
                                      si_block_q8_1* __restrict__ y, int K, int x_stride) {
    const int warpsPB = blockDim.x >> 5, ib = blockIdx.x * warpsPB + (threadIdx.x >> 5);
    const int lane = threadIdx.x & 31;
    if (ib >= (K >> 5)) return;
    const __nv_bfloat16* xr = x + (size_t)blockIdx.y * x_stride;
    si_block_q8_1* yr = y + (size_t)blockIdx.y * (K >> 5);
    float xv = __bfloat162float(xr[ib * 32 + lane]), a = fabsf(xv);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, m));
    float d = a / 127.0f;
    int qi = (a == 0.0f) ? 0 : (int)roundf(xv / d);
    yr[ib].qs[lane] = (signed char)qi;
    int s = qi;
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) s += __shfl_xor_sync(0xffffffffu, s, m);
    if (lane == 0) yr[ib].ds = __floats2half2_rn(d, d * (float)s);
}

__device__ __forceinline__ float si_vec_dot_q4_K(const si_block_q4_K* bq4,
                                                 const si_block_q8_1* bq8_1, int iqs) {
    int v[2], u[4]; float d8[2];
    const int bq8_offset = 2 * ((iqs / 2) / 4);
    const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * ((iqs / 2) % 4));
    v[0] = q4[0]; v[1] = q4[4];
    const unsigned short* scales = (const unsigned short*)bq4->scales;
    unsigned short aux[2]; const int j = bq8_offset / 2;
    if (j < 2) { aux[0] = scales[j] & 0x3f3f; aux[1] = scales[j + 2] & 0x3f3f; }
    else { aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
           aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
    const unsigned char* sc = (const unsigned char*)aux; const unsigned char* m = sc + 2;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const si_block_q8_1* bq8i = bq8_1 + bq8_offset + i;
        d8[i] = __low2float(bq8i->ds);
        const int* q8 = (const int*)bq8i->qs + ((iqs / 2) % 4);
        u[2 * i] = q8[0]; u[2 * i + 1] = q8[4];
    }
    float sumf_d = 0.0f, sumf_m = 0.0f;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const int v0i = (v[0] >> (4 * i)) & 0x0F0F0F0F, v1i = (v[1] >> (4 * i)) & 0x0F0F0F0F;
        const int dot1 = __dp4a(v1i, u[2 * i + 1], __dp4a(v0i, u[2 * i], 0));
        const int dot2 = __dp4a(0x01010101, u[2 * i + 1], __dp4a(0x01010101, u[2 * i], 0));
        sumf_d += d8[i] * (dot1 * sc[i]);
        sumf_m += d8[i] * (dot2 * m[i]);
    }
    float2 dm4f = __half22float2(bq4->dm);
    return dm4f.x * sumf_d - dm4f.y * sumf_m;
}

// Row-batched twin of si_vec_dot_q4_K: decode the Q4_K weight packet once (4-bit nibble
// split, 6-bit scale/min unpack, superblock d/dmin) and reuse it across up to R activation
// rows. The single-row helper redoes all of that per row, which is what makes the compact
// verifier's projections ALU-bound at block width rather than bandwidth-bound: the weight
// bytes are read once for the whole block, but the decode cost was paid M times. Each row still
// evaluates the same two dp4a pairs, in the same i order, and accumulates into its own
// float — identical operation sequence, so results are bit-identical per row.
// Decoded Q4_K weight packet: the nibble split, the 6-bit scale/min pair and the superblock
// d/dmin, i.e. everything in si_vec_dot_q4_K that depends only on the WEIGHT.
struct si_q4k_packet {
    int v0i[2], v1i[2];
    unsigned short aux[2];
    float2 dm4f;
};

__device__ __forceinline__ si_q4k_packet si_q4k_decode(const si_block_q4_K* __restrict__ bq4,
                                                      int bq8_offset, int qoff) {
    si_q4k_packet p;
    // NOT __ldcs. Q4_K keeps a superblock's scales and quants in ONE 144-byte struct that several
    // threads of a CTA read, so an evict-first hint here destroys intra-block reuse rather than
    // protecting anything: measured +0.012 ms on the verify's batched call. The draft's Q4 backbone
    // is the opposite shape -- a flat [N][K/2] array where each thread owns its own word -- and
    // does want the hint.
    const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * qoff);
    const int v0 = q4[0], v1 = q4[4];
    const unsigned short* scales = (const unsigned short*)bq4->scales;
    const int j = bq8_offset / 2;
    if (j < 2) { p.aux[0] = scales[j] & 0x3f3f; p.aux[1] = scales[j + 2] & 0x3f3f; }
    else { p.aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
           p.aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        p.v0i[i] = (v0 >> (4 * i)) & 0x0F0F0F0F;
        p.v1i[i] = (v1 >> (4 * i)) & 0x0F0F0F0F;
    }
    p.dm4f = __half22float2(bq4->dm);
    return p;
}

// Row-batched twin of si_vec_dot_q4_K over OROWS weight rows x R activation rows.
//
// Two different redundancies are removed here, and neither changes any row's arithmetic:
//   * the WEIGHT decode is hoisted out of the activation-row loop (si_vec_dot_q4_K redoes it per
//     row, which is what made the compact verifier's projections ALU-bound at block width even
//     though the weight bytes are read once for the whole block);
//   * the ACTIVATION-only term dp4a(0x01010101, u, ...) — a plain sum of eight quantized bytes —
//     is shared across the OROWS weight rows this CTA owns. Every output row otherwise recomputes
//     it identically, so per (weight row, activation row) the dp4a count drops from 8 to 4 + 4/OROWS.
// Each row still evaluates the same two dp4a pairs in the same i order and accumulates into its own
// float, so results stay bit-identical per row.
template <int OROWS, int R>
__device__ __forceinline__ void si_vec_dot_q4_K_tiled(
        const si_block_q4_K* __restrict__ bq4, size_t wstride, int orows,
        const si_block_q8_1* __restrict__ bq8_1, int iqs, int astride, int rows,
        float (&acc)[OROWS][R]) {
    const int bq8_offset = 2 * ((iqs / 2) / 4);
    const int qoff = (iqs / 2) % 4;
    si_q4k_packet pk[OROWS];
    #pragma unroll
    for (int o = 0; o < OROWS; o++)
        if (o < orows) pk[o] = si_q4k_decode(bq4 + wstride * o, bq8_offset, qoff);
    #pragma unroll
    for (int r = 0; r < R; r++) {
        if (r < rows) {
            const si_block_q8_1* base = bq8_1 + (size_t)r * astride + bq8_offset;
            int u0[2], u1[2], dot2[2];
            float d8[2];
            #pragma unroll
            for (int i = 0; i < 2; i++) {
                const si_block_q8_1* bq8i = base + i;
                d8[i] = __low2float(bq8i->ds);
                const int* q8 = (const int*)bq8i->qs + qoff;
                u0[i] = q8[0]; u1[i] = q8[4];
                dot2[i] = __dp4a(0x01010101, u1[i], __dp4a(0x01010101, u0[i], 0));
            }
            #pragma unroll
            for (int o = 0; o < OROWS; o++) {
                if (o >= orows) continue;
                const unsigned char* sc = (const unsigned char*)pk[o].aux;
                const unsigned char* mn = sc + 2;
                float sumf_d = 0.0f, sumf_m = 0.0f;
                #pragma unroll
                for (int i = 0; i < 2; i++) {
                    const int dot1 = __dp4a(pk[o].v1i[i], u1[i], __dp4a(pk[o].v0i[i], u0[i], 0));
                    sumf_d += d8[i] * (dot1 * sc[i]);
                    sumf_m += d8[i] * (dot2[i] * mn[i]);
                }
                acc[o][r] += pk[o].dm4f.x * sumf_d - pk[o].dm4f.y * sumf_m;
            }
        }
    }
}

template <typename OutT>
__global__ void si_mmvq_q4k_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * (K >> 8) * 144);
    const int blocks_per_row = K >> 8;                       // 256-weight superblocks
    const int blocks_per_iter = vdr * NW * WS / qi;          // = 8
    float tmp = 0.0f;
    for (int kbx = tid / (qi / vdr); kbx < blocks_per_row; kbx += blocks_per_iter) {
        const int kby = kbx * 8;                             // q8_1 blocks per superblock = 8
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// ---- faithful llama.cpp Q8_0 x Q8_1 dp4a mmvq (weights stay int8, no bf16 expansion) ----
// Q8_0 blocks are 34 B (2-byte aligned only); read via explicit byte offsets like Q6_K.
__device__ __forceinline__ float si_q80_h2f(const unsigned char* p) {
    __half h; *reinterpret_cast<unsigned short*>(&h) = *reinterpret_cast<const unsigned short*>(p);
    return __half2float(h);
}
__device__ __forceinline__ int si_q80_get_int_b2(const unsigned char* p, int i32) {
    const unsigned short* u = reinterpret_cast<const unsigned short*>(p);
    return (int)u[2 * i32] | ((int)u[2 * i32 + 1] << 16);
}
__device__ __forceinline__ float si_vec_dot_q8_0_mmvq(const unsigned char* bw, const si_block_q8_1* ba) {
    const float dw = si_q80_h2f(bw);
    const int* a = reinterpret_cast<const int*>(ba->qs);
    int sumi = 0;
    #pragma unroll
    for (int i = 0; i < 8; i++) sumi = __dp4a(si_q80_get_int_b2(bw + 2, i), a[i], sumi);
    return dw * __low2float(ba->ds) * (float)sumi;
}
template <typename OutT>
__global__ void si_mmvq_q80_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int nb = K >> 5;
    const unsigned char* w_row = W + (size_t)row * nb * 34;
    float tmp = 0.0f;
    for (int kb = tid; kb < nb; kb += NW * WS)
        tmp += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34, vy + kb);
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NBLOCKS>
__global__ void si_mmvq_q80_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* w_row = W + (size_t)row * NBLOCKS * 34;
    float tmp = 0.0f;
    #pragma unroll
    for (int kb = tid; kb < NBLOCKS; kb += NW * WS)
        tmp += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34, vy + kb);
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 64>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 128>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 160>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
template __global__ void si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 192>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<float, 64>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_kfixed_kernel<float, 128>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
template <typename OutT, int NBLOCKS, int MMAX>
__global__ void si_mmvq_q80_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    if (row >= N) return;
    const unsigned char* w_row = W + (size_t)row * NBLOCKS * 34;
    float tmp[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) tmp[m] = 0.f;
    #pragma unroll
    for (int kb = tid; kb < NBLOCKS; kb += NW * WS) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (m < M)
                tmp[m] += si_vec_dot_q8_0_mmvq(w_row + (size_t)kb * 34,
                                               q + (size_t)m * NBLOCKS + kb);
        }
    }
    __shared__ float partial[MMAX][NW - 1][WS];
    if (warp > 0) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) if (m < M) partial[m][warp - 1][lane] = tmp[m];
    }
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int m = 0; m < MMAX; m++) {
        if (m >= M) break;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp[m] += partial[m][l][lane];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) tmp[m] += __shfl_xor_sync(0xffffffff, tmp[m], s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, tmp[m]);
    }
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 64, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 128, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 16, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 16, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 64, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 128, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 64, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 128, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, 16, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 16, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 64, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q80_rows_exact_kernel<float, 128, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

// Two Q4_K matrices against ONE shared Q8_1 activation in a single launch. The body below is
// character-for-character si_mmvq_q4k_kfixed_kernel's; only which (W, y) a block addresses changes,
// so every output row is produced by the identical dot/reduction order and the result is
// bit-identical to two separate launches.
//
// Muse Glimmer projects attn_q and attn_gate as two separate Q4_K tensors back-to-back on the SAME
// stream (they are not interleaved at load, unlike every other arch here), so merging them removes
// one graph node per layer AND doubles the launch from 9.2 MB to 18.4 MB, which sits meaningfully
// higher on this card's bandwidth-vs-transfer-size curve. Note this deliberately does NOT touch K/V,
// which QKVSTREAM runs concurrently on side streams -- folding those in removes real overlap and
// measured -0.13% when tried.
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_kfixed2_kernel(const si_block_q8_1* __restrict__ vy,
                                           const unsigned char* __restrict__ W0,
                                           const unsigned char* __restrict__ W1,
                                           OutT* __restrict__ y0, OutT* __restrict__ y1, int N0) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const bool second = (blockIdx.x >= (unsigned)N0);
    const int row = second ? (int)blockIdx.x - N0 : (int)blockIdx.x;
    const unsigned char* W = second ? W1 : W0;
    OutT* y = second ? y1 : y0;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed2_kernel<__nv_bfloat16, 26>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, int);
#endif

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
// Muse Glimmer hidden = 6656 -> 26 superblocks. Same loop and same reduction as the generic
// kernel, so the result is bit-identical; only the trip count becomes a compile-time constant.
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 26>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
// Qwen3.8-27B hidden = 5120 -> 20 superblocks. Same loop/reduction as the generic kernel.
template __global__ void si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 20>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_kfixed_kernel<float, 20>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
// Short-row Q4_K MMVQ for exact target verification. The thread-to-fragment mapping and the
// two-stage four-warp reduction are identical to si_mmvq_q4k_kfixed_kernel. Each CTA owns one
// weight row and evaluates up to four activation rows before eviction, turning repeated HBM
// reads into intra-CTA cache hits without changing any per-row floating-point association.
// Weight rows per CTA for the row-batched Q4_K MMVQ.
#define SI_Q4K_OROWS 2

// OROWS weight rows per CTA. The thread -> (superblock, sub-block) mapping, the two-stage
// four-warp reduction and each row's accumulation order are untouched; owning more than one
// weight row only lets the CTA share the activation loads and the activation-only dp4a term.
// GRP independent NW=4 groups per CTA. Each group keeps EXACTLY the mapping and the two-stage
// four-warp reduction the one-group kernel has -- same thread -> (super-block, sub-block) map,
// same smem fold, same shuffle order -- so every output row is bit-identical to what AR's
// si_mmvq_q4k_kfixed_kernel produces for it. Only how many groups share a CTA changes.
//
// Why it matters: this kernel's runtime is not its 715 MB of weights, it is the ACTIVATION. Each
// CTA reads M x NSUPER x 8 q8_1 blocks -- 23 KB at four verify rows -- and at one group per CTA
// there are 124160 CTAs for a 248320-row head, so the same 23 KB is pulled 124160 times: 2.9 GB
// against 0.7 GB of weights. Groups inside a CTA read the same activation, so GRP of them share
// one pull. Measured end to end at ctx=4k: the head is 0.771 ms/step at GRP=1 against a draft-side
// multi-row head that moves the same bytes in 0.578, and that gap is what this closes.
// Body of the kernel below, with the block index passed in rather than read from blockIdx, so
// that one grid can cover SEVERAL weight matrices (si_mmvq_q4k_rows_multi_kernel).  Every output
// row keeps the same thread -> (super-block, sub-block) map, the same two-stage four-warp
// reduction and the same accumulation order it has today; only which block computes it moves.
template <typename OutT, int NSUPER, int MMAX, int OROWS, int GRP>
__device__ __forceinline__ void si_mmvq_q4k_rows_exact_body(
        const si_block_q8_1* __restrict__ q, const unsigned char* __restrict__ W,
        OutT* __restrict__ y, int M, int N, int bx) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    constexpr int QPR = NSUPER * 8;
    const int grp = threadIdx.x / (NW * WS);
    const int tid = threadIdx.x - grp * (NW * WS);      // thread id WITHIN the group
    const int lane = tid & 31, warp = tid >> 5;
    const int row0 = (bx * GRP + grp) * OROWS;
    __shared__ float partial[GRP][OROWS][MMAX][NW - 1][WS];
    if (row0 < N) {
        const int orows = (N - row0 < OROWS) ? (N - row0) : OROWS;
        const si_block_q4_K* x_row = reinterpret_cast<const si_block_q4_K*>(
            W + (size_t)row0 * NSUPER * 144);
        constexpr int blocks_per_iter = vdr * NW * WS / qi;
        float tmp[OROWS][MMAX];
        #pragma unroll
        for (int o = 0; o < OROWS; o++)
            #pragma unroll
            for (int m = 0; m < MMAX; m++) tmp[o][m] = 0.f;
        #pragma unroll
        for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
            const int kqs = vdr * (tid % (qi / vdr));
            si_vec_dot_q4_K_tiled<OROWS, MMAX>(x_row + kbx, (size_t)NSUPER, orows,
                                               q + kbx * 8, kqs, QPR, M, tmp);
        }
        if (warp > 0) {
            #pragma unroll
            for (int o = 0; o < OROWS; o++)
                #pragma unroll
                for (int m = 0; m < MMAX; m++)
                    if (o < orows && m < M) partial[grp][o][m][warp - 1][lane] = tmp[o][m];
        }
        __syncthreads();
        if (warp == 0) {
            #pragma unroll
            for (int o = 0; o < OROWS; o++) {
                if (o >= orows) break;
                #pragma unroll
                for (int m = 0; m < MMAX; m++) {
                    if (m >= M) break;
                    #pragma unroll
                    for (int l = 0; l < NW - 1; l++) tmp[o][m] += partial[grp][o][m][l][lane];
                    #pragma unroll
                    for (int s = 16; s > 0; s >>= 1)
                        tmp[o][m] += __shfl_xor_sync(0xffffffff, tmp[o][m], s);
                    if (lane == 0) gemv_write(y + (size_t)m * N + row0 + o, tmp[o][m]);
                }
            }
        }
    } else {
        __syncthreads();   // every thread of the CTA must reach the same barrier
    }
}

template <typename OutT, int NSUPER, int MMAX, int OROWS, int GRP>
__global__ void si_mmvq_q4k_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    si_mmvq_q4k_rows_exact_body<OutT, NSUPER, MMAX, OROWS, GRP>(q, W, y, M, N, blockIdx.x);
}

// Up to four weight matrices that share ONE activation, in ONE grid.
//
// Muse Glimmer's attention block projects the same `xn` four times -- q, the separate attn_gate
// tensor, k and v -- and because Muse keeps the gate as its own [qdim, H] tensor instead of the
// [q|gate] interleave the other architectures ship, they cannot be merged by pointer arithmetic
// and go out as four launches.  Two of those are the kvdim projections, and at Muse's kv width a
// row-batched grid is only 128 blocks: less than one wave of a 170-SM device, so they are almost
// entirely launch and tail latency rather than work.  Concatenating the four row spaces into one
// grid pays the activation read, the launch and the ragged k tail once for all of them.
//
// Each matrix's row space is padded up to a whole number of blocks, so a block never straddles
// two matrices and every block runs exactly the body above for its own (W, y, N).  Bit-identical
// to the four separate launches, row for row.
// Defined further down with the rest of the Q6_K path; declared here so the multi kernel can
// carry a Q6_K slot without moving either definition.
__device__ __forceinline__ float si_vec_dot_q6_K(const unsigned char* __restrict__ bq6,
                                                 const si_block_q8_1* __restrict__ bq8_1, int iqs);

// Q6LAST: Muse's attn_v is Q6_K on half its layers, and that is the ONLY slot that can carry a
// different weight type. Blocks that land in the last matrix's range then run the Q6_K dot
// instead -- one output row per block, the same map and the same 4-warp fold
// si_mmvq_q6k_rows_exact_kernel uses, so those rows stay bit-identical to the standalone launch
// they replace. Everything else about the grid is unchanged, so a Q6_K v rides along with q, the
// gate and k rather than paying its own 256-block launch.
template <typename OutT, int NSUPER, int MMAX, int OROWS, bool Q6LAST = false>
__global__ void si_mmvq_q4k_rows_multi_kernel(
        const si_block_q8_1* __restrict__ q,
        const unsigned char* __restrict__ W0, const unsigned char* __restrict__ W1,
        const unsigned char* __restrict__ W2, const unsigned char* __restrict__ W3,
        OutT* __restrict__ y0, OutT* __restrict__ y1,
        OutT* __restrict__ y2, OutT* __restrict__ y3,
        int N0, int N1, int N2, int N3, int b1, int b2, int b3, int M) {
    int bx = blockIdx.x;
    const unsigned char* W; OutT* y; int N;
    bool q6 = false;
    if (bx < b1)      { W = W0; y = y0; N = N0; }
    else if (bx < b2) { W = W1; y = y1; N = N1; bx -= b1; }
    else if (bx < b3) { W = W2; y = y2; N = N2; bx -= b2; }
    else              { W = W3; y = y3; N = N3; bx -= b3; q6 = Q6LAST; }
    if (Q6LAST && q6) {
        constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
        constexpr int QPR = NSUPER * 8;
        constexpr int blocks_per_iter = vdr * NW * WS / qi;
        const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
        __shared__ float partial6[MMAX][NW - 1][WS];
        if (bx < N) {
            const unsigned char* x_row = W + (size_t)bx * NSUPER * 210;
            float tmp[MMAX];
            #pragma unroll
            for (int m = 0; m < MMAX; m++) tmp[m] = 0.f;
            #pragma unroll
            for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
                const int kqs = vdr * (tid % (qi / vdr));
                #pragma unroll
                for (int m = 0; m < MMAX; m++)
                    if (m < M)
                        tmp[m] += si_vec_dot_q6_K(x_row + (size_t)kbx * 210,
                                                  q + (size_t)m * QPR + kbx * 8, kqs);
            }
            if (warp > 0) {
                #pragma unroll
                for (int m = 0; m < MMAX; m++) if (m < M) partial6[m][warp - 1][lane] = tmp[m];
            }
            __syncthreads();
            if (warp == 0) {
                #pragma unroll
                for (int m = 0; m < MMAX; m++) {
                    if (m >= M) break;
                    #pragma unroll
                    for (int l = 0; l < NW - 1; l++) tmp[m] += partial6[m][l][lane];
                    #pragma unroll
                    for (int sft = 16; sft > 0; sft >>= 1)
                        tmp[m] += __shfl_xor_sync(0xffffffff, tmp[m], sft);
                    if (lane == 0) gemv_write(y + (size_t)m * N + bx, tmp[m]);
                }
            }
        } else {
            __syncthreads();
        }
        return;
    }
    si_mmvq_q4k_rows_exact_body<OutT, NSUPER, MMAX, OROWS, 1>(q, W, y, M, N, bx);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 8, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 8, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 8, 8, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 16, 8, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 16, 1>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 32, 1>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 16, 1, true>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 32, 1, true>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 6, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, 8, SI_Q4K_OROWS>(
    const si_block_q8_1*, const unsigned char*, const unsigned char*, const unsigned char*,
    const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*,
    int, int, int, int, int, int, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 8, 6, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, 16, 6, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 8, 6, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 16, 6, SI_Q4K_OROWS, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
// Qwen3.8's LM head: K=5120 -> 20 super-blocks. MMAX is the compile-time bound on the activation
// rows, and it sizes BOTH the per-thread accumulator array and the smem reduction buffer, so
// rounding a 4-row verify up to the 6-wide instantiation carries 33% more of each for nothing.
// OROWS is the weight rows a CTA owns, which is what amortises the activation re-read.
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 20, 4, 2, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 20, 4, 4, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q4k_rows_exact_kernel<float, 20, 6, 4, 1>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// One block per row index: warps 0-3 -> qkv[row], warps 4-7 -> z[row], keeping vy hot
// in L2 across both when row < min(n_qkv, n_z). Grid = max(n_qkv, n_z).
template <int NSUPER>
__global__ void si_mmvq_gdn_qkv_z_pack2_kernel(const si_block_q8_1* __restrict__ vy,
                                               const unsigned char* __restrict__ qkv_w,
                                               const unsigned char* __restrict__ z_w,
                                               __nv_bfloat16* __restrict__ qkv_out,
                                               __nv_bfloat16* __restrict__ z_out,
                                               int n_qkv, int n_z) {
    constexpr int NW = 4, WS = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
    const int sub = warp & 3;
    const int row = blockIdx.x;
    const int tid4 = sub * WS + lane;
    const int kbx0 = tid4 >> 4;
    const int kqs = 2 * (tid4 & 15);
    float tmp = 0.f;
    if (warp < 4) {
        if (row >= n_qkv) return;
        const si_block_q4_K* x_row = (const si_block_q4_K*)(qkv_w + (size_t)row * NSUPER * 144);
        #pragma unroll
        for (int kbx = kbx0; kbx < NSUPER; kbx += 8)
            tmp += si_vec_dot_q4_K(x_row + kbx, vy + (size_t)kbx * 8, kqs);
        __shared__ float tq[NW - 1][WS];
        if (sub > 0) tq[sub - 1][lane] = tmp;
        __syncthreads();
        if (sub > 0) return;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp += tq[l][lane];
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
        if (lane == 0) gemv_write(qkv_out + row, tmp);
    } else {
        if (row >= n_z) return;
        const si_block_q4_K* x_row = (const si_block_q4_K*)(z_w + (size_t)row * NSUPER * 144);
        #pragma unroll
        for (int kbx = kbx0; kbx < NSUPER; kbx += 8)
            tmp += si_vec_dot_q4_K(x_row + kbx, vy + (size_t)kbx * 8, kqs);
        __shared__ float tz[NW - 1][WS];
        if (sub > 0) tz[sub - 1][lane] = tmp;
        __syncthreads();
        if (sub > 0) return;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp += tz[l][lane];
        #pragma unroll
        for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
        if (lane == 0) gemv_write(z_out + row, tmp);
    }
}

#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<8>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<20>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_gdn_qkv_z_pack2_kernel<16>(const si_block_q8_1*, const unsigned char*,
                                                          const unsigned char*, __nv_bfloat16*,
                                                          __nv_bfloat16*, int, int);
#endif
// Shared-expert gate scalar: Q4_K mmvq (K=2048, N=1) + sigmoid in one launch.
template <int NSUPER>
__global__ void si_mmvq_q4k_sigmoid_kernel(const si_block_q8_1* __restrict__ vy,
                                           const unsigned char* __restrict__ W,
                                           float* __restrict__ out) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) out[0] = 1.0f / (1.0f + __expf(-tmp));
}

// GDN decode: four Q4_K projections (wqkv, wqkv_gate, ssm_alpha, ssm_beta) from one block_q8_1
// activation in a single grid — one launch instead of four, better aq81 L2 reuse. K=2048 only.
template <typename OutT, int NSUPER>
__global__ void si_gdn_quad_mmvq_q4k_kernel(
    const si_block_q8_1* __restrict__ vy,
    const unsigned char* __restrict__ W0, const unsigned char* __restrict__ W1,
    const unsigned char* __restrict__ W2, const unsigned char* __restrict__ W3,
    OutT* __restrict__ y0, OutT* __restrict__ y1, OutT* __restrict__ y2, OutT* __restrict__ y3,
    int N0, int N1, int N2, int N3) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int n01 = N0 + N1, n012 = n01 + N2;
    const int total = n012 + N3;
    if (row >= total) return;
    const unsigned char* W;
    OutT* y;
    int lrow;
    if (row < N0)       { W = W0; y = y0; lrow = row; }
    else if (row < n01) { W = W1; y = y1; lrow = row - N0; }
    else if (row < n012){ W = W2; y = y2; lrow = row - n01; }
    else                { W = W3; y = y3; lrow = row - n012; }
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)lrow * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + lrow, tmp);
}
#ifndef _MSC_VER
template __global__ void si_gdn_quad_mmvq_q4k_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*,
    __nv_bfloat16*, __nv_bfloat16*, int, int, int, int);
#endif
// Dual-row Q4_K mmvq: 8 warps/block (4 warps cooperate per row, 2 rows/block).
// Layout differs from pack2 (warps 0-3 vs 4-7 per row-pair). Halves launch count for large N.
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q4k_dualrow_kernel(const si_block_q8_1* __restrict__ vy,
                                             const unsigned char* __restrict__ W,
                                             OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int half = warp >> 2, wsub = warp & 3;
    const int row = blockIdx.x * 2 + half;
    if (row >= N) return;
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    // Per-row striping must match kfixed (tid 0..127 within the 4 cooperating warps), not the
    // full 8-warp block tid — otherwise the upper warps skip kbx 0..7 for NSUPER=16 (K=4096).
    const int row_tid = wsub * WS + lane;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = row_tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (row_tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float s_acc[2][NW - 1][WS];
    if (wsub > 0) s_acc[half][wsub - 1][lane] = tmp;
    __syncthreads();
    if (wsub > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += s_acc[half][l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q4k_dualrow_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
// Full-attn decode: Q+K+V Q4_K projections from one block_q8_1 activation in one grid.
template <typename OutT, int NSUPER>
__global__ void si_attn_qkv_mmvq_q4k_kernel(
    const si_block_q8_1* __restrict__ vy,
    const unsigned char* __restrict__ Wq, const unsigned char* __restrict__ Wk,
    const unsigned char* __restrict__ Wv,
    OutT* __restrict__ yq, OutT* __restrict__ yk, OutT* __restrict__ yv,
    int Nq, int Nk, int Nv) {
    constexpr int NW = 4, WS = 32, vdr = 2, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const int nq = Nq, nk = Nq + Nk;
    const int total = nk + Nv;
    if (row >= total) return;
    const unsigned char* W;
    OutT* y;
    int lrow;
    if (row < nq)       { W = Wq; y = yq; lrow = row; }
    else if (row < nk)  { W = Wk; y = yk; lrow = row - Nq; }
    else                { W = Wv; y = yv; lrow = row - nk; }
    const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)lrow * NSUPER * 144);
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q4_K(x_row + kbx, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + lrow, tmp);
}
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 20>(const si_block_q8_1*, const unsigned char*,
    const unsigned char*, const unsigned char*, __nv_bfloat16*, __nv_bfloat16*, __nv_bfloat16*, int, int, int);
#endif
// ===== faithful llama Q6_K mmvq for the fp32-path GEMVs (attn-V upgrades + LM head) =====
// Same 4-warp-per-row structure as the Q4_K mmvq, with vec_dot_q6_K_q8_1 (coalesced
// ql/qh int loads + __vsubss4 reconstruct + dp4a). Mirrors the #65 MoE-down dot.
__device__ __forceinline__ int si_get_int_b2(const void* x, int i32) {
    const unsigned short* x16 = reinterpret_cast<const unsigned short*>(x);
    return (int)x16[2 * i32] | ((int)x16[2 * i32 + 1] << 16);
}
__device__ __forceinline__ float si_vec_dot_q6_K(const unsigned char* __restrict__ bq6,
                                                 const si_block_q8_1* __restrict__ bq8, int iqs) {
    const signed char* scales = reinterpret_cast<const signed char*>(bq6 + 192);
    const float d = gq_h2f(bq6 + 208);
    const int bq8_offset   = 4 * (iqs / 16) + (iqs % 16) / 8;
    const int scale_offset = 8 * (iqs / 16) + (iqs % 16) / 4;
    const int vh_shift     = 2 * ((iqs % 16) / 8);
    const int vl = si_get_int_b2(bq6, iqs);
    const int vh = si_get_int_b2(bq6 + 128, 8 * (iqs / 16) + (iqs % 8)) >> vh_shift;
    const signed char* sc = scales + scale_offset;
    float sumf = 0.f;
    #pragma unroll
    for (int i = 0; i < 2; i++) {
        const si_block_q8_1* b8 = bq8 + bq8_offset + 2 * i;
        const int u = reinterpret_cast<const int*>(b8->qs)[iqs % 8];
        const float d8 = __low2float(b8->ds);
        const int vil = (vl >> (4 * i)) & 0x0F0F0F0F;
        const int vih = ((vh >> (4 * i)) << 4) & 0x30303030;
        const int vi  = __vsubss4((vil | vih), 0x20202020);
        sumf += d8 * (__dp4a(vi, u, 0) * (int)sc[4 * i]);
    }
    return d * sumf;
}

template <typename OutT>
__global__ void si_mmvq_q6k_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                   OutT* __restrict__ y, int N, int K) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* x_row = W + (size_t)row * (K >> 8) * 210;   // Q6_K: 210 B / 256-superblock
    const int blocks_per_row = K >> 8;
    const int blocks_per_iter = vdr * NW * WS / qi;                  // = 4
    float tmp = 0.0f;
    for (int kbx = tid / (qi / vdr); kbx < blocks_per_row; kbx += blocks_per_iter) {
        const int kby = kbx * 8;                                    // q8_1 blocks per superblock
        const int kqs = vdr * (tid % (qi / vdr));                   // = lane
        tmp += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kernel<__nv_bfloat16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kernel<float>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int NSUPER>
__global__ void si_mmvq_q6k_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                          OutT* __restrict__ y, int N) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp = 0.0f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kby = kbx * 8;
        const int kqs = vdr * (tid % (qi / vdr));
        tmp += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + kby, kqs);
    }
    __shared__ float tmp_shared[NW - 1][WS];
    if (warp > 0) tmp_shared[warp - 1][lane] = tmp;
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int l = 0; l < NW - 1; l++) tmp += tmp_shared[l][lane];
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) tmp += __shfl_xor_sync(0xffffffff, tmp, m);
    if (lane == 0) gemv_write(y + row, tmp);
}

#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 8>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 16>(const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_kfixed_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif

// Exact short-row Q6_K counterpart to si_mmvq_q4k_rows_exact_kernel. Four warps retain the
// decode kernel's fragment ownership and two-stage reduction for every activation row, while the
// CTA keeps the shared weight row hot across up to four verifier candidates.
template <typename OutT, int NSUPER, int MMAX>
__global__ void si_mmvq_q6k_rows_exact_kernel(const si_block_q8_1* __restrict__ q,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int M, int N) {
    constexpr int NW = 4, WS = 32, vdr = 1, qi = 32;
    constexpr int QPR = NSUPER * 8;
    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5, tid = threadIdx.x;
    const int row = blockIdx.x;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int blocks_per_iter = vdr * NW * WS / qi;
    float tmp[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) tmp[m] = 0.f;
    #pragma unroll
    for (int kbx = tid / (qi / vdr); kbx < NSUPER; kbx += blocks_per_iter) {
        const int kqs = vdr * (tid % (qi / vdr));
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (m < M)
                tmp[m] += si_vec_dot_q6_K(x_row + (size_t)kbx * 210,
                                           q + (size_t)m * QPR + kbx * 8, kqs);
        }
    }
    __shared__ float partial[MMAX][NW - 1][WS];
    if (warp > 0) {
        #pragma unroll
        for (int m = 0; m < MMAX; m++) if (m < M) partial[m][warp - 1][lane] = tmp[m];
    }
    __syncthreads();
    if (warp > 0) return;
    #pragma unroll
    for (int m = 0; m < MMAX; m++) {
        if (m >= M) break;
        #pragma unroll
        for (int l = 0; l < NW - 1; l++) tmp[m] += partial[m][l][lane];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) tmp[m] += __shfl_xor_sync(0xffffffff, tmp[m], s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, tmp[m]);
    }
}
#ifndef _MSC_VER
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 8>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 8, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 16, 8>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 8, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, 16, 6>(
    const si_block_q8_1*, const unsigned char*, __nv_bfloat16*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 8, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
template __global__ void si_mmvq_q6k_rows_exact_kernel<float, 16, 6>(
    const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
// 1-warp-per-row Q6_K dp4a GEMV: keeps the fp32 gemv_q block structure (GEMV_WPB rows/block,
// well-occupied for large N like the LM head's 151936 rows) but dp4a instead of fp32 dequant.
// The 4-warp si_mmvq is right for small-N rows (attn-V); this is right for the huge LM head.
template <typename OutT, int WPB>
__global__ void gemv_q6k_dp4a_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                     OutT* __restrict__ y, int N, int K) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * (K >> 8) * 210;
    const int nsuper = K >> 8;
    float acc = 0.f;
    for (int kbx = 0; kbx < nsuper; kbx++)
        acc += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + (size_t)kbx * 8, lane);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + row, acc);
}
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 8>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 16>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kernel<float, 32>(const si_block_q8_1*, const unsigned char*, float*, int, int);
#endif
template <typename OutT, int WPB, int NSUPER>
__global__ void gemv_q6k_dp4a_kfixed_kernel(const si_block_q8_1* __restrict__ vy, const unsigned char* __restrict__ W,
                                            OutT* __restrict__ y, int N) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    float acc = 0.f;
    #pragma unroll
    for (int kbx = 0; kbx < NSUPER; kbx++)
        acc += si_vec_dot_q6_K(x_row + (size_t)kbx * 210, vy + (size_t)kbx * 8, lane);
    #pragma unroll
    for (int m = 16; m > 0; m >>= 1) acc += __shfl_xor_sync(0xffffffff, acc, m);
    if (lane == 0) gemv_write(y + row, acc);
}

// Multi-row (M activations, one shared weight) Q6_K MMVQ. The DFlash draft head projects B block
// tokens against the SAME lm_head; issuing B separate GEMVs re-read the whole vocab weight B times
// (~416 MB per read at V=248k,K=2048 — far past L2, so it is real HBM traffic). Here each warp owns
// one output row and walks its weight superblocks ONCE, accumulating all M dot products, so the
// weight streams from HBM a single time and the M reuses hit L1. y is [M, N] row-major.
// Multi-row Q4_K MMVQ for the DFlash draft head. Same idea as the Q6_K multi-row kernel below,
// but against the Q4_K copy of the LM head the target already keeps: 248k x 2048 is ~280 MB in
// Q4_K versus ~417 MB in Q6_K, and that kernel already runs near HBM peak, so the bytes ARE the
// runtime. One warp owns an output row and walks its super-blocks once; the weight-side work
// (nibble extraction, the 6-bit scale/min unpack, and the block dm) is hoisted out of the row
// loop so each extra activation row costs only its two dp4a's. Draft-only, so the Q4_K rounding
// can shift proposals but never the emitted tokens.
template <typename OutT, int WPB, int NSUPER, int MMAX, int MFIXED = 0>
__global__ void si_mmvq_q4k_multirow_kernel(const si_block_q8_1* __restrict__ vy,
                                            const unsigned char* __restrict__ W,
                                            OutT* __restrict__ y, int N, int M) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    constexpr int QPR = NSUPER * 8;               // si_block_q8_1 blocks per activation row
    for (int row = blockIdx.x * WPB + warp; row < N; row += gridDim.x * WPB) {
        const si_block_q4_K* x_row = (const si_block_q4_K*)(W + (size_t)row * NSUPER * 144);
        float acc[MMAX];
        #pragma unroll
        for (int m = 0; m < MMAX; m++) acc[m] = 0.f;
        // 32 lanes cover the NSUPER*16 (super-block, iqs) pairs.
        for (int p = lane; p < NSUPER * 16; p += 32) {
            const int kbx = p >> 4, half = p & 15;
            const si_block_q4_K* bq4 = x_row + kbx;
            const int bq8_offset = 2 * (half / 4);
            const int* q4 = (const int*)(bq4->qs + 16 * bq8_offset + 4 * (half % 4));
            const int v0 = q4[0], v1 = q4[4];
            const unsigned short* scales = (const unsigned short*)bq4->scales;
            unsigned short aux[2]; const int j = bq8_offset / 2;
            if (j < 2) { aux[0] = scales[j] & 0x3f3f; aux[1] = scales[j + 2] & 0x3f3f; }
            else { aux[0] = ((scales[j + 2] >> 0) & 0x0f0f) | ((scales[j - 2] & 0xc0c0) >> 2);
                   aux[1] = ((scales[j + 2] >> 4) & 0x0f0f) | ((scales[j]     & 0xc0c0) >> 2); }
            const unsigned char* sc = (const unsigned char*)aux;
            const unsigned char* mn = sc + 2;
            const float2 dm4f = __half22float2(bq4->dm);
            #pragma unroll
            for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
                const si_block_q8_1* b8 = vy + (size_t)m * QPR + kbx * 8 + bq8_offset;
                float sumf_d = 0.0f, sumf_m = 0.0f;
                #pragma unroll
                for (int i = 0; i < 2; i++) {
                    const float d8 = __low2float(b8[i].ds);
                    const int* q8 = (const int*)b8[i].qs + (half % 4);
                    const int u0 = q8[0], u1 = q8[4];
                    const int v0i = (v0 >> (4 * i)) & 0x0F0F0F0F;
                    const int v1i = (v1 >> (4 * i)) & 0x0F0F0F0F;
                    const int dot1 = __dp4a(v1i, u1, __dp4a(v0i, u0, 0));
                    const int dot2 = __dp4a(0x01010101, u1, __dp4a(0x01010101, u0, 0));
                    sumf_d += d8 * (dot1 * sc[i]);
                    sumf_m += d8 * (dot2 * mn[i]);
                }
                acc[m] += dm4f.x * sumf_d - dm4f.y * sumf_m;
            }
        }
        #pragma unroll
        for (int m = 0; m < MMAX; m++) {
            if (MFIXED == 0 && m >= M) break;
            float a = acc[m];
            #pragma unroll
            for (int s = 16; s > 0; s >>= 1) a += __shfl_xor_sync(0xffffffff, a, s);
            if (lane == 0) gemv_write(y + (size_t)m * N + row, a);
        }
    }
}

template <int M>
__global__ void gemv_i8_q81_multirow_kernel(
        const si_block_q8_1* __restrict__ x, const signed char* __restrict__ W,
        const float* __restrict__ sw, float* __restrict__ y, int N, int K) {
    constexpr int WPB = 16;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const int nb = K >> 5;
    const int* wi = reinterpret_cast<const int*>(W + (size_t)row * K);
    float acc[M];
#pragma unroll
    for (int m = 0; m < M; ++m) acc[m] = 0.f;
    for (int b = lane; b < nb; b += 32) {
        const int* wb = wi + b * 8;
#pragma unroll
        for (int m = 0; m < M; ++m) {
            const si_block_q8_1* a = x + (size_t)m * nb + b;
            const int* ai = reinterpret_cast<const int*>(a->qs);
            int dot = 0;
#pragma unroll
            for (int j = 0; j < 8; ++j) dot = __dp4a(wb[j], ai[j], dot);
            acc[m] += (float)dot * __low2float(a->ds);
        }
    }
    const float ws = sw[row];
#pragma unroll
    for (int m = 0; m < M; ++m) {
#pragma unroll
        for (int d = 16; d > 0; d >>= 1) acc[m] += __shfl_xor_sync(0xffffffffu, acc[m], d);
        if (lane == 0) y[(size_t)m * N + row] = acc[m] * ws;
    }
}

__global__ void pack_i8_rows_i4_kernel(const signed char* __restrict__ src,
                                       const float* __restrict__ ss,
                                       unsigned char* __restrict__ dst,
                                       float* __restrict__ ds, int rows, int K) {
    const int row = blockIdx.x;
    if (row >= rows) return;
    if (threadIdx.x == 0) ds[row] = ss[row] * (127.f / 7.f);
    const signed char* s = src + (size_t)row * K;
    unsigned char* d = dst + (size_t)row * (K >> 1);
    const int nb = K >> 5;
    for (int p = threadIdx.x; p < nb * 16; p += blockDim.x) {
        const int b = p >> 4, i = p & 15;
        int lo = __float2int_rn((float)s[b * 32 + i] * (7.f / 127.f));
        int hi = __float2int_rn((float)s[b * 32 + i + 16] * (7.f / 127.f));
        lo = max(-7, min(7, lo));
        hi = max(-7, min(7, hi));
        d[b * 16 + i] = (unsigned char)((lo & 15) | ((hi & 15) << 4));
    }
}

template <int M>
__global__ void gemv_i4_q81_multirow_kernel(
        const si_block_q8_1* __restrict__ x, const unsigned char* __restrict__ W,
        const float* __restrict__ sw, float* __restrict__ y, int N, int K) {
    constexpr int WPB = 16;
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row = blockIdx.x * WPB + warp;
    if (row >= N) return;
    const int nb = K >> 5;
    const int* wi = reinterpret_cast<const int*>(W + (size_t)row * (K >> 1));
    float acc[M];
#pragma unroll
    for (int m = 0; m < M; ++m) acc[m] = 0.f;
    for (int b = lane; b < nb; b += 32) {
        const int* wb = wi + b * 4;
#pragma unroll
        for (int m = 0; m < M; ++m) {
            const si_block_q8_1* a = x + (size_t)m * nb + b;
            const int* ai = reinterpret_cast<const int*>(a->qs);
            int dot = 0;
#pragma unroll
            for (int j = 0; j < 4; ++j) {
                const int p = wb[j];
                int lo = p & 0x0f0f0f0f;
                int hi = (p >> 4) & 0x0f0f0f0f;
                // Per-byte 4-bit sign extension: (n ^ 8) - 8 must be evaluated in each
                // byte lane INDEPENDENTLY. A scalar 32-bit subtract is not that: every
                // byte holding a negative weight has (n ^ 8) < 8, so the lane
                // underflows and BORROWS from the next-higher byte, silently
                // decrementing its neighbour's decoded weight (and chaining when the
                // neighbour goes negative too). __vsubss4 subtracts per byte with
                // saturation — which never engages here, since (n ^ 8) - 8 is always
                // in [-8, 7] — the same idiom the Q6_K reconstructions in this file
                // already use.
                lo = __vsubss4(lo ^ 0x08080808, 0x08080808);
                hi = __vsubss4(hi ^ 0x08080808, 0x08080808);
                dot = __dp4a(lo, ai[j], dot);
                dot = __dp4a(hi, ai[j + 4], dot);
            }
            acc[m] += (float)dot * __low2float(a->ds);
        }
    }
    const float ws = sw[row];
#pragma unroll
    for (int m = 0; m < M; ++m) {
#pragma unroll
        for (int d = 16; d > 0; d >>= 1) acc[m] += __shfl_xor_sync(0xffffffffu, acc[m], d);
        if (lane == 0) y[(size_t)m * N + row] = acc[m] * ws;
    }
}

template <typename OutT, int WPB, int NSUPER, int MMAX, int MFIXED = 0>
__global__ void gemv_q6k_dp4a_multirow_kernel(const si_block_q8_1* __restrict__ vy,
                                              const unsigned char* __restrict__ W,
                                              OutT* __restrict__ y, int N, int M) {
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    // Grid-stride over output rows so the launcher can CAP the grid. This is the DFlash draft's
    // largest kernel by far (a 248k-row vocabulary is 15520 CTAs of 512 threads) and it runs
    // concurrently with a target verify forward on another stream. At full width it occupies the
    // whole GPU and stalls that forward's long chain of small dependent kernels; the draft has a
    // ~1.9 ms window to fit ~0.9 ms of work into, so trading draft width for less interference is
    // free until the draft stops fitting.
    for (int row = blockIdx.x * WPB + warp; row < N; row += gridDim.x * WPB) {
    const unsigned char* x_row = W + (size_t)row * NSUPER * 210;
    constexpr int QPR = NSUPER * 8;            // si_block_q8_1 blocks per activation row
    float acc[MMAX];
    #pragma unroll
    for (int m = 0; m < MMAX; m++) acc[m] = 0.f;
    #pragma unroll
    for (int kbx = 0; kbx < NSUPER; kbx++) {
        const unsigned char* wblk = x_row + (size_t)kbx * 210;
        // Hoist the weight-side work out of the M loop: the 6-bit unpack, the super-block scale
        // and d depend only on the weight, so calling si_vec_dot_q6_K per activation row redid
        // all of it M times. Unpack once here, then each row costs just two dp4a's.
        const signed char* scales = reinterpret_cast<const signed char*>(wblk + 192);
        const float wd = gq_h2f(wblk + 208);
        const int bq8_offset   = 4 * (lane / 16) + (lane % 16) / 8;
        const int scale_offset = 8 * (lane / 16) + (lane % 16) / 4;
        const int vh_shift     = 2 * ((lane % 16) / 8);
        const int vl = si_get_int_b2(wblk, lane);
        const int vh = si_get_int_b2(wblk + 128, 8 * (lane / 16) + (lane % 8)) >> vh_shift;
        const signed char* sc = scales + scale_offset;
        int vi[2], scv[2];
        #pragma unroll
        for (int i = 0; i < 2; i++) {
            const int vil = (vl >> (4 * i)) & 0x0F0F0F0F;
            const int vih = ((vh >> (4 * i)) << 4) & 0x30303030;
            vi[i]  = __vsubss4((vil | vih), 0x20202020);
            scv[i] = (int)sc[4 * i];
        }
        const si_block_q8_1* a0 = vy + (size_t)kbx * 8;
        #pragma unroll
        for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
            const si_block_q8_1* row = a0 + (size_t)m * QPR;
            float sumf = 0.f;
            #pragma unroll
            for (int i = 0; i < 2; i++) {
                const si_block_q8_1* b8 = row + bq8_offset + 2 * i;
                const int u = reinterpret_cast<const int*>(b8->qs)[lane % 8];
                sumf += __low2float(b8->ds) * (__dp4a(vi[i], u, 0) * scv[i]);
            }
            acc[m] += wd * sumf;
        }
    }
    #pragma unroll
    for (int m = 0; m < (MFIXED ? MFIXED : M); m++) {
        float a = acc[m];
        #pragma unroll
        for (int s = 16; s > 0; s >>= 1) a += __shfl_xor_sync(0xffffffff, a, s);
        if (lane == 0) gemv_write(y + (size_t)m * N + row, a);
    }
    }
}

#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kfixed_kernel<float, 8, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef _MSC_VER
template __global__ void gemv_q6k_dp4a_kfixed_kernel<float, 16, 8>(const si_block_q8_1*, const unsigned char*, float*, int);
#endif
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
#include "sparkinfer/kernels/gemm.h"
#include <cstdlib>

void launch_qwen36_sigmoid_scalar(const void* x_bf16, float* out_f32, cudaStream_t stream);

// int8 dp4a for Q4_K GEMVs (faithful to llama.cpp's mul_mat_vec_q). Default ON —
// ~27% faster decode than the fp32-dequant path and still clears the accuracy gate
// (top1 0.97, KL 0.15 vs llama.cpp). Set SPARKINFER_MMVQ=0 to fall back to fp32.
static bool gemv_mmvq() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_MMVQ"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}

// split-K occupancy for the bf16-output dense GEMV. This path serves every Q8_0-decoded projection
// weight (the Gated-DeltaNet attn_qkv/attn_gate/ssm_out on the 30 linear layers, the full-attn
// attn_q/k/v/o, and the shared-expert gate/up/down GEMVs) -- collectively the largest slice of
// Qwen3.6 decode. One-warp-per-row launches only N warps: a 2048-row projection under-fills the 170
// SMs, and even the 8192-row in-projection sits at ~75% occupancy, so decode there runs below the
// roofline. S warps then cooperate on each output row (each sums a 1/S stride of the K reduction,
// S-way shared reduce), multiplying the warps in flight to ~16384 to fill the SMs -- the same
// occupancy lever main already uses for the f32 router GEMV (gemv_f32_sk_kernel), extended to the
// bf16 projections. Only the fp32 reduction order changes, so it is self-consistent with the
// one-warp path (no top-1 regression). SPARKINFER_GEMV_SK=0 restores the one-warp kernel. K % 8 == 0.
static int gemv_bf16_splitk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_GEMV_SK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
// 8-byte weight load + two K-chunks in flight on the FP8 GEMV. 0 restores the
// previous byte-at-a-time inner loop (A/B in ONE binary).
static int gemv_fp8_vec() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_FP8_GEMV_VEC"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
void launch_gemv(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    // pick the smallest split S so N*S ~ 16384 warps fill the SMs (larger S = more reduction
    // overhead). N < 16384 covers every Qwen3.6 launch_gemv site (projections top out at 8192 rows);
    // huge-N callers already saturate the grid and keep the one-warp path.
    if (gemv_bf16_splitk() && (K & 7) == 0 && N < 16384) {
        const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
        const auto* Wp = reinterpret_cast<const __nv_bfloat16*>(W);
        auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
        if (N >= 8192) {          // S=2  -> up to 16384 warps
            constexpr int S = 2, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        } else if (N >= 4096) {   // S=4
            constexpr int S = 4, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        } else {                  // S=8  (small projections: shared-expert / k,v / ssm_out)
            constexpr int S = 8, RPB = GEMV_WPB / S;
            gemv_f32_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
        }
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W),
        reinterpret_cast<__nv_bfloat16*>(y), N, K);
}

// Fused GEMV + sigmoid for N=1 (shared-expert gate scalar). Delegates to the
// faithful split-k launch_gemv + bf16-rounded sigmoid_scalar path.
void launch_gemv_sigmoid(const void* x, const void* W, void* scratch_bf16, float* y, int K,
                         cudaStream_t stream) {
    launch_gemv(x, W, scratch_bf16, 1, K, stream);
#ifndef SPARKINFER_NVRTC_DEVICE_ONLY
    launch_qwen36_sigmoid_scalar(scratch_bf16, y, stream);
#endif
}

// split-K occupancy for the f32-output bf16 GEMV. Default ON: at decode this path serves the
// router projection (N = n_experts is tiny), where one-warp-per-row idles the GPU.
// SPARKINFER_ROUTER_SK=0 restores the plain one-warp-per-row kernel. Needs K a multiple of 8.
static int gemv_f32_splitk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_ROUTER_SK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
void launch_gemv_f32(const void* x, const void* W, float* y, int N, int K, cudaStream_t stream) {
    if (gemv_f32_splitk() && (K & 7) == 0) {
        constexpr int S = 4, RPB = GEMV_WPB / S;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_f32_sk_kernel<float, S><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W), y, N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_kernel<float><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const __nv_bfloat16*>(W), y, N, K);
}

template <typename T, int S>
static bool launch_gemv_rows_t(const void* x, const void* W, T* y,
                               int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K & 7)) return false;
    constexpr int RPB = GEMV_WPB / S;
    dim3 grid((N + RPB - 1) / RPB);
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    const auto* wp = reinterpret_cast<const __nv_bfloat16*>(W);
    if (M == 1) gemv_bf16_rows_sk_kernel<T, S, 1><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 2) gemv_bf16_rows_sk_kernel<T, S, 2><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 3) gemv_bf16_rows_sk_kernel<T, S, 3><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 4) gemv_bf16_rows_sk_kernel<T, S, 4><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 5) gemv_bf16_rows_sk_kernel<T, S, 5><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 6) gemv_bf16_rows_sk_kernel<T, S, 6><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else if (M == 7) gemv_bf16_rows_sk_kernel<T, S, 7><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    else gemv_bf16_rows_sk_kernel<T, S, 8><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, wp, y, N, K);
    return true;
}

bool launch_gemv_rows(const void* x, const void* W, void* y,
                      int M, int N, int K, cudaStream_t stream) {
    return launch_gemv_rows_t<__nv_bfloat16, 8>(x, W,
        reinterpret_cast<__nv_bfloat16*>(y), M, N, K, stream);
}
bool launch_gemv_rows2(const void* x, const void* W0, const void* W1, void* y0, void* y1,
                       int M, int N0, int N1, int K, cudaStream_t stream) {
    if (M < 1 || N0 < 1 || N1 < 1 || (K & 7)) return false;
    if (M > 8) {                       // chunk: see launch_gemv_nvfp4_rows_dp4a
        for (int r0 = 0; r0 < M; r0 += 8) {
            const int m = (M - r0) < 8 ? (M - r0) : 8;
            if (!launch_gemv_rows2(reinterpret_cast<const __nv_bfloat16*>(x) + (size_t)r0 * K,
                                   W0, W1,
                                   reinterpret_cast<__nv_bfloat16*>(y0) + (size_t)r0 * N0,
                                   reinterpret_cast<__nv_bfloat16*>(y1) + (size_t)r0 * N1,
                                   m, N0, N1, K, stream)) return false;
        }
        return true;
    }
#ifdef _MSC_VER
    // gemv_bf16_rows_sk2_kernel is compiled out under MSVC (see #ifndef _MSC_VER above).
    // Two single-matrix launches are bit-identical to the fused path — just two grids.
    return launch_gemv_rows(x, W0, y0, M, N0, K, stream) &&
           launch_gemv_rows(x, W1, y1, M, N1, K, stream);
#else
    constexpr int S = 8, RPB = GEMV_WPB / S;
    dim3 grid((N0 + N1 + RPB - 1) / RPB);
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    const auto* w0 = reinterpret_cast<const __nv_bfloat16*>(W0);
    const auto* w1 = reinterpret_cast<const __nv_bfloat16*>(W1);
    auto* o0 = reinterpret_cast<__nv_bfloat16*>(y0);
    auto* o1 = reinterpret_cast<__nv_bfloat16*>(y1);
#define SI_GEMV_ROWS2(MM) gemv_bf16_rows_sk2_kernel<__nv_bfloat16, S, MM>\
    <<<grid, GEMV_WPB * 32, 0, stream>>>(xp, w0, w1, o0, o1, N0, N1, K)
    switch (M) {
        case 1: SI_GEMV_ROWS2(1); break;  case 2: SI_GEMV_ROWS2(2); break;
        case 3: SI_GEMV_ROWS2(3); break;  case 4: SI_GEMV_ROWS2(4); break;
        case 5: SI_GEMV_ROWS2(5); break;  case 6: SI_GEMV_ROWS2(6); break;
        case 7: SI_GEMV_ROWS2(7); break;  default: SI_GEMV_ROWS2(8); break;
    }
#undef SI_GEMV_ROWS2
    return true;
#endif
}
bool launch_gemv_rows_f32(const void* x, const void* W, float* y,
                          int M, int N, int K, cudaStream_t stream) {
    return launch_gemv_rows_t<float, 4>(x, W, y, M, N, K, stream);
}

void launch_gemv_fp8(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1) return;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    if (gemv_bf16_splitk() && (K & 7) == 0 && N < 16384) {
        const bool vec = gemv_fp8_vec();
#define SI_FP8_SK(S_, V_) do { \
            constexpr int S = (S_), RPB = GEMV_WPB / S; \
            gemv_fp8_sk_kernel<__nv_bfloat16, S, (V_)><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); \
        } while (0)
        if (N >= 8192)      { if (vec) SI_FP8_SK(2, true); else SI_FP8_SK(2, false); }
        else if (N >= 4096) { if (vec) SI_FP8_SK(4, true); else SI_FP8_SK(4, false); }
        else                { if (vec) SI_FP8_SK(8, true); else SI_FP8_SK(8, false); }
#undef SI_FP8_SK
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_fp8_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
}

// Batched counterpart of launch_gemv_fp8. Returns false when it cannot serve the request
// bit-identically, in which case the caller keeps its per-row loop.
//
// The S selection below is a COPY of launch_gemv_fp8's, deliberately: S sets how the K range is
// partitioned and therefore the order of the final split sum, so picking a different S for the
// same matrix would give a different (still correct) rounding and break the exactness the verify
// relies on. The non-split-K and N >= 16384 cases decline instead of falling back to
// gemv_fp8_kernel, for the same reason -- that path associates K differently.
bool launch_gemv_fp8_rows(const void* x, const void* W, void* y, int M, int N, int K,
                          cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1 || (K & 7)) return false;
    if (M < 2 || M > 8) return false;               // M == 1 is launch_gemv_fp8's own case
    if (!gemv_bf16_splitk() || N >= 16384) return false;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    const bool vec = gemv_fp8_vec();
#define SI_FP8_ROWS(S_, R_, V_) do { \
        constexpr int S = (S_), R = (R_), RPB = GEMV_WPB / S; \
        const dim3 grid((N + RPB - 1) / RPB); \
        gemv_fp8_rows_sk_kernel<__nv_bfloat16, S, R, (V_)><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); \
    } while (0)
#define SI_FP8_ROWS_S(R_) do { \
        if (vec) { \
            if (N >= 8192)      SI_FP8_ROWS(2, R_, true); \
            else if (N >= 4096) SI_FP8_ROWS(4, R_, true); \
            else                SI_FP8_ROWS(8, R_, true); \
        } else { \
            if (N >= 8192)      SI_FP8_ROWS(2, R_, false); \
            else if (N >= 4096) SI_FP8_ROWS(4, R_, false); \
            else                SI_FP8_ROWS(8, R_, false); \
        } \
    } while (0)
    switch (M) {
        case 2: SI_FP8_ROWS_S(2); break;  case 3: SI_FP8_ROWS_S(3); break;
        case 4: SI_FP8_ROWS_S(4); break;  case 5: SI_FP8_ROWS_S(5); break;
        case 6: SI_FP8_ROWS_S(6); break;  case 7: SI_FP8_ROWS_S(7); break;
        default: SI_FP8_ROWS_S(8); break;
    }
#undef SI_FP8_ROWS_S
#undef SI_FP8_ROWS
    return true;
}

void launch_gemv_nvfp4(const void* x, const void* W, void* y, int N, int K, cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1 || (K & 15)) return;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    if (gemv_bf16_splitk()) {
        if (N >= 8192) {
            constexpr int S = 2, RPB = GEMV_WPB / S;
            gemv_nvfp4_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        } else if (N >= 4096) {
            constexpr int S = 4, RPB = GEMV_WPB / S;
            gemv_nvfp4_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        } else {
            constexpr int S = 8, RPB = GEMV_WPB / S;
            gemv_nvfp4_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
        }
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_nvfp4_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K);
}

void launch_gemv_nvfp4_quant_x(const void* x, void* xq, void* xs, int M, int K,
                               cudaStream_t stream) {
    if (!x || !xq || !xs || M < 1 || K < 1 || (K & 15)) return;
    const int ngroups = M * (K >> 4);
    const int blk = 256;
    si_nvfp4_quant_x_kernel<<<(ngroups + blk - 1) / blk, blk, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<signed char*>(xq),
        reinterpret_cast<float*>(xs), ngroups);
}

// Two independent NVFP4 matrices of the SAME width and K, driven from one grid. The FFN's gate
// and up projections are exactly that pair: same activation, same [17408, 5120] shape, issued back
// to back. As two launches each grid is 2176 CTAs against a machine that holds ~680 resident, so
// each pays its own partial last wave and its own ramp; one launch of 4352 amortises both over
// twice the work. It also removes one graph node per layer, and the verify graph is ~1100 nodes
// deep against 15 ms of kernel time.
//
// Bit-identical: a CTA still owns RPB*NR consecutive output rows of ONE matrix (N0 is a multiple
// of RPB*NR for every shape this is used on, so no CTA straddles the boundary), walks the same
// groups in the same order, and folds the same S partials. Only which launch carries it changes.
template <typename OutT, int S, int R, int NR>
__global__ void gemv_nvfp4_rows_dp4a2_kernel(const signed char* __restrict__ xq,
                                             const float* __restrict__ xs,
                                             const void* __restrict__ packed0,
                                             const void* __restrict__ packed1,
                                             OutT* __restrict__ y0, OutT* __restrict__ y1,
                                             int N, int K) {
    constexpr int RPB = GEMV_WPB / S;
    __shared__ float s_part[RPB][S][NR][R];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int blk_rows = RPB * NR;
    const int nblk = (N + blk_rows - 1) / blk_rows;
    const bool second = blockIdx.x >= nblk;
    const void* __restrict__ packed = second ? packed1 : packed0;
    OutT* __restrict__ y = second ? y1 : y0;
    const int n0 = (blockIdx.x - (second ? nblk : 0)) * blk_rows + row_local * NR;
    float acc[NR][R];
    #pragma unroll
    for (int j = 0; j < NR; j++)
        #pragma unroll
        for (int r = 0; r < R; r++) acc[j][r] = 0.f;
    if (n0 < N) {
        const float inv_g = 1.f / *reinterpret_cast<const float*>(packed);
        const unsigned char* sf = reinterpret_cast<const unsigned char*>(packed) + SI_NVFP4_HDR;
        const unsigned char* w = sf + (size_t)N * (size_t)(K >> 4);
        const int ng = K >> 4;
        const int gstride = S * 32;
        int g = split * 32 + lane;
        // GPT of this lane's OWN groups per trip. The lane keeps exactly the group sequence it had
        // -- g, g+stride, g+2*stride, ... -- and accumulates them in that order, so every
        // (output row, activation row) dot is the same sum of the same terms in the same order.
        // What changes is how many of those groups' loads are in flight together, which is what
        // the kernel is short of: at one group per trip a lane issues 2R+2 loads and then waits on
        // all of them before the next trip can start.
        //
        // Measured on the isolated kernel with a DRAM-RESIDENT weight (24 rotating copies, so the
        // 50 MB matrix cannot sit in L2 and the number is HBM, not cache), microseconds at NR=2,
        // 1 group -> 2 -> 4 per trip:
        //   ffn gate/up N=17408 K=5120  S=2  38.13 -> 36.69 -> 34.76
        //   ffn down    N=5120  K=17408 S=4  38.77 -> 37.67 -> 34.33
        //   gdn qkv     N=10240 K=5120  S=2  22.98 -> 21.88 -> 20.80
        // FOUR DOES NOT TRANSFER, and that is worth recording: in the isolated kernel the
        // activation block is the same array on every launch and stays in L1, while in the verify
        // each projection's activation was written by the kernel before it and is cold. End to end
        // the 4-wide trip measured 14.317 ms per 4-row verify against 14.045 for the 2-wide, so
        // two is what ships. R=1 also stays on the plain single-group loop -- a trip there is
        // already small enough that a second group only costs occupancy (32.58 -> 34.44), and it
        // leaves AR decode byte-for-byte unchanged.
        constexpr int GPT = (R >= 2) ? 2 : 1;
        if (GPT > 1) {
            for (; g + (GPT - 1) * gstride < ng; g += GPT * gstride) {
                uint4 xg[GPT][R];
                float sg[GPT][R];
                #pragma unroll
                for (int u = 0; u < GPT; u++) {
                    const int gu = g + u * gstride;
                    #pragma unroll
                    for (int r = 0; r < R; r++) {
                        xg[u][r] = *reinterpret_cast<const uint4*>(xq + (size_t)r * K + (size_t)gu * 16);
                        sg[u][r] = xs[(size_t)r * ng + gu];
                    }
                }
                #pragma unroll
                for (int j = 0; j < NR; j++) {
                    const int nj = n0 + j;
                    if (NR > 1 && nj >= N) break;
                    const unsigned char* srow = sf + (size_t)nj * (size_t)(K >> 4);
                    const unsigned char* prow = w + (size_t)nj * (size_t)(K >> 1);
                    uint2 pw[GPT];
                    float sw[GPT];
                    #pragma unroll
                    for (int u = 0; u < GPT; u++) {
                        const int gu = g + u * gstride;
                        pw[u] = __ldcs(reinterpret_cast<const uint2*>(prow + (size_t)gu * 8));
                        sw[u] = si_ue4m3(__ldcs(srow + gu)) * inv_g * 0.5f;
                    }
                    #pragma unroll
                    for (int u = 0; u < GPT; u++) {
                        unsigned q0, q1, q2, q3;
                        si_nvfp4_i8x8(pw[u].x, q0, q1);
                        si_nvfp4_i8x8(pw[u].y, q2, q3);
                        #pragma unroll
                        for (int r = 0; r < R; r++) {
                            int iacc = 0;
                            iacc = __dp4a((int)q0, (int)xg[u][r].x, iacc);
                            iacc = __dp4a((int)q1, (int)xg[u][r].y, iacc);
                            iacc = __dp4a((int)q2, (int)xg[u][r].z, iacc);
                            iacc = __dp4a((int)q3, (int)xg[u][r].w, iacc);
                            acc[j][r] += (sw[u] * sg[u][r]) * (float)iacc;
                        }
                    }
                }
            }
        }
        for (; g < ng; g += gstride) {
            uint4 xv[R];
            float sx[R];
            #pragma unroll
            for (int r = 0; r < R; r++) {
                xv[r] = *reinterpret_cast<const uint4*>(xq + (size_t)r * K + (size_t)g * 16);
                sx[r] = xs[(size_t)r * ng + g];
            }
            #pragma unroll
            for (int j = 0; j < NR; j++) {
                const int nj = n0 + j;
                if (NR > 1 && nj >= N) break;
                const unsigned char* srow = sf + (size_t)nj * (size_t)(K >> 4);
                const unsigned char* prow = w + (size_t)nj * (size_t)(K >> 1);
                const uint2 pw = __ldcs(reinterpret_cast<const uint2*>(prow + (size_t)g * 8));
                unsigned q0, q1, q2, q3;
                si_nvfp4_i8x8(pw.x, q0, q1);
                si_nvfp4_i8x8(pw.y, q2, q3);
                const float sw = si_ue4m3(__ldcs(srow + g)) * inv_g * 0.5f;
                #pragma unroll
                for (int r = 0; r < R; r++) {
                    int iacc = 0;
                    iacc = __dp4a((int)q0, (int)xv[r].x, iacc);
                    iacc = __dp4a((int)q1, (int)xv[r].y, iacc);
                    iacc = __dp4a((int)q2, (int)xv[r].z, iacc);
                    iacc = __dp4a((int)q3, (int)xv[r].w, iacc);
                    acc[j][r] += (sw * sx[r]) * (float)iacc;
                }
            }
        }
        #pragma unroll
        for (int j = 0; j < NR; j++)
            #pragma unroll
            for (int r = 0; r < R; r++) {
                #pragma unroll
                for (int m = 16; m > 0; m >>= 1)
                    acc[j][r] += __shfl_xor_sync(0xffffffff, acc[j][r], m);
            }
        if (lane == 0) {
            #pragma unroll
            for (int j = 0; j < NR; j++)
                #pragma unroll
                for (int r = 0; r < R; r++) s_part[row_local][split][j][r] = acc[j][r];
        }
    }
    __syncthreads();
    if (n0 < N && split == 0 && lane == 0) {
        #pragma unroll
        for (int j = 0; j < NR; j++) {
            const int nj = n0 + j;
            if (NR > 1 && nj >= N) break;
            #pragma unroll
            for (int r = 0; r < R; r++) {
                float o = s_part[row_local][0][j][r];
                #pragma unroll
                for (int t = 1; t < S; t++) o += s_part[row_local][t][j][r];
                gemv_write(y + (size_t)r * N + nj, o);
            }
        }
    }
}

// Pairwise gate/up ownership: one warp-group computes the SAME output row from both matrices.
// The existing paired launcher only concatenates two grids, so each matrix reloads the R x K
// activation block independently. Here both weight streams consume one activation load. NR=1 per
// matrix keeps the accumulator/register footprint comparable to the old NR=2 single-matrix CTA,
// and the block count is identical: N/RPB versus 2*N/(RPB*2).
template <typename OutT, int S, int R, int NR>
__global__ void gemv_nvfp4_rows_dp4a_pairwise_kernel(
    const signed char* __restrict__ xq, const float* __restrict__ xs,
    const void* __restrict__ packed0, const void* __restrict__ packed1,
    OutT* __restrict__ y0, OutT* __restrict__ y1, int N, int K) {
    constexpr int PAIR_WPB = (S == 8) ? 8 : 4;
    constexpr int RPB = PAIR_WPB / S;
    __shared__ float s_part[RPB][S][2][NR][R];
    const int warp = threadIdx.x >> 5, lane = threadIdx.x & 31;
    const int row_local = warp / S, split = warp % S;
    const int n0 = blockIdx.x * (RPB * NR) + row_local * NR;
    float acc[2][NR][R];
#pragma unroll
    for (int b = 0; b < 2; ++b)
#pragma unroll
        for (int j = 0; j < NR; ++j)
#pragma unroll
            for (int r = 0; r < R; ++r) acc[b][j][r] = 0.f;
    if (n0 < N) {
        const unsigned char* p[2] = {
            reinterpret_cast<const unsigned char*>(packed0),
            reinterpret_cast<const unsigned char*>(packed1)};
        const float inv_g[2] = {
            1.f / *reinterpret_cast<const float*>(p[0]),
            1.f / *reinterpret_cast<const float*>(p[1])};
        const unsigned char* sf[2] = {p[0] + SI_NVFP4_HDR, p[1] + SI_NVFP4_HDR};
        const unsigned char* w[2] = {
            sf[0] + (size_t)N * (K >> 4), sf[1] + (size_t)N * (K >> 4)};
        const int ng = K >> 4, gstride = S * 32;
        int g = split * 32 + lane;
        constexpr int GPT = (R >= 2) ? 2 : 1;
        for (; g + (GPT - 1) * gstride < ng; g += GPT * gstride) {
            uint4 xg[GPT][R];
            float sx[GPT][R];
#pragma unroll
            for (int u = 0; u < GPT; ++u) {
                const int gu = g + u * gstride;
#pragma unroll
                for (int r = 0; r < R; ++r) {
                    xg[u][r] = *reinterpret_cast<const uint4*>(
                        xq + (size_t)r * K + (size_t)gu * 16);
                    sx[u][r] = xs[(size_t)r * ng + gu];
                }
            }
#pragma unroll
            for (int b = 0; b < 2; ++b) {
#pragma unroll
                for (int j = 0; j < NR; ++j) {
                    const int n = n0 + j;
                    if (n >= N) break;
                    const unsigned char* srow = sf[b] + (size_t)n * ng;
                    const unsigned char* prow = w[b] + (size_t)n * (K >> 1);
#pragma unroll
                    for (int u = 0; u < GPT; ++u) {
                        const int gu = g + u * gstride;
                        const uint2 pw = __ldcs(reinterpret_cast<const uint2*>(prow + (size_t)gu * 8));
                        unsigned q0, q1, q2, q3;
                        si_nvfp4_i8x8(pw.x, q0, q1); si_nvfp4_i8x8(pw.y, q2, q3);
                        const float sw = si_ue4m3(__ldcs(srow + gu)) * inv_g[b] * 0.5f;
#pragma unroll
                        for (int r = 0; r < R; ++r) {
                            int ia = 0;
                            ia = __dp4a((int)q0, (int)xg[u][r].x, ia);
                            ia = __dp4a((int)q1, (int)xg[u][r].y, ia);
                            ia = __dp4a((int)q2, (int)xg[u][r].z, ia);
                            ia = __dp4a((int)q3, (int)xg[u][r].w, ia);
                            acc[b][j][r] += (sw * sx[u][r]) * (float)ia;
                        }
                    }
                }
            }
        }
        for (; g < ng; g += gstride) {
            uint4 xv[R]; float sx[R];
#pragma unroll
            for (int r = 0; r < R; ++r) {
                xv[r] = *reinterpret_cast<const uint4*>(xq + (size_t)r*K + (size_t)g*16);
                sx[r] = xs[(size_t)r*ng + g];
            }
#pragma unroll
            for (int b = 0; b < 2; ++b) {
#pragma unroll
                for (int j=0;j<NR;++j) {
                    const int n=n0+j; if (n>=N) break;
                    const unsigned char* srow=sf[b]+(size_t)n*ng;
                    const unsigned char* prow=w[b]+(size_t)n*(K>>1);
                    const uint2 pw=__ldcs(reinterpret_cast<const uint2*>(prow+(size_t)g*8));
                    unsigned q0,q1,q2,q3; si_nvfp4_i8x8(pw.x,q0,q1); si_nvfp4_i8x8(pw.y,q2,q3);
                    const float sw=si_ue4m3(__ldcs(srow+g))*inv_g[b]*0.5f;
#pragma unroll
                    for (int r=0;r<R;++r) {
                        int ia=0;
                        ia=__dp4a((int)q0,(int)xv[r].x,ia); ia=__dp4a((int)q1,(int)xv[r].y,ia);
                        ia=__dp4a((int)q2,(int)xv[r].z,ia); ia=__dp4a((int)q3,(int)xv[r].w,ia);
                        acc[b][j][r]+=(sw*sx[r])*(float)ia;
                    }
                }
            }
        }
#pragma unroll
        for (int b=0;b<2;++b)
#pragma unroll
            for (int j=0;j<NR;++j)
#pragma unroll
                for (int r=0;r<R;++r)
#pragma unroll
                    for (int m=16;m>0;m>>=1) acc[b][j][r]+=__shfl_xor_sync(0xffffffff,acc[b][j][r],m);
        if (lane == 0)
#pragma unroll
            for (int b=0;b<2;++b)
#pragma unroll
                for (int j=0;j<NR;++j)
#pragma unroll
                    for (int r=0;r<R;++r) s_part[row_local][split][b][j][r]=acc[b][j][r];
    }
    __syncthreads();
    if (n0 < N && split == 0 && lane == 0) {
        OutT* yy[2] = {y0,y1};
#pragma unroll
        for (int b=0;b<2;++b)
#pragma unroll
            for (int j=0;j<NR;++j) {
                const int n=n0+j; if (n>=N) break;
#pragma unroll
                for (int r=0;r<R;++r) {
                    float o=s_part[row_local][0][b][j][r];
#pragma unroll
                    for (int t=1;t<S;++t) o+=s_part[row_local][t][b][j][r];
                    gemv_write(yy[b]+(size_t)r*N+n,o);
                }
            }
    }
}

// Paired form of launch_gemv_nvfp4_rows_dp4a: same activation, two same-shaped weight matrices.
// Declines (returning false, so the caller issues the two singles) whenever a CTA could straddle
// the matrix boundary, which is the only thing that would change a row's arithmetic.
bool launch_gemv_nvfp4_rows_dp4a2(const void* xq, const void* xs,
                                  const void* W0, const void* W1, void* y0, void* y1,
                                  int M, int N, int K, cudaStream_t stream) {
    if (!xq || !xs || !W0 || !W1 || !y0 || !y1 || N < 1 || K < 1 || (K & 15)) return false;
    if (!gemv_bf16_splitk()) return false;
    if (M < 1) return false;
    // Wider than the instantiated row tiers: serve it as chunks of 8 rather than instantiating
    // R=9..16. Measured on RTX 5090 at the real decode shapes, a 16-row instantiation costs
    // t(16) = 1.002 * 2*t(8) with 495 spill stores -- `uint4 xg[GPT][R]` alone is 128 registers
    // at R=16 -- so a wider template buys nothing over re-reading the weights, and chunking keeps
    // every row on the tuned R<=8 kernel. Rows are the slow axis of y/xq/xs ([M,*] row-major),
    // so a chunk is a pointer offset.
    if (M > 8) {
        const size_t ng = (size_t)(K >> 4);
        for (int r0 = 0; r0 < M; r0 += 8) {
            const int m = (M - r0) < 8 ? (M - r0) : 8;
            if (!launch_gemv_nvfp4_rows_dp4a2(
                    reinterpret_cast<const signed char*>(xq) + (size_t)r0 * K,
                    reinterpret_cast<const float*>(xs) + (size_t)r0 * ng, W0, W1,
                    reinterpret_cast<__nv_bfloat16*>(y0) + (size_t)r0 * N,
                    reinterpret_cast<__nv_bfloat16*>(y1) + (size_t)r0 * N,
                    m, N, K, stream)) return false;
        }
        return true;
    }
    static const int nr_mode = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_NR");
                                   int v = e ? atoi(e) : 0; return (v == 1 || v == 2) ? v : 0; }();
    static const bool pair_on = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_PAIR");
                                    return !(e && e[0] == '0'); }();
    if (!pair_on) return false;
    const auto* xp = reinterpret_cast<const signed char*>(xq);
    const auto* sp = reinterpret_cast<const float*>(xs);
    auto* yp0 = reinterpret_cast<__nv_bfloat16*>(y0);
    auto* yp1 = reinterpret_cast<__nv_bfloat16*>(y1);
    // Opt-OUT. This kernel differs from the dp4a2 branch below only in which warp owns an output
    // element -- same split rule (N>=4096 ? S=2 : S=8), same lane-owned group walk, so every
    // output sums the same terms in the same order and the two are bit-identical. It wins once a
    // batch is wide: measured on RTX 5090 / Qwen3.8-27B-NVFP4 through qwen3_gguf_cb_bench,
    // aggregate decode 464.6 -> 475.7 tok/s at concurrency 8 (four alternating pairs, every arm
    // separated), +1.77% at 2 and +0.86% at 4. Single-stream is untouched: the branch needs M>=2
    // and continuous-batch decode declines below two rows, so cb@c1 reads 95.0 against 95.1.
    // DSpark's verify runs at M=2..4 and is inert -- decode@4k/16k/32k move -0.03/-0.12/+1.33%
    // with mean-accept EXACTLY equal (1.6883, 1.7297, 1.2800) and losslessness holding at all
    // three, which is what bit-identity looks like from outside.
    static const bool pairwise = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_PAIRWISE");
                                     return !(e && e[0] == '0'); }();
#define SI_NVFP4_PAIRWISE(S_, R_) do {                                                        \
        constexpr int S=(S_), R=(R_), NR=1, PAIR_WPB=(S==8)?8:4, RPB=PAIR_WPB/S;              \
        gemv_nvfp4_rows_dp4a_pairwise_kernel<__nv_bfloat16,S,R,NR>                             \
            <<<(N+RPB*NR-1)/(RPB*NR),PAIR_WPB*32,0,stream>>>(xp,sp,W0,W1,yp0,yp1,N,K);         \
    } while (0)
    if (pairwise && M >= 2) {
        if (N >= 4096) {
            switch (M) {
                case 2: SI_NVFP4_PAIRWISE(2,2); break; case 3: SI_NVFP4_PAIRWISE(2,3); break;
                case 4: SI_NVFP4_PAIRWISE(2,4); break; case 5: SI_NVFP4_PAIRWISE(2,5); break;
                case 6: SI_NVFP4_PAIRWISE(2,6); break; case 7: SI_NVFP4_PAIRWISE(2,7); break;
                default: SI_NVFP4_PAIRWISE(2,8); break;
            }
        } else {
            switch (M) {
                case 2: SI_NVFP4_PAIRWISE(8,2); break; case 3: SI_NVFP4_PAIRWISE(8,3); break;
                case 4: SI_NVFP4_PAIRWISE(8,4); break; case 5: SI_NVFP4_PAIRWISE(8,5); break;
                case 6: SI_NVFP4_PAIRWISE(8,6); break; case 7: SI_NVFP4_PAIRWISE(8,7); break;
                default: SI_NVFP4_PAIRWISE(8,8); break;
            }
        }
#undef SI_NVFP4_PAIRWISE
        return cudaPeekAtLastError() == cudaSuccess;
    }
#undef SI_NVFP4_PAIRWISE
#define SI_NVFP4_DP4A2(S_, R_) do { \
        constexpr int S = (S_), R = (R_), RPB = GEMV_WPB / S; \
        /* Width three is the long-context verifier's steady shape. NR=1 keeps enough CTAs */ \
        /* resident to hide the larger per-row register footprint; wider verifies still win */ \
        /* from sharing each activation read across two output rows. */ \
        const int nr = nr_mode ? nr_mode : ((R == 1 || R == 3) ? 1 : 2); \
        const int blk = RPB * nr; \
        if (N % blk) return false; \
        const dim3 grid(2 * (N / blk)); \
        if (nr == 1) \
            gemv_nvfp4_rows_dp4a2_kernel<__nv_bfloat16, S, R, 1><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, sp, W0, W1, yp0, yp1, N, K); \
        else \
            gemv_nvfp4_rows_dp4a2_kernel<__nv_bfloat16, S, R, 2><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, sp, W0, W1, yp0, yp1, N, K); \
    } while (0)
#define SI_NVFP4_DP4A2_S(R_) do { \
        /* At verifier widths, 5120-wide projections are faster with S=2: the extra */ \
        /* split reduction costs more than the shorter per-warp K walk saves. */ \
        if (N >= 4096)      SI_NVFP4_DP4A2(2, R_); \
        else                SI_NVFP4_DP4A2(8, R_); \
    } while (0)
    switch (M) {
        case 1: SI_NVFP4_DP4A2_S(1); break;  case 2: SI_NVFP4_DP4A2_S(2); break;
        case 3: SI_NVFP4_DP4A2_S(3); break;  case 4: SI_NVFP4_DP4A2_S(4); break;
        case 5: SI_NVFP4_DP4A2_S(5); break;  case 6: SI_NVFP4_DP4A2_S(6); break;
        case 7: SI_NVFP4_DP4A2_S(7); break;  default: SI_NVFP4_DP4A2_S(8); break;
    }
#undef SI_NVFP4_DP4A2_S
#undef SI_NVFP4_DP4A2
    return true;
}

bool launch_gemv_nvfp4_rows_dp4a(const void* xq, const void* xs, const void* W, void* y,
                                 int M, int N, int K, cudaStream_t stream) {
    if (!xq || !xs || !W || !y || N < 1 || K < 1 || (K & 15)) return false;
    if (!gemv_bf16_splitk()) return false;
    if (M < 1) return false;
    // Wider than the instantiated row tiers: serve it as chunks of 8 rather than instantiating
    // R=9..16. Measured on RTX 5090 at the real decode shapes, a 16-row instantiation costs
    // t(16) = 1.002 * 2*t(8) with 495 spill stores -- `uint4 xg[GPT][R]` alone is 128 registers
    // at R=16 -- so a wider template buys nothing over re-reading the weights, and chunking keeps
    // every row on the tuned R<=8 kernel. Rows are the slow axis of y/xq/xs ([M,*] row-major),
    // so a chunk is a pointer offset.
    if (M > 8) {
        const size_t ng = (size_t)(K >> 4);
        for (int r0 = 0; r0 < M; r0 += 8) {
            const int m = (M - r0) < 8 ? (M - r0) : 8;
            if (!launch_gemv_nvfp4_rows_dp4a(
                    reinterpret_cast<const signed char*>(xq) + (size_t)r0 * K,
                    reinterpret_cast<const float*>(xs) + (size_t)r0 * ng, W,
                    reinterpret_cast<__nv_bfloat16*>(y) + (size_t)r0 * N,
                    m, N, K, stream)) return false;
        }
        return true;
    }
    const auto* xp = reinterpret_cast<const signed char*>(xq);
    const auto* sp = reinterpret_cast<const float*>(xs);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    // Split-K chosen by N exactly as the float rows kernel does, so the two paths fan out over the
    // GPU identically and a comparison between them is a comparison of the arithmetic alone.
    //
    // NR is the output rows one warp-group owns. It is what decides how often the R x K activation
    // block is re-read: this kernel computes y[r][n] = dot(x[r], W[n]), so x is re-read once per
    // output row, and NR output rows per warp share one read. NR=1 doubles the grid instead.
    //
    // The split is by ROW COUNT and the two ends want opposite things, measured end to end at
    // ctx=4k on the ModelOpt checkpoint (dspark_tau_check, one binary, SPARKINFER_NVFP4_ROWS_NR):
    //   R = 1 (AR decode, one activation row): NR=1 -> AR 91.22 tok/s, NR=2 -> 86.73.
    //     One activation row is 5 KB; it stays in L1 whatever NR does, so the re-read costs
    //     nothing and only the extra grid is left, which is worth 5%.
    //   R >= 2 (the batched verify): NR=2 -> 14.116 ms per 4-row verify, NR=1 -> 14.725.
    //     Four rows plus their scales is 25 KB re-read by 4352 CTAs, and halving that is worth
    //     4.1% even though it halves the grid.
    // 0 = pick by row count, 1 or 2 force.
    static const int nr_mode = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_NR");
                                   int v = e ? atoi(e) : 0;
                                   return (v == 1 || v == 2) ? v : 0; }();
    // RTX 5090, Qwen3.8 DSpark @16k, three fresh lossless runs: the width-3 defaults below cut
    // verify 12.74 -> 12.20 ms and move decode 120.91 -> 125.65-125.74 tok/s. The env overrides
    // remain available for paired A/Bs and for checkpoints whose width distribution differs.
    static const int down_nr4_mode = []{ const char* e = getenv("SPARKINFER_NVFP4_DOWN_NR4");
        return e ? ((e[0] == '1') ? 1 : 0) : -1; }();
#define SI_NVFP4_DP4A(S_, R_) do { \
        constexpr int S = (S_), R = (R_), RPB = GEMV_WPB / S; \
        const bool down_nr4 = down_nr4_mode >= 0 ? down_nr4_mode != 0 : R == 3; \
        /* The width-3 FFN down projection is the exception: its long K walk supplies enough */ \
        /* parallel work that four output rows can share an activation read without starving */ \
        /* the GPU. Keep NR=4 scoped to K>N; extending it to all width-3 singles was slower. */ \
        const int nr = (down_nr4 && K > N && R >= 2 && R <= 6) ? 4 \
                     : (nr_mode ? nr_mode : ((R == 1 || R == 3) ? 1 : 2)); \
        if (nr == 1) { \
            const dim3 grid((N + RPB - 1) / RPB); \
            gemv_nvfp4_rows_dp4a_kernel<__nv_bfloat16, S, R, 1><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, sp, W, yp, N, K); \
        } else if (nr == 2) { \
            const dim3 grid((N + RPB * 2 - 1) / (RPB * 2)); \
            gemv_nvfp4_rows_dp4a_kernel<__nv_bfloat16, S, R, 2><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, sp, W, yp, N, K); \
        } else { \
            const dim3 grid((N + RPB * 4 - 1) / (RPB * 4)); \
            gemv_nvfp4_rows_dp4a_kernel<__nv_bfloat16, S, R, 4><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, sp,W, yp, N, K); \
        } \
    } while (0)
#define SI_NVFP4_DP4A_S(R_) do { \
        /* Keep one reduction association across every verifier width. Width-dependent S=1 at */ \
        /* R=8 was faster, but diverged from the S=2 AR reference on 4K math at token 82. */ \
        if (N >= 4096) { \
            SI_NVFP4_DP4A(2, R_); \
        } \
        else                SI_NVFP4_DP4A(8, R_); \
    } while (0)
    switch (M) {
        case 1: SI_NVFP4_DP4A_S(1); break;  case 2: SI_NVFP4_DP4A_S(2); break;
        case 3: SI_NVFP4_DP4A_S(3); break;  case 4: SI_NVFP4_DP4A_S(4); break;
        case 5: SI_NVFP4_DP4A_S(5); break;  case 6: SI_NVFP4_DP4A_S(6); break;
        case 7: SI_NVFP4_DP4A_S(7); break;  default: SI_NVFP4_DP4A_S(8); break;
    }
#undef SI_NVFP4_DP4A_S
#undef SI_NVFP4_DP4A
    return true;
}

bool launch_gemv_nvfp4_rows(const void* x, const void* W, void* y, int M, int N, int K,
                            cudaStream_t stream) {
    if (!x || !W || !y || N < 1 || K < 1 || (K & 15)) return false;
    if (!gemv_bf16_splitk()) return false;          // the rows kernel exists in split-K form only
    // Every width 2..8, not just the even ones. The odd widths used to fall through to the
    // caller's row loop, which re-read the whole weight matrix once per row -- so a 7-wide verify
    // block paid full per-row traffic on every NVFP4 projection while a 6-wide one did not. That
    // showed up directly in the cost curve, where N=7 kept the steepest slope after the FFN was
    // batched (4.23 forwards, against 2.29 at N=4).
    if (M < 2 || M > 8) return false;
    const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
    auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
    // SPARKINFER_NVFP4_ROWS_NR=1 gives one output row per warp, i.e. the pre-#891 kernel exactly, so both
    // arms of an A/B come out of one binary.
    static const int nr = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_NR");
                              return (e && e[0] == '1') ? 1 : 2; }();
    // SPARKINFER_NVFP4_ROWS_V4 selects the load width: 0 restores the pre-#899 scalar loads, 1 widens
    // only the activations, 2 (default) widens the weight pair as well. All three arms come out of
    // one binary the way the NR toggle beside it does.
    static const int xv4 = []{ const char* e = getenv("SPARKINFER_NVFP4_ROWS_V4");
                               const int v = e ? atoi(e) : 2;
                               return (v < 0 || v > 2) ? 2 : v; }();
#define SI_NVFP4_ROWS(S_, R_) do { \
        constexpr int S = (S_), R = (R_), RPB = GEMV_WPB / S; \
        if (nr == 2) { const dim3 grid((N + RPB * 2 - 1) / (RPB * 2)); \
            if (xv4 == 2)      gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S, R, 2, 2><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); \
            else if (xv4 == 1) gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S, R, 2, 1><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); \
            else               gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S, R, 2, 0><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); } \
        else { const dim3 grid((N + RPB - 1) / RPB); \
            gemv_nvfp4_rows_sk_kernel<__nv_bfloat16, S, R, 1, 0><<<grid, GEMV_WPB * 32, 0, stream>>>(xp, W, yp, N, K); } \
    } while (0)
#define SI_NVFP4_ROWS_S(R_) do { \
        if (N >= 8192)      SI_NVFP4_ROWS(2, R_); \
        else if (N >= 4096) SI_NVFP4_ROWS(4, R_); \
        else                SI_NVFP4_ROWS(8, R_); \
    } while (0)
    switch (M) {
        case 2: SI_NVFP4_ROWS_S(2); break;  case 3: SI_NVFP4_ROWS_S(3); break;
        case 4: SI_NVFP4_ROWS_S(4); break;  case 5: SI_NVFP4_ROWS_S(5); break;
        case 6: SI_NVFP4_ROWS_S(6); break;  case 7: SI_NVFP4_ROWS_S(7); break;
        default: SI_NVFP4_ROWS_S(8); break;
    }
#undef SI_NVFP4_ROWS_S
#undef SI_NVFP4_ROWS
    return true;
}

void launch_gemv_q(const void* x, const void* W, int wtype, void* y, int N, int K, cudaStream_t stream) {
    if (wtype == SI_QTYPE_FP8) { launch_gemv_fp8(x, W, y, N, K, stream); return; }
    if (wtype == SI_QTYPE_NVFP4) { launch_gemv_nvfp4(x, W, y, N, K, stream); return; }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    if (gemv_mmvq() && wtype == 12) {   // faithful int8 dp4a (Q4_K)
        size_t sm = 2 * (size_t)(K >> 5) * sizeof(float) + (size_t)K;
        gemv_q_dp4a_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, sm, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
    } else if (wtype == 8) {            // Q8_0: split-K (fill GPU) or 1-warp
        if (gemv_bf16_splitk() && N < 16384) {
            const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
            const auto* Wp = reinterpret_cast<const unsigned char*>(W);
            auto* yp = reinterpret_cast<__nv_bfloat16*>(y);
            if (N >= 8192) {
                constexpr int S = 2, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            } else if (N >= 4096) {
                constexpr int S = 4, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            } else {
                constexpr int S = 8, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<__nv_bfloat16, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, yp, N, K);
            }
            return;
        }
        gemv_q80_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
    } else {
        gemv_q_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K, wtype);
    }
}
void launch_gemv_q_f32(const void* x, const void* W, int wtype, float* y, int N, int K, cudaStream_t stream) {
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    if (gemv_mmvq() && wtype == 12) {
        size_t sm = 2 * (size_t)(K >> 5) * sizeof(float) + (size_t)K;
        gemv_q_dp4a_kernel<float><<<grid, GEMV_WPB * 32, sm, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else if (wtype == 8) {            // Q8_0: split-K (fill GPU) or 1-warp
        if (gemv_bf16_splitk() && N < 16384) {
            const auto* xp = reinterpret_cast<const __nv_bfloat16*>(x);
            const auto* Wp = reinterpret_cast<const unsigned char*>(W);
            if (N >= 8192) {
                constexpr int S = 2, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            } else if (N >= 4096) {
                constexpr int S = 4, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            } else {
                constexpr int S = 8, RPB = GEMV_WPB / S;
                gemv_q80_sk_kernel<float, S><<<dim3((N + RPB - 1) / RPB), GEMV_WPB * 32, 0, stream>>>(xp, Wp, y, N, K);
            }
            return;
        }
        gemv_q80_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else {
        gemv_q_kernel<float><<<grid, GEMV_WPB * 32, (size_t)K * sizeof(float), stream>>>(
            reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<const unsigned char*>(W), y, N, K, wtype);
    }
}

// Quantize an activation x[K] to Q8_1 once (q8[K] int8, ad[K/32] scales, as[K/32] = d*sum).
void launch_quantize_q8_1(const void* x, void* q8, float* ad, float* as, int K, cudaStream_t stream) {
    quantize_q8_1_kernel<<<1, 256, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<signed char*>(q8), ad, as, K);
}
// SPARKINFER_GEMVSK=0 -> plain one-warp-per-row pre-quantized GEMV (default uses split-K
// for occupancy: S=2 warps/row fills the GPU on the small attn projections).
static bool gemv_sk() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_GEMVSK"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
// Q4_K dp4a GEMV against a pre-quantized activation (no per-block re-quant). bf16/f32 out.
void launch_gemv_q_dp4a_pq(const void* q8, const float* ad, const float* as, const void* W,
                           void* y, int N, int K, cudaStream_t stream) {
    if (gemv_sk()) {   // split-K: S=2 warps/row (measured optimum; 4-warp/fine-grained was slower)
        constexpr int RPB = GEMV_WPB / 2;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_q4k_dp4a_sk_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W),
            reinterpret_cast<__nv_bfloat16*>(y), N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_q4k_dp4a_pq_kernel<__nv_bfloat16><<<grid, GEMV_WPB * 32, 0, stream>>>(
        reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W),
        reinterpret_cast<__nv_bfloat16*>(y), N, K);
}
void launch_gemv_q_dp4a_pq_f32(const void* q8, const float* ad, const float* as, const void* W,
                               float* y, int N, int K, cudaStream_t stream) {
    if (gemv_sk()) {   // split-K: S=2 warps/row (measured optimum)
        constexpr int RPB = GEMV_WPB / 2;
        dim3 grid((N + RPB - 1) / RPB);
        gemv_q4k_dp4a_sk_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
            reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W), y, N, K);
        return;
    }
    dim3 grid((N + GEMV_WPB - 1) / GEMV_WPB);
    gemv_q4k_dp4a_pq_kernel<float><<<grid, GEMV_WPB * 32, 0, stream>>>(
        reinterpret_cast<const signed char*>(q8), ad, as, reinterpret_cast<const unsigned char*>(W), y, N, K);
}

// ---- L2 weight prefetch ----
// Decode is DRAM-bound (~86% bus utilization measured on a 5090), and the missing ~14% is time
// the bus sits idle while a latency-bound kernel runs. The worst offender is the Muse Glimmer
// sandwich-norm tail: two single-CTA reductions per layer, ~3.4 us each, during which 169 of 170
// SMs and the entire memory bus do nothing. This kernel fills that window by pulling the leading
// slice of the weight matrix the NEXT big GEMV will stream into L2, so those bytes are already
// resident when it starts. Pure `prefetch.global.L2` -- no data reaches registers, nothing is
// written, so it cannot perturb any result. The arithmetic downstream is bit-identical; only
// where a byte is served from changes.
__global__ void si_l2_prefetch_kernel(const char* __restrict__ p, size_t bytes) {
    size_t i = ((size_t)blockIdx.x * blockDim.x + threadIdx.x) << 7;   // one 128 B line per thread
    const size_t stride = (size_t)gridDim.x * blockDim.x << 7;
    for (; i < bytes; i += stride)
        asm volatile("prefetch.global.L2 [%0];" :: "l"(p + i));
}

// `prefetch.global.L2` is only a hint and the hardware may drop it under memory pressure -- which
// is exactly the regime this runs in. This variant issues real 16 B loads instead, so the fill is
// guaranteed; the accumulator is sunk behind a condition that never holds, which keeps the loads
// from being dead-code-eliminated without ever storing anything.
__device__ unsigned si_l2_pf_sink;
__global__ void si_l2_load_kernel(const uint4* __restrict__ p, size_t n16) {
    size_t i = (size_t)blockIdx.x * blockDim.x + threadIdx.x;
    const size_t stride = (size_t)gridDim.x * blockDim.x;
    unsigned acc = 0;
    for (; i < n16; i += stride) {
        const uint4 v = __ldg(p + i);
        acc ^= v.x ^ v.y ^ v.z ^ v.w;
    }
    if (acc == 0xFFFFFFFFu && n16 == 0) si_l2_pf_sink = acc;   // never taken
}

void launch_l2_prefetch(const void* p, size_t bytes, cudaStream_t stream) {
    if (!p || !bytes) return;
    static int mode = -1;
    if (mode < 0) { const char* e = getenv("SPARKINFER_MG_L2PF_MODE"); mode = e ? atoi(e) : 0; }
    if (mode == 1) {
        const size_t n16 = bytes >> 4;
        const int threads = 256;
        const int blocks = (int)((n16 + threads - 1) / threads < 512 ? (n16 + threads - 1) / threads : 512);
        si_l2_load_kernel<<<blocks, threads, 0, stream>>>(
            reinterpret_cast<const uint4*>(p), n16);
        return;
    }
    const size_t lines = (bytes + 127) >> 7;
    const int threads = 256;
    // Cap the grid so the prefetch never crowds out the latency-bound kernel it overlaps: 512 CTAs
    // is already ~3x what it takes to saturate the bus, and leaves the single-CTA tail its SM.
    const int blocks = (int)((lines + threads - 1) / threads < 512 ? (lines + threads - 1) / threads : 512);
    si_l2_prefetch_kernel<<<blocks, threads, 0, stream>>>(
        reinterpret_cast<const char*>(p), bytes);
}

// ---- faithful llama.cpp Q4_K mmvq launchers ----
size_t llama_q8_1_bytes(int K) { return (size_t)(K >> 5) * sizeof(si_block_q8_1); }  // 36 B / 32 vals
void launch_quantize_q8_1_blocks(const void* x, void* y, int K, cudaStream_t stream) {
    const int nb = K >> 5, warpsPB = 8;
    dim3 grid((nb + warpsPB - 1) / warpsPB);
    si_quantize_q8_1_blocks<<<grid, warpsPB * 32, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<si_block_q8_1*>(y), K);
}
void launch_quantize_q8_1_rows(const void* x, void* y, int K, int rows, int x_stride,
                               cudaStream_t stream) {
    if (rows <= 0) return;
    const int nb = K >> 5, warpsPB = 8;
    dim3 grid((nb + warpsPB - 1) / warpsPB, rows);
    si_quantize_q8_1_rows<<<grid, warpsPB * 32, 0, stream>>>(
        reinterpret_cast<const __nv_bfloat16*>(x), reinterpret_cast<si_block_q8_1*>(y), K, x_stride);
}
static int mmvq_dualrow() {
    static int v = -1;
    if (v < 0) { const char* e = getenv("SPARKINFER_MMVQ2"); v = (e && e[0] == '0') ? 0 : 1; }
    return v;
}
bool launch_mmvq_q4k_kfixed2(const void* q81, const void* W0, const void* W1,
                             void* y0, void* y1, int N0, int N1, int K, cudaStream_t stream) {
    if (K != 6656 || N0 <= 0 || N1 <= 0) return false;   // Muse Glimmer's hidden size only
    si_mmvq_q4k_kfixed2_kernel<__nv_bfloat16, 26><<<N0 + N1, 4 * 32, 0, stream>>>(
        reinterpret_cast<const si_block_q8_1*>(q81),
        reinterpret_cast<const unsigned char*>(W0), reinterpret_cast<const unsigned char*>(W1),
        reinterpret_cast<__nv_bfloat16*>(y0), reinterpret_cast<__nv_bfloat16*>(y1), N0);
    return true;
}

void launch_mmvq_q4k(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    // Dual-row validated for Qwen3.6 (K=2048); K=4096 row_tid fix lands but accuracy still sub-kfixed.
    const int dual = mmvq_dualrow() && K == 2048 && N >= 512;
    if (dual)
        si_mmvq_q4k_dualrow_kernel<__nv_bfloat16, 8><<<(N + 1) / 2, 8 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 2048) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 16><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    // Muse Glimmer's hidden size. Its q/gate/k/v projections were the only hot GEMVs left on the
    // runtime-K kernel, measured at 1042 GB/s against 1374 GB/s for the K=4096 kfixed o_proj
    // sitting next to them in the same layer.
    else if (K == 6656) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 26><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 5120) si_mmvq_q4k_kfixed_kernel<__nv_bfloat16, 20><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q4k_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}

void launch_mmvq_gdn_qkv_z_pack2(const void* q81, const void* qkv_w, const void* z_w,
                                 void* qkv_out, void* z_out, int n_qkv, int n_z, int K,
                                 cudaStream_t stream) {
    const int grid = n_qkv > n_z ? n_qkv : n_z;
    if (grid <= 0) return;
    if (K == 4096) {
        si_mmvq_gdn_qkv_z_pack2_kernel<16><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    } else if (K == 5120) {
        si_mmvq_gdn_qkv_z_pack2_kernel<20><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    } else {
        si_mmvq_gdn_qkv_z_pack2_kernel<8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81),
            reinterpret_cast<const unsigned char*>(qkv_w),
            reinterpret_cast<const unsigned char*>(z_w),
            reinterpret_cast<__nv_bfloat16*>(qkv_out),
            reinterpret_cast<__nv_bfloat16*>(z_out),
            n_qkv, n_z);
    }
}
void launch_mmvq_q4k_sigmoid(const void* q81, const void* W, float* out, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q4k_sigmoid_kernel<8><<<1, 4 * 32, 0, stream>>>(q, w, out);
    else if (K == 4096) si_mmvq_q4k_sigmoid_kernel<16><<<1, 4 * 32, 0, stream>>>(q, w, out);
}
void launch_mmvq_q4k_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    const int dual = mmvq_dualrow() && K == 2048 && N >= 512;
    if (dual)
        si_mmvq_q4k_dualrow_kernel<float, 8><<<(N + 1) / 2, 8 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 2048)      si_mmvq_q4k_kfixed_kernel<float, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q4k_kfixed_kernel<float, 16><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 5120) si_mmvq_q4k_kfixed_kernel<float, 20><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q4k_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
// ---- Q4_K attention projections on the int8 tensor cores ----
// The rows MMVQ below redoes its dot product once per row, so a 32-row packed batch is chunked into
// four 8-row launches and re-reads the weights four times. This dequantises inside the mainloop
// instead: m16n8k32 spans exactly 32 K, which is exactly one Q4_K scale group, so the group scales
// fold in per-mma with the accumulator still in registers. Same arithmetic as si_vec_dot_q4_K.
// Not bit-identical to the MMVQ (different reduction order), so it is gated to wide batches.
namespace {
constexpr int SI_AM_BN = 32, SI_AM_MMAX = 32, SI_AM_NW = 4;
// K-splits, as a grid dimension rather than a constant so it can be swept without a rebuild.
// N/BN alone is 128 blocks for a 4096-wide projection and 208 for the 6656-wide output, i.e. under
// 1.3 per SM on 170 SMs while the kernel fits 8 -- the GRID, not the tile, was the limit here.
constexpr int SI_AM_SK_DEF = 8;
// Split-K needs an fp32 accumulator that survives across blocks, and y is bf16 and the caller's.
// Own one: SI_AM_MMAX x SI_AM_NACC floats per slot, which covers every width the dispatch gates to.
// The epilogue re-zeroes what it consumed, so no call needs a memset of its own.
//
// A slot per stream, because decode is not single-stream: the K/V-side projections and the GDN
// gate are forked onto side streams, so two calls here can be in flight at once and one buffer
// would have them accumulate into each other. Launches within ONE stream are ordered, so a slot
// bound to a stream is exclusively that stream's; a stream past the table declines to the MMVQ.
//
// Static, and deliberately not allocated on demand: decode captures CUDA graphs, and a cudaMalloc
// reached during capture invalidates the graph -- which surfaces as "verify graph launch: invalid
// argument" and a step that returns without doing the work.
//
// SI_AM_NACC is the widest projection a packed step hands this arm: Qwen3.8's 12288-row q|gate. At
// 6656 -- Muse Glimmer's widest -- a 32-row q|gate overflowed the slot and had to be split into two
// 16-row launches, each re-reading the whole 35 MB weight. 32 x 12288 floats is 1.5 MB a slot.
constexpr int SI_AM_NACC = 12288;
constexpr int SI_AM_SLOTS = 4;
__device__ float si_am_acc[SI_AM_SLOTS][SI_AM_MMAX * SI_AM_NACC];

__device__ __forceinline__ int si_am_swz(int k, int row) {
    return (((k >> 4) ^ (row & 3)) << 4) | (k & 15);
}
__device__ __forceinline__ void si_am_ldm(unsigned& r0, unsigned& r1, unsigned& r2, unsigned& r3,
                                          const signed char* p) {
    const unsigned a = (unsigned)__cvta_generic_to_shared(p);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0,%1,%2,%3}, [%4];\n"
                 : "=r"(r0), "=r"(r1), "=r"(r2), "=r"(r3) : "r"(a));
}
__device__ __forceinline__ void si_am_scales(const unsigned char* sc12, int j,
                                             unsigned char& a0, unsigned char& a1,
                                             unsigned char& b0, unsigned char& b1) {
    const unsigned short* s = reinterpret_cast<const unsigned short*>(sc12);
    unsigned short aux[2];
    if (j < 2) { aux[0] = s[j] & 0x3f3f; aux[1] = s[j + 2] & 0x3f3f; }
    else       { aux[0] = ((s[j + 2] >> 0) & 0x0f0f) | ((s[j - 2] & 0xc0c0) >> 2);
                 aux[1] = ((s[j + 2] >> 4) & 0x0f0f) | ((s[j]     & 0xc0c0) >> 2); }
    const unsigned char* u = reinterpret_cast<const unsigned char*>(aux);
    a0 = u[0]; a1 = u[1]; b0 = u[2]; b1 = u[3];
}
// All eight (sc, m) pairs of a super-block at once. si_am_scales rebuilds them one pair at a time --
// two 16-bit loads, masks and four byte stores per call, four calls per super-block, on every
// super-block of every row of every CTA -- and that unpack measured ~5% of a 32-row q|gate launch.
// Here the 12 scale bytes are three 4-byte words and each output is one word store: byte k of
// sc/mn is exactly what si_am_scales yields for sub-block k (the low four are the stored 6-bit
// fields; the high four OR a nibble of bytes 8..11 with the top two bits of bytes 0..3 or 4..7,
// and neither shift can carry across a byte because the masked-off bits are zero). Bit-identical.
__device__ __forceinline__ void si_am_scales8(const unsigned char* sc12, unsigned* sc, unsigned* mn) {
    const unsigned* s = reinterpret_cast<const unsigned*>(sc12);
    const unsigned u0 = s[0], u1 = s[1], u2 = s[2];
    const unsigned m6 = 0x3f3f3f3fu, m4 = 0x0f0f0f0fu, mh = 0xc0c0c0c0u;
    sc[0] = u0 & m6;
    sc[1] = (u2 & m4) | ((u0 & mh) >> 2);
    mn[0] = u1 & m6;
    mn[1] = ((u2 >> 4) & m4) | ((u1 & mh) >> 2);
}
}  // namespace

// SPLITK=true accumulates across blockIdx.y into an fp32 scratch, which is what a narrow output
// needs to fill the grid. SPLITK=false is the single-split case and writes the caller's buffer
// directly, so one K split costs exactly what it did before this change -- no scratch, no second
// pass over the output.
// MM is the A-staging height: the width the caller actually dispatched, not SI_AM_MMAX. Same
// shape and same reasoning as down_q4k_mma_rows_kernel in expert_ffn_q4k.cu, which carries the
// full note -- the shared A tile (10 KB of 18.75 KB at MM=32) held the SM to five CTAs where the
// __launch_bounds__ asks for eight, and the M-tile loop issued both m16n8k32 tiles only to
// discard the second through `lm < M`. Bit-identical at every M.
// NMAT > 1 serves several matrices over one activation from one grid (launch_mmvq_q4k_mma_rows_n):
// output rows [0, E1) read W, [E1, E2) W1, [E2, E3) W2 and [E3, N) W3. Every other launch is NMAT=1
// and never compiles the pick in.
// CG is how many SI_AM_BN-wide column blocks one CTA serves off a SINGLE staged A tile -- the same
// activation-reuse note the down arm carries. Here the re-read is worst of all on the LM head: 6314
// blocks each stage the same 32 x 6656 Q8_1 activation, 1.51 GB of it against a 756 MB weight read.
// Only the NMAT == 1 launches take CG > 1; a group launch's matrix boundaries are SI_AM_BN-aligned
// but not necessarily SI_AM_BN * CG-aligned, and a CTA may not straddle two matrices.
template <int MM> struct si_am_shm { static constexpr int B = MM * 320 + SI_AM_BN * 280; };
template <int MM, int CG> struct si_am_lb {
    static constexpr int occ = 102400 / si_am_shm<MM>::B;
    // CG == 1 used to ask for eight CTAs whatever MM was, which capped ptxas at 64 registers
    // even where shared memory only ever lets five (MM=32) or seven (MM=16) reside -- and the
    // fold-in below needs the headroom to keep a whole super-block's scale loads in flight.
    static constexpr int v = occ > 8 ? 8 : occ;
};

template <bool SPLITK, class OutT, int MM, int NMAT = 1, int CG = 1>
__global__ __launch_bounds__(SI_AM_NW * 32, si_am_lb<MM, CG>::v)
void si_mmvq_q4k_mma_kernel(const si_block_q8_1* __restrict__ q, const unsigned char* __restrict__ W,
                            OutT* __restrict__ acc_out, int M, int N, int K, int bdedup,
                            const unsigned char* __restrict__ W1, const unsigned char* __restrict__ W2,
                            const unsigned char* __restrict__ W3, int E1, int E2, int E3) {
    const int nblk = K >> 8;
    const int n0 = blockIdx.x * (SI_AM_BN * CG);
    // Every matrix is a whole number of SI_AM_BN-row blocks, so all of a block's rows come from one
    // of them and the pick is made once per block: Wb from row nb, of its Nb rows.
    const int mi = (NMAT > 1 && n0 >= E1) + (NMAT > 2 && n0 >= E2) + (NMAT > 3 && n0 >= E3);
    const unsigned char* const Wb = mi == 0 ? W : (mi == 1 ? W1 : (mi == 2 ? W2 : W3));
    const int eb = mi == 0 ? 0 : (mi == 1 ? E1 : (mi == 2 ? E2 : E3));
    const int ee = (mi + 1 >= NMAT) ? N : (mi == 0 ? E1 : (mi == 1 ? E2 : E3));
    const int nb = n0 - eb;
    const int Nb = ee - eb;
    // Balanced, not ceil: 26 super-blocks over 8 splits is 4,4,3,3,3,3,3,3 rather than seven 4s and
    // an idle block, and the longest split is what the launch waits for.
    const int sb_base = nblk / (int)gridDim.y, sb_extra = nblk % (int)gridDim.y;
    const int sb_lo = (int)blockIdx.y * sb_base + ((int)blockIdx.y < sb_extra ? (int)blockIdx.y : sb_extra);
    const int sb_hi = sb_lo + sb_base + ((int)blockIdx.y < sb_extra ? 1 : 0);
    if (sb_lo >= sb_hi) return;
    const int tid = threadIdx.x, warp = tid >> 5, lane = tid & 31;
    const int grp = lane >> 2, tig = lane & 3, sub = lane >> 3, lrow = lane & 7;

    __shared__ signed char As[MM][256];
    __shared__ signed char Bs[SI_AM_BN][256];
    __shared__ __align__(16) unsigned Ssc[SI_AM_BN][2], Smn[SI_AM_BN][2];
    __shared__ float2 Wdm[SI_AM_BN];
    // (Ad, Asum) interleaved and indexed [group][row]: the fold-in reads the pair for eight
    // consecutive rows at once, which as [row][8] floats was two 2-way-conflicted loads per pair.
    __shared__ float2 AdS[8][MM];

    constexpr int NT = (MM + 15) / 16;   // 16-row mma tiles this width actually needs
    float facc[CG][NT][4];
    #pragma unroll
    for (int c = 0; c < CG; c++)
        #pragma unroll
        for (int i = 0; i < NT; i++)
            #pragma unroll
            for (int e = 0; e < 4; e++) facc[c][i][e] = 0.f;

    for (int sb = sb_lo; sb < sb_hi; sb++) {
        // One staged A tile, CG column blocks; Bs and its scales reload per block. Fully unrolled,
        // and it has to be: a rolled loop makes cg a runtime index into facc, which ptxas cannot
        // hold in registers -- it spilled the accumulator to local memory in the down arm.
        #pragma unroll
        for (int cg = 0; cg < CG; cg++) {
            // A Q4_K byte carries TWO weights and the two land 32 int8 lanes apart in Bs. Indexing
            // the 16 B chunk and the nibble half together (c = 0..15, hi = c>>1&1) made this loop
            // walk the super-block's 128 B quant plane TWICE -- once fetching the low nibbles and
            // once, from the identical addresses, the high ones. Eight units, one fetch, two stores:
            // the same bytes reach the same shared addresses and the global load count halves.
            // Bit-identical. SPARKINFER_MMA_BDEDUP=0 restores the two-pass loader.
            if (bdedup) {
                for (int u = tid; u < SI_AM_BN * 8; u += SI_AM_NW * 32) {
                    const int r = u >> 3, c = u & 7;
                    const int gn = nb + cg * SI_AM_BN + r;
                    const si_block_q4_K* b = reinterpret_cast<const si_block_q4_K*>(
                        Wb + (size_t)(gn < Nb ? gn : Nb - 1) * (size_t)nblk * 144) + sb;
                    const int j = c >> 1, h = c & 1;
                    // The 16 B chunk is one aligned word: a Q4_K block is 144 B, so qs + 32j + 16h sits on a
                    // 16 B boundary of any 16 B-aligned weight (every cudaMalloc base is 256 B aligned). One
                    // uint4 load and a mask/shift per component replace four 4 B loads and the per-byte split
                    // -- the same nibbles to the same shared addresses. Bit-identical.
                    const uint4 nib = *reinterpret_cast<const uint4*>(b->qs + 32 * j + h * 16);
                    const unsigned m4 = 0x0f0f0f0fu;
                    uint4 lo, hi;
                    lo.x = nib.x & m4;        lo.y = nib.y & m4;        lo.z = nib.z & m4;        lo.w = nib.w & m4;
                    hi.x = (nib.x >> 4) & m4; hi.y = (nib.y >> 4) & m4; hi.z = (nib.z >> 4) & m4; hi.w = (nib.w >> 4) & m4;
                    const int kb = 64 * j + h * 16;
                    *reinterpret_cast<uint4*>(&Bs[r][si_am_swz(kb, r)]) = lo;
                    *reinterpret_cast<uint4*>(&Bs[r][si_am_swz(kb + 32, r)]) = hi;
                    if (c == 0) {
                        Wdm[r] = __half22float2(b->dm);
                        si_am_scales8(b->scales, Ssc[r], Smn[r]);
                    }
                }
            } else {
                for (int u = tid; u < SI_AM_BN * 16; u += SI_AM_NW * 32) {
                    const int r = u >> 4, c = u & 15;
                    const int gn = nb + cg * SI_AM_BN + r;
                    const si_block_q4_K* b = reinterpret_cast<const si_block_q4_K*>(
                        Wb + (size_t)(gn < Nb ? gn : Nb - 1) * (size_t)nblk * 144) + sb;
                    const int j = c >> 2, sc_ = c & 3;
                    const bool hi = (sc_ >> 1) & 1;
                    const unsigned* src = reinterpret_cast<const unsigned*>(b->qs + 32 * j + (sc_ & 1) * 16);
                    signed char out[16];
                    #pragma unroll
                    for (int v = 0; v < 4; v++) {
                        const unsigned x = src[v];
                        #pragma unroll
                        for (int t = 0; t < 4; t++) {
                            const unsigned char qq = (unsigned char)((x >> (8 * t)) & 0xFF);
                            out[4 * v + t] = (signed char)(hi ? (qq >> 4) : (qq & 0xF));
                        }
                    }
                    const int kb = 64 * j + (sc_ >> 1) * 32 + (sc_ & 1) * 16;
                    *reinterpret_cast<uint4*>(&Bs[r][si_am_swz(kb, r)]) = *reinterpret_cast<const uint4*>(out);
                    if (c == 0) {
                        Wdm[r] = __half22float2(b->dm);
                        si_am_scales8(b->scales, Ssc[r], Smn[r]);
                    }
                }
            }
            // Only the first column block stages A, and it does so AFTER the weight load so the
            // long-latency DRAM read is the one issued first -- the order the single-block kernel
            // had. Compile-time, because the cg loop is unrolled.
            if (cg == 0) {
                // q8_1's qs is at offset 4 of a 36B struct: 4B-aligned, never 16B. Read four uints.
                for (int u = tid; u < M * 16; u += SI_AM_NW * 32) {
                    const int r = u >> 4, c = u & 15;
                    const si_block_q8_1* a = q + (size_t)r * (K >> 5) + sb * 8 + (c >> 1);
                    const unsigned* src = reinterpret_cast<const unsigned*>(a->qs + (c & 1) * 16);
                    uint4 v; v.x = src[0]; v.y = src[1]; v.z = src[2]; v.w = src[3];
                    *reinterpret_cast<uint4*>(&As[r][si_am_swz(16 * c, r)]) = v;
                    if ((c & 1) == 0) {
                        AdS[c >> 1][r] = __half22float2(a->ds);
                    }
                }
            }
            __syncthreads();

            const int lnA = warp * 8 + tig * 2;
            const float2 dmA = Wdm[lnA], dmB = Wdm[lnA + 1];
            // This column pair's eight (sc, m) bytes per matrix, one 16-byte load each for the whole
            // super-block rather than a byte load per group -- the same bytes si_*_scales8 stored.
            const uint4 scw = *reinterpret_cast<const uint4*>(&Ssc[lnA][0]);
            const uint4 mnw = *reinterpret_cast<const uint4*>(&Smn[lnA][0]);
            // Unrolled: with g a constant the scale shifts fold away and every group's shared loads
            // can issue ahead of the previous group's MMAs. Each accumulator still folds g = 0..7
            // in order, so the result is unchanged.
            #pragma unroll
            for (int g = 0; g < 8; g++) {
                const int kk = g * 32;
                // The (dm, sc, m) triple depends only on the output COLUMN and the scale group, and
                // (Ad, Asum) only on the row and the group -- neither depends on which of the four
                // accumulator elements is being folded. Fetching them per element cost five shared
                // loads per output element per group; hoisting collapses that to a handful per group.
                // Ablating this fold-in measured it at 111 us of the kernel's 169.
                const int sh = 8 * (g & 3);
                const float sA = dmA.x * (float)(((g < 4 ? scw.x : scw.y) >> sh) & 0xFFu);
                const float mA = dmA.y * (float)(((g < 4 ? mnw.x : mnw.y) >> sh) & 0xFFu);
                const float sB = dmB.x * (float)(((g < 4 ? scw.z : scw.w) >> sh) & 0xFFu);
                const float mB = dmB.y * (float)(((g < 4 ? mnw.z : mnw.w) >> sh) & 0xFFu);
                float adv[NT][2], asv[NT][2];
                #pragma unroll
                for (int ii = 0; ii < NT; ii++)
                    #pragma unroll
                    for (int eh = 0; eh < 2; eh++) {
                        const int lmv = ii * 16 + grp + eh * 8;
                        const float2 v = lmv < M ? AdS[g][lmv] : make_float2(0.f, 0.f);
                        adv[ii][eh] = v.x; asv[ii][eh] = v.y;
                    }

                unsigned af[NT][4], bf0, bf1, bx, by;
                #pragma unroll
                for (int i = 0; i < NT; i++) {
                    const int row = i * 16 + (sub & 1) * 8 + lrow;
                    si_am_ldm(af[i][0], af[i][1], af[i][2], af[i][3],
                              &As[row < MM ? row : 0][si_am_swz(kk + (sub >> 1) * 16, row)]);
                }
                const int col = warp * 8 + lrow;
                si_am_ldm(bf0, bf1, bx, by, &Bs[col][si_am_swz(kk + (sub & 1) * 16, col)]);
                (void)bx; (void)by;
                #pragma unroll
                for (int i = 0; i < NT; i++) {
                    int acc[4] = {0, 0, 0, 0};
                    asm volatile(
                        "mma.sync.aligned.m16n8k32.row.col.s32.s8.s8.s32 "
                        "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3};\n"
                        : "+r"(acc[0]), "+r"(acc[1]), "+r"(acc[2]), "+r"(acc[3])
                        : "r"(af[i][0]), "r"(af[i][1]), "r"(af[i][2]), "r"(af[i][3]),
                          "r"(bf0), "r"(bf1));
                    #pragma unroll
                    for (int e = 0; e < 4; e++) {
                        const int lm = i * 16 + grp + (e >> 1) * 8;
                        if (lm >= M) continue;
                        // same products in the same association as the per-element form:
                        // ((dm.x*sc)*Ad)*acc - (dm.y*m)*Asum
                        const int ep = e & 1;
                        const float sc = ep ? sB : sA, mn = ep ? mB : mA;
                        facc[cg][i][e] += sc * adv[i][e >> 1] * (float)acc[e] - mn * asv[i][e >> 1];
                    }
                }
            }
            __syncthreads();
        }
    }

    #pragma unroll
    for (int c = 0; c < CG; c++)
        #pragma unroll
        for (int i = 0; i < NT; i++)
            #pragma unroll
            for (int e = 0; e < 4; e++) {
                const int lm = i * 16 + grp + (e >> 1) * 8;
                const int gn = n0 + c * SI_AM_BN + warp * 8 + tig * 2 + (e & 1);
                if (lm < M && gn < N) {
                    if (SPLITK) atomicAdd(reinterpret_cast<float*>(acc_out) + (size_t)lm * N + gn,
                                          facc[c][i][e]);
                    else        acc_out[(size_t)lm * N + gn] = (OutT)facc[c][i][e];
                }
            }
}

// Narrows the split-K accumulator into the caller's bf16 output and re-zeroes what it consumed,
// which is what lets the accumulator be a static buffer with no per-call memset.
__global__ void si_mmvq_q4k_mma_epilogue_kernel(float* __restrict__ acc,
                                                __nv_bfloat16* __restrict__ y, size_t n) {
    const size_t i = (size_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= n) return;
    y[i] = __float2bfloat16(acc[i]);
    acc[i] = 0.f;
}

// Multi-output form, for launch_mmvq_q4k_mma_rows_n: each accumulator row holds the outputs' columns
// back to back, [0, E1) for y0, [E1, E2) for y1, [E2, E3) for y2 and [E3, N) for y3. One block per
// row, so finding a column's output is a few compares rather than a division.
__global__ void si_mmvq_q4k_mma_epilogue_n_kernel(float* __restrict__ acc,
                                                  __nv_bfloat16* __restrict__ y0,
                                                  __nv_bfloat16* __restrict__ y1,
                                                  __nv_bfloat16* __restrict__ y2,
                                                  __nv_bfloat16* __restrict__ y3,
                                                  int M, int N, int nmat, int E1, int E2, int E3) {
    const int r = blockIdx.y;
    const int c = blockIdx.x * blockDim.x + threadIdx.x;
    if (r >= M || c >= N) return;
    const int s = (nmat > 1 && c >= E1) + (nmat > 2 && c >= E2) + (nmat > 3 && c >= E3);
    const int lo = s == 0 ? 0 : (s == 1 ? E1 : (s == 2 ? E2 : E3));
    const int hi = (s + 1 >= nmat) ? N : (s == 0 ? E1 : (s == 1 ? E2 : E3));
    __nv_bfloat16* const y = s == 0 ? y0 : (s == 1 ? y1 : (s == 2 ? y2 : y3));
    const size_t i = (size_t)r * (size_t)N + c;
    y[(size_t)r * (size_t)(hi - lo) + (c - lo)] = __float2bfloat16(acc[i]);
    acc[i] = 0.f;
}

// Claim this stream's slot, first call wins. The table only ever grows and holds a handful of
// entries, so the lock is contended only on the few calls that add a stream.
static int si_am_slot_for(cudaStream_t stream) {
    static std::mutex mu;
    static cudaStream_t owners[SI_AM_SLOTS] = {};
    static int used = 0;
    std::lock_guard<std::mutex> lk(mu);
    for (int i = 0; i < used; i++) if (owners[i] == stream) return i;
    if (used >= SI_AM_SLOTS) return -1;
    owners[used] = stream;
    return used++;
}

// Narrowest instantiation that covers M -- see the note on the kernel. SPARKINFER_MMA_ASTAGE=0
// pins every width back to the 32-row kernel, so both arms of an A/B come out of ONE binary.
// SPARKINFER_MMA_BDEDUP=0 restores the two-pass B loader, so both arms come out of ONE binary.
static inline int si_am_bdedup() {
    static const int on = [] {
        const char* e = getenv("SPARKINFER_MMA_BDEDUP");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    return on;
}

// Floats one launch may accumulate: the whole slot by default. SPARKINFER_MMVQ_MMA_NACC=6656 restores
// the previous slot width, so both arms of an A/B come out of ONE binary.
static inline size_t si_am_cap() {
    static const size_t cap = [] {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_NACC");
        long v = e ? atol(e) : (long)SI_AM_NACC;
        if (v < 32 || v > SI_AM_NACC) v = SI_AM_NACC;
        return (size_t)SI_AM_MMAX * (size_t)v;
    }();
    return cap;
}

// Mirrors SPARKINFER_MMA_COLGROUPS on the down arm -- one knob for both Q4_K tensor-core kernels,
// and =1 restores the one-block-per-CTA launch out of the same binary.
static inline int si_am_colgroups() {
    static const int v = [] {
        const char* e = getenv("SPARKINFER_MMA_COLGROUPS");
        const int x = e ? atoi(e) : 2;
        return (x == 1 || x == 2 || x == 4) ? x : 2;
    }();
    return v;
}

static inline int si_am_colgroups_minrows() {
    static const int v = [] {
        const char* e = getenv("SPARKINFER_MMA_COLGROUPS_MINROWS");
        const int x = e ? atoi(e) : 32;
        return x < 2 ? 2 : x;
    }();
    return v;
}

static inline int si_am_astage(int M) {
    static const int on = [] {
        const char* e = getenv("SPARKINFER_MMA_ASTAGE");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    if (!on) return SI_AM_MMAX;
    return M <= 8 ? 8 : (M <= 16 ? 16 : SI_AM_MMAX);
}

static inline bool launch_mmvq_q4k_mma_rows(const void* q81, const void* W, void* y,
                                            int M, int N, int K, cudaStream_t stream) {
    if (M < 2 || M > SI_AM_MMAX || (K & 255) || (N % SI_AM_BN)) return false;
    if ((size_t)M * (size_t)N > si_am_cap()) return false;
    static int sk = -1;
    if (sk < 0) { const char* e = getenv("SPARKINFER_MMVQ_MMA_SPLITK"); sk = e ? atoi(e) : SI_AM_SK_DEF; }
    int nsk = sk; const int nblk = K >> 8;
    if (nsk < 1) nsk = 1;
    if (nsk > nblk) nsk = nblk;                  // never launch a split with nothing to reduce
    // One split needs no accumulator and no epilogue: straight into the caller's bf16, which is
    // what this arm did before split-K existed. SPARKINFER_MMVQ_MMA_SPLITK=1 therefore reproduces
    // the previous behaviour exactly, so both arms of an A/B come out of ONE binary.
    const int st_ = si_am_astage(M);
    const int bd = si_am_bdedup();
    // Same row floor as the down arm: the re-read the column groups remove scales with M, and
    // below sixteen rows the barriers and the unrolled loader cost more than it saves.
    int cg = M >= si_am_colgroups_minrows() ? si_am_colgroups() : 1;
    while (cg > 1 && (N % (SI_AM_BN * cg))) cg >>= 1;
    if (nsk == 1) {
        const dim3 g1(N / (SI_AM_BN * cg), 1), b1(SI_AM_NW * 32);
        const si_block_q8_1* qa = reinterpret_cast<const si_block_q8_1*>(q81);
        const unsigned char* wa = reinterpret_cast<const unsigned char*>(W);
        __nv_bfloat16* ya = reinterpret_cast<__nv_bfloat16*>(y);
#define SI_AM_ONE(MM_, CG_) si_mmvq_q4k_mma_kernel<false, __nv_bfloat16, MM_, 1, CG_>\
        <<<g1, b1, 0, stream>>>(qa, wa, ya, M, N, K, bd, nullptr, nullptr, nullptr, 0, 0, 0)
#define SI_AM_ONE_CG(MM_) \
        do { if (cg == 4) SI_AM_ONE(MM_, 4); else if (cg == 2) SI_AM_ONE(MM_, 2); \
             else SI_AM_ONE(MM_, 1); } while (0)
        if (st_ <= 8)       SI_AM_ONE_CG(8);
        else if (st_ <= 16) SI_AM_ONE_CG(16);
        else                SI_AM_ONE_CG(SI_AM_MMAX);
#undef SI_AM_ONE_CG
#undef SI_AM_ONE
        return true;
    }
    const int slot = si_am_slot_for(stream);
    if (slot < 0) return false;
    float* acc = nullptr;
    if (cudaGetSymbolAddress(reinterpret_cast<void**>(&acc), si_am_acc) != cudaSuccess) return false;
    acc += (size_t)slot * (size_t)SI_AM_MMAX * (size_t)SI_AM_NACC;
    {
        // The split that kept the grid a whole wave has to grow as CG divides its N extent.
        const int nsk2 = (cg >= 4 && nsk * 2 <= (K >> 8)) ? nsk * 2 : nsk;
        const dim3 gk(N / (SI_AM_BN * cg), nsk2), bk(SI_AM_NW * 32);
        const si_block_q8_1* qa = reinterpret_cast<const si_block_q8_1*>(q81);
        const unsigned char* wa = reinterpret_cast<const unsigned char*>(W);
#define SI_AM_SK1(MM_, CG_) si_mmvq_q4k_mma_kernel<true, float, MM_, 1, CG_>\
        <<<gk, bk, 0, stream>>>(qa, wa, acc, M, N, K, bd, nullptr, nullptr, nullptr, 0, 0, 0)
#define SI_AM_SK1_CG(MM_) \
        do { if (cg == 4) SI_AM_SK1(MM_, 4); else if (cg == 2) SI_AM_SK1(MM_, 2); \
             else SI_AM_SK1(MM_, 1); } while (0)
        if (st_ <= 8)       SI_AM_SK1_CG(8);
        else if (st_ <= 16) SI_AM_SK1_CG(16);
        else                SI_AM_SK1_CG(SI_AM_MMAX);
#undef SI_AM_SK1_CG
#undef SI_AM_SK1
    }
    const size_t n = (size_t)M * (size_t)N;
    const int thr = 256;
    si_mmvq_q4k_mma_epilogue_kernel<<<(unsigned)((n + thr - 1) / thr), thr, 0, stream>>>(
        acc, reinterpret_cast<__nv_bfloat16*>(y), n);
    return true;
}

// Two or four Q4_K matrices over one Q8_1 activation in ONE tensor-core launch: output rows of W[0]
// into y[0], then W[1]'s into y[1], and so on. This is the packed form of what AR decode already does
// for Muse Glimmer's attention q and gate (launch_mmvq_q4k_kfixed2 under SPARKINFER_MG_QG_FUSE):
// same-input projections issued back to back on one stream, which at 32 rows cost a launch and an
// epilogue each. Every output element accumulates the same super-blocks through the same kernel as
// a single-matrix launch of this arm; only which launch carries it changes. It honours the arm's own
// switches, requires the whole group to clear the arm's width floor, and takes the split-K form only
// -- the single-split arm writes y directly, and there is no single y here. False = nothing issued.
bool launch_mmvq_q4k_mma_rows_n(const void* q81, const void* const* W, void* const* y,
                                const int* Ns, int nmat, int M, int K, cudaStream_t stream) {
    if (!q81 || !W || !y || !Ns || (nmat != 2 && nmat != 4)) return false;
    int N = 0;
    for (int i = 0; i < nmat; i++) {
        if (!W[i] || !y[i] || Ns[i] <= 0 || (Ns[i] % SI_AM_BN)) return false;
        N += Ns[i];
    }
    const int E1 = Ns[0], E2 = E1 + Ns[1], E3 = nmat > 3 ? E2 + Ns[2] : N;
    static const bool mma = [] {
        const char* e = getenv("SPARKINFER_MMVQ_MMA");
        return !(e && e[0] == '0');
    }();
    static const int minm = [] {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_MINM");
        return e ? atoi(e) : 8;
    }();
    static const int minn = [] {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_MINN");
        return e ? atoi(e) : 1024;
    }();
    if (!mma || M < minm || M < 2 || M > SI_AM_MMAX || N < minn || (K & 255)) return false;
    if ((size_t)M * (size_t)N > si_am_cap()) return false;
    static const int sk = [] {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_SPLITK");
        return e ? atoi(e) : SI_AM_SK_DEF;
    }();
    int nsk = sk < 1 ? 1 : sk;
    if (nsk > (K >> 8)) nsk = K >> 8;
    if (nsk <= 1) return false;
    const int slot = si_am_slot_for(stream);
    if (slot < 0) return false;
    float* acc = nullptr;
    if (cudaGetSymbolAddress(reinterpret_cast<void**>(&acc), si_am_acc) != cudaSuccess) return false;
    acc += (size_t)slot * (size_t)SI_AM_MMAX * (size_t)SI_AM_NACC;
    const int st_ = si_am_astage(M);
    const int bd = si_am_bdedup();
    const dim3 gk(N / SI_AM_BN, nsk), bk(SI_AM_NW * 32);
    const si_block_q8_1* qa = reinterpret_cast<const si_block_q8_1*>(q81);
    auto wp = [&](int i) {
        return i < nmat ? reinterpret_cast<const unsigned char*>(W[i]) : nullptr;
    };
    auto yp = [&](int i) {
        return i < nmat ? reinterpret_cast<__nv_bfloat16*>(y[i]) : nullptr;
    };
#define SI_AM_ROWS_N(MM_, NMAT_) \
    si_mmvq_q4k_mma_kernel<true, float, MM_, NMAT_><<<gk, bk, 0, stream>>>( \
        qa, wp(0), acc, M, N, K, bd, wp(1), wp(2), wp(3), E1, E2, E3)
    if (nmat == 2) {
        if (st_ <= 8)       SI_AM_ROWS_N(8, 2);
        else if (st_ <= 16) SI_AM_ROWS_N(16, 2);
        else                SI_AM_ROWS_N(SI_AM_MMAX, 2);
    } else {
        if (st_ <= 8)       SI_AM_ROWS_N(8, 4);
        else if (st_ <= 16) SI_AM_ROWS_N(16, 4);
        else                SI_AM_ROWS_N(SI_AM_MMAX, 4);
    }
#undef SI_AM_ROWS_N
    si_mmvq_q4k_mma_epilogue_n_kernel<<<dim3((N + 255) / 256, M), 256, 0, stream>>>(
        acc, yp(0), yp(1), yp(2), yp(3), M, N, nmat, E1, E2, E3);
    return true;
}

// The packed LM head. 202048 x 6656 Q4_K is the single largest matrix in the model and the last
// one a continuous-batch step still scored on the CUDA cores: the dp4a multi-row kernel walks it
// once per EIGHT rows, so a 32-row step made four passes over 756 MB and did 43 G MAC of dot
// product on the wrong units. N/BN is 6314 blocks here, which fills the device by itself, so this
// needs neither a K split nor an fp32 scratch -- it writes the caller's logits directly.
bool launch_mmvq_q4k_mma_head_f32(const void* q81, const void* W, float* y,
                                  int M, int N, int K, cudaStream_t stream) {
    static int head_mma = -1;
    if (head_mma < 0) { const char* e = getenv("SPARKINFER_HEAD_MMA"); head_mma = (e && e[0] == '0') ? 0 : 1; }
    if (!head_mma) return false;
    // Four rows, not the eight the other mma arms use: the tile pads M to sixteen either way, so
    // what the floor decides is whether the dp4a kernel's cheaper setup wins the pass back. It does
    // at two rows (Muse cb c2 flat, so that width keeps the rows kernel bit for bit) but not at
    // four, where the rows kernel spends 0.79 ms of an 11.7 ms step against this one's 0.51 --
    // Muse cb c4 336.0 -> 344.8 tok/s. SPARKINFER_HEAD_MMA_MINROWS=8 restores the old floor.
    static int head_mma_min = -1;
    if (head_mma_min < 0) { const char* e = getenv("SPARKINFER_HEAD_MMA_MINROWS"); head_mma_min = e ? atoi(e) : 4; }
    if (M < head_mma_min || M > SI_AM_MMAX || (K & 255) || (N % SI_AM_BN)) return false;
    {
        // The head is where the staged-activation re-read is worst in the whole model: 6314 column
        // blocks each pull the same 32 x 6656 Q8_1 activation out of L2, 1.51 GB of it to read
        // 756 MB of weights. Serving CG blocks per CTA halves that; 6314/CG still fills the device.
        int cg = M >= si_am_colgroups_minrows() ? si_am_colgroups() : 1;
        while (cg > 1 && (N % (SI_AM_BN * cg))) cg >>= 1;
        const dim3 gh(N / (SI_AM_BN * cg), 1), bh(SI_AM_NW * 32);
        const si_block_q8_1* qa = reinterpret_cast<const si_block_q8_1*>(q81);
        const unsigned char* wa = reinterpret_cast<const unsigned char*>(W);
        const int sth = si_am_astage(M);
        const int bd = si_am_bdedup();
#define SI_AM_HEAD(MM_, CG_) si_mmvq_q4k_mma_kernel<false, float, MM_, 1, CG_>\
        <<<gh, bh, 0, stream>>>(qa, wa, y, M, N, K, bd, nullptr, nullptr, nullptr, 0, 0, 0)
#define SI_AM_HEAD_CG(MM_) \
        do { if (cg == 4) SI_AM_HEAD(MM_, 4); else if (cg == 2) SI_AM_HEAD(MM_, 2); \
             else SI_AM_HEAD(MM_, 1); } while (0)
        if (sth <= 8)       SI_AM_HEAD_CG(8);
        else if (sth <= 16) SI_AM_HEAD_CG(16);
        else                SI_AM_HEAD_CG(SI_AM_MMAX);
#undef SI_AM_HEAD_CG
#undef SI_AM_HEAD
    }
    return true;
}

// Muse Glimmer's Q4_K attention and LM-head rows kernels at the batch's own width (2..5 rows)
// instead of the 6-wide instantiation. SPARKINFER_MUSE_ROWS_EXACT=0 keeps main's dispatch.
static bool muse_rows_exact_on() {
    static const bool on = [] {
        const char* e = getenv("SPARKINFER_MUSE_ROWS_EXACT");
        return !(e && e[0] == '0');
    }();
    return on;
}

bool launch_mmvq_q4k_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    // K is templated (KB = K/256 bounds the per-thread accumulators), so only instantiated widths
    // can run. It was 2048/4096 -- Qwen3.6-35B-A3B and Qwythos. Qwen3.8-27B is hidden=5120 with a
    // 6144-wide attention output, so EVERY Q4_K attention projection in that model was refused
    // here, silently: proj() surfaced the false as "verify unsupported", the caller fell back to
    // the token loop, and DFlash speculation could never engage on Qwen3.8 at all. 20 (5120) and
    // 24 (6144) are added for exactly that.
    if (M < 1 || M > 8 || N < 1) return false;
    // 26 (6656) is Muse Glimmer's hidden size, added for the same reason 20/24 were: every Q4_K
    // projection off xn -- wq, the separate q-gate wgate, wk, wv -- is K=6656 there, so without it
    // this launcher refuses the whole model and any multi-row Muse path (packed continuous-batch
    // decode, speculation) silently falls back to one row at a time.
    if (K != 2048 && K != 4096 && K != 5120 && K != 6144 && K != 6656) return false;
    // Dispatch the tightest instantiated row width: MMAX bounds tmp[]/partial[] and the
    // number of predicated row bodies, so a 6-row block should not pay an 8-row footprint.
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
    const int grid = (N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS;
    #define SI_Q4K_ROWS_DISPATCH(KB) \
        do { \
            if (M <= 6) si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, KB, 6, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, out, M, N); \
            else        si_mmvq_q4k_rows_exact_kernel<__nv_bfloat16, KB, 8, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, out, M, N); \
        } while (0)
    if      (K == 2048) SI_Q4K_ROWS_DISPATCH(8);
    else if (K == 4096) SI_Q4K_ROWS_DISPATCH(16);
    else if (K == 5120) SI_Q4K_ROWS_DISPATCH(20);
    else if (K == 6144) SI_Q4K_ROWS_DISPATCH(24);
    else                SI_Q4K_ROWS_DISPATCH(26);
    #undef SI_Q4K_ROWS_DISPATCH
    return true;
}
// One grid over up to four Q4_K matrices that share an activation. Returns false (having issued
// nothing) for any shape it does not cover, so the caller can fall back to separate projections.
bool launch_mmvq_q4k_rows_multi(const void* q81, const void* const* W, void* const* y,
                                const int* Ns, int nmat, int M, int K, cudaStream_t stream,
                                bool q6_last) {
    if (nmat < 1 || nmat > 4 || M < 1 || M > 32 || K != 6656) return false;
    // The Q6_K slot is width-generic (its body loops m < M under an MMAX bound and folds through
    // the same 4-warp reduction at every width); it was simply not instantiated past eight rows,
    // so half of Muse's layers kept paying a 256-block launch of their own at c16/c32 -- 52
    // launches and 0.68 ms of a 19.5 ms step to move 36 MB. SPARKINFER_MUSE_V6_WIDE=0 keeps the
    // caller off the wide q6 path entirely, so both arms come out of ONE binary.
    if (q6_last && nmat < 2) return false;
    for (int i = 0; i < nmat; i++) if (!W[i] || !y[i] || Ns[i] < 1) return false;
    // Past eight rows launch_mmvq_rows chunks the batch into groups of eight, and every chunk
    // re-reads the whole matrix. For a 256-row projection that is the dominant cost: at 32 rows
    // k and v go out as eight launches of a 128-block grid -- less than one wave each -- and read
    // their weights four times over. A wider MMAX takes the whole batch in one grid and one read.
    // OROWS drops to 1 there because tmp[OROWS][MMAX] and the smem fold both scale with the
    // product, and at these row counts the activation is shared across the batch, not the matrix.
    const bool wide = M > 8;
    const int OR = wide ? 1 : SI_Q4K_OROWS;
    int blk[4] = {0, 0, 0, 0};
    for (int i = 0; i < nmat; i++) blk[i] = (Ns[i] + OR - 1) / OR;
    // A Q6_K last slot owns ONE output row per block, so its range is Ns rows wide.
    if (q6_last) blk[nmat - 1] = Ns[nmat - 1];
    const int b1 = blk[0], b2 = b1 + blk[1], b3 = b2 + blk[2], grid = b3 + blk[3];
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w[4] = {nullptr, nullptr, nullptr, nullptr};
    __nv_bfloat16* o[4] = {nullptr, nullptr, nullptr, nullptr};
    int n[4] = {0, 0, 0, 0};
    for (int i = 0; i < nmat; i++) {
        w[i] = reinterpret_cast<const unsigned char*>(W[i]);
        o[i] = reinterpret_cast<__nv_bfloat16*>(y[i]);
        n[i] = Ns[i];
    }
    // With nmat < 4 the trailing block ranges are empty and grid == b3 (or b2), so the unused
    // branches of the block map are unreachable rather than merely unused.
#define SI_Q4K_MULTI(MM, ORV) si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, MM, ORV> \
    <<<grid, 4 * 32, 0, stream>>>(q, w[0], w[1], w[2], w[3], o[0], o[1], o[2], o[3], \
                                  n[0], n[1], n[2], n[3], b1, b2, b3, M)
#define SI_Q4K_MULTI6(MM, ORV) si_mmvq_q4k_rows_multi_kernel<__nv_bfloat16, 26, MM, ORV, true> \
    <<<grid, 4 * 32, 0, stream>>>(q, w[0], w[1], w[2], w[3], o[0], o[1], o[2], o[3], \
                                  n[0], n[1], n[2], n[3], b1, b2, b3, M)
    // MMAX sizes tmp[OROWS][MMAX], the smem fold and the unrolled row bodies, so a c2..c5 packed
    // step on the 6-wide instantiation carries up to four empty rows through every attention
    // grid. Each row's dots, accumulation order and fold do not depend on MMAX, so the
    // batch-width instantiation writes the same outputs. SPARKINFER_MUSE_ROWS_EXACT=0 keeps 6.
    if (!wide && M >= 2 && M <= 5 && muse_rows_exact_on()) {
        switch (M) {
            case 2: if (q6_last) SI_Q4K_MULTI6(2, SI_Q4K_OROWS); else SI_Q4K_MULTI(2, SI_Q4K_OROWS); break;
            case 3: if (q6_last) SI_Q4K_MULTI6(3, SI_Q4K_OROWS); else SI_Q4K_MULTI(3, SI_Q4K_OROWS); break;
            case 4: if (q6_last) SI_Q4K_MULTI6(4, SI_Q4K_OROWS); else SI_Q4K_MULTI(4, SI_Q4K_OROWS); break;
            default: if (q6_last) SI_Q4K_MULTI6(5, SI_Q4K_OROWS); else SI_Q4K_MULTI(5, SI_Q4K_OROWS); break;
        }
    }
    else if (q6_last && wide) { if (M <= 16) SI_Q4K_MULTI6(16, 1); else SI_Q4K_MULTI6(32, 1); }
    else if (q6_last) { if (M <= 6) SI_Q4K_MULTI6(6, SI_Q4K_OROWS); else SI_Q4K_MULTI6(8, SI_Q4K_OROWS); }
    else if (!wide) { if (M <= 6) SI_Q4K_MULTI(6, SI_Q4K_OROWS); else SI_Q4K_MULTI(8, SI_Q4K_OROWS); }
    else if (M <= 16) SI_Q4K_MULTI(16, 1);
    else              SI_Q4K_MULTI(32, 1);
#undef SI_Q4K_MULTI
#undef SI_Q4K_MULTI6
    return true;
}
bool launch_mmvq_q6k_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    // 26 (6656) is Muse Glimmer's hidden size. A Q4_K_M file gives half its layers a Q6_K
    // attn_v, so without this width every one of those layers refuses the multi-row path -- and
    // refuses it SILENTLY, since a false here is indistinguishable at the call site from "this
    // weight type is not implemented". Same reason 20/24 were added to the Q4_K launcher above.
    if (M < 1 || M > 8 || N < 1 || (K != 2048 && K != 4096 && K != 6656)) return false;
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
    #define SI_Q6K_ROWS_DISPATCH(KB) \
        do { \
            if (M <= 6) si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, KB, 6><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N); \
            else        si_mmvq_q6k_rows_exact_kernel<__nv_bfloat16, KB, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, M, N); \
        } while (0)
    if      (K == 2048) SI_Q6K_ROWS_DISPATCH(8);
    else if (K == 4096) SI_Q6K_ROWS_DISPATCH(16);
    else                SI_Q6K_ROWS_DISPATCH(26);
    #undef SI_Q6K_ROWS_DISPATCH
    return true;
}
bool launch_mmvq_q80_rows(const void* q81, const void* W, void* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || M > 8 || N < 1 || (K != 512 && K != 2048 && K != 4096)) return false;
    // The 6-row instantiations already exist (and the Q4_K launcher below picks them); this one
    // always asked for the 8-row body, so a 6-row block ran two predicated rows of tmp[]/partial[]
    // and the reduction over them for nothing.
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    auto* out = reinterpret_cast<__nv_bfloat16*>(y);
#define SI_Q80_ROWS(NSUP) do {                                                      \
        if (M <= 6) si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, NSUP, 6>           \
                        <<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);                \
        else        si_mmvq_q80_rows_exact_kernel<__nv_bfloat16, NSUP, 8>           \
                        <<<N, 4 * 32, 0, stream>>>(q, w, out, M, N);                \
    } while (0)
    if (K == 512)       SI_Q80_ROWS(16);
    else if (K == 2048) SI_Q80_ROWS(64);
    else                SI_Q80_ROWS(128);
#undef SI_Q80_ROWS
    return true;
}
bool launch_mmvq_rows(int qtype, const void* q81, const void* W, void* y,
                      int M, int N, int K, cudaStream_t stream, int mma_min_rows) {
    // Every rows kernel below carries exact, compile-time-bounded row bodies only to M=8, so a
    // wider batch used to be refused outright -- and a refusal here declines the WHOLE packed
    // forward, which then decodes its rows one at a time and re-reads every weight once per row.
    // Chunk instead, exactly as launch_mmvq_rows_f32 already does: MMAX bounds the scratch and
    // the number of predicated row bodies, not the per-row dot or its reduction order, so a row
    // computes the same bits whichever chunk carries it.
    // A wide batch goes to the tensor cores instead of being chunked: chunking still re-reads the
    // weights once per chunk and still pays the per-row dot, while the mma kernel reads them once
    // for the whole batch. It loses at narrow widths, so 24 is a floor and not a preference.
    // SPARKINFER_MMVQ_MMA=0 keeps every width on the chunked MMVQ.
    static int mmvq_mma = -1;
    if (mmvq_mma < 0) { const char* e = getenv("SPARKINFER_MMVQ_MMA"); mmvq_mma = (e && e[0] == '0') ? 0 : 1; }
    // N is the block count: at N=32 per block, k and v (N=256 on this checkpoint) would launch
    // eight blocks onto 170 SMs and the per-launch cost swamps the saved weight reads. Only the
    // wide projections -- q and the attention output -- have enough work to fill the device.
    // 1024, not 2048: a 1024-row projection is 32 blocks, and with the K split below that is 256 --
    // enough to fill the device at packed widths. Qwen3.8's compressed-tensors checkpoint loads its
    // attention k and v (4 kv heads x 256) as Q4_K, and at 16-32 rows they were paying 4-8 chunked
    // MMVQ launches each per layer: measured on the continuous-batch step, c16 782.6 -> 804.6 and
    // c32 1112.2 -> 1150.7 tok/s. The 256-row k/v the note above describes stays below the floor.
    static int mmvq_mma_minn = -1;
    if (mmvq_mma_minn < 0) {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_MINN");
        mmvq_mma_minn = e ? atoi(e) : 1024;
    }
    // Eight rows, because the floor is about weight traffic rather than arithmetic: the chunked
    // MMVQ below reads the weights once per eight rows, so at or under eight it already reads them
    // as few times as the mma arm, which still pads M to the sixteen rows of an m16n8k32 tile.
    // A caller that has measured its own crossover passes mma_min_rows; the env knob still wins.
    static int mmvq_mma_minm_env = -2;
    if (mmvq_mma_minm_env == -2) {
        const char* e = getenv("SPARKINFER_MMVQ_MMA_MINM");
        mmvq_mma_minm_env = e ? atoi(e) : -1;
    }
    const int mmvq_mma_minm = mmvq_mma_minm_env >= 0 ? mmvq_mma_minm_env
                            : (mma_min_rows > 0 ? mma_min_rows : 8);
    if (mmvq_mma && M >= mmvq_mma_minm && qtype == 12 && N >= mmvq_mma_minn) {
        if (launch_mmvq_q4k_mma_rows(q81, W, y, M, N, K, stream)) return true;
        // A batch whose M*N outgrows the split-K accumulator slot (see SI_AM_NACC) used to
        // drop all the way to the eight-row MMVQ chunks below -- four launches per layer for a 12288-
        // row q|gate at 32 rows. Chunk at the widest width that still fits instead; each chunk is
        // the same tensor-core kernel over its own rows. SPARKINFER_MMVQ_MMA_CHUNK=0 restores the
        // eight-row fallback.
        static const bool mma_chunk = [] {
            const char* e = getenv("SPARKINFER_MMVQ_MMA_CHUNK");
            return !(e && e[0] == '0');
        }();
        const int mc = (int)(si_am_cap() / (size_t)N) & ~7;
        if (mma_chunk && (size_t)M * (size_t)N > si_am_cap() &&
            mc >= mmvq_mma_minm && mc < M && !(K & 255) && !(N % SI_AM_BN)) {
            for (int r0 = 0; r0 < M; r0 += mc) {
                const int m = (M - r0) < mc ? (M - r0) : mc;
                if (!launch_mmvq_rows(qtype,
                                      reinterpret_cast<const si_block_q8_1*>(q81)
                                          + (size_t)r0 * (size_t)(K >> 5),
                                      W, reinterpret_cast<__nv_bfloat16*>(y) + (size_t)r0 * N,
                                      m, N, K, stream, mma_min_rows)) return false;
            }
            return true;
        }
    }
    if (M > 8) {
        for (int r0 = 0; r0 < M; r0 += 8) {
            const int m = (M - r0) < 8 ? (M - r0) : 8;
            if (!launch_mmvq_rows(qtype,
                                  reinterpret_cast<const si_block_q8_1*>(q81)
                                      + (size_t)r0 * (size_t)(K >> 5),
                                  W, reinterpret_cast<__nv_bfloat16*>(y) + (size_t)r0 * N,
                                  m, N, K, stream, mma_min_rows)) return false;
        }
        return true;
    }
    if (qtype == 12) return launch_mmvq_q4k_rows(q81, W, y, M, N, K, stream);
    if (qtype == 14) return launch_mmvq_q6k_rows(q81, W, y, M, N, K, stream);
    if (qtype == 8)  return launch_mmvq_q80_rows(q81, W, y, M, N, K, stream);
    return false;
}
bool launch_mmvq_rows_f32(int qtype, const void* q81, const void* W, float* y,
                          int M, int N, int K, cudaStream_t stream) {
    if (M < 1 || N < 1) return false;
    if (M > 8) {   // chunk: see launch_gemv_nvfp4_rows_dp4a. q81 rows are (K>>5) blocks apart.
        for (int r0 = 0; r0 < M; r0 += 8) {
            const int m = (M - r0) < 8 ? (M - r0) : 8;
            if (!launch_mmvq_rows_f32(qtype,
                                      reinterpret_cast<const si_block_q8_1*>(q81)
                                          + (size_t)r0 * (size_t)(K >> 5),
                                      W, y + (size_t)r0 * N, m, N, K, stream)) return false;
        }
        return true;
    }
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const auto* w = reinterpret_cast<const unsigned char*>(W);
    // Same instantiated-width limit as launch_mmvq_q4k_rows above, and the same consequence:
    // this is the LM-head path, so K=5120 (Qwen3.8's hidden) refused here made the verify decline
    // AFTER every layer had already succeeded -- "unsupported LM head type=12 H=5120".
    if (qtype == 12 && (K == 2048 || K == 4096 || K == 5120 || K == 6144 || K == 6656)) {
        const int grid = (N + SI_Q4K_OROWS - 1) / SI_Q4K_OROWS;
        // The verify's LM head is the one call here that runs at a width the planner chooses, so it
        // is the one that pays for a loose MMAX. SPARKINFER_Q4K_OROWS pins the weight-rows-per-CTA
        // for an A/B out of one binary; 0 keeps the compiled default.
        static const int orows_env = []{ const char* e = getenv("SPARKINFER_Q4K_OROWS");
                                         int v = e ? atoi(e) : 0; return (v == 2 || v == 4) ? v : 0; }();
        if (K == 5120 && M <= 4) {
            const int orows = orows_env ? orows_env : 2;
            const int g = (N + orows - 1) / orows;
            if (orows == 4) si_mmvq_q4k_rows_exact_kernel<float, 20, 4, 4, 1><<<g, 4 * 32, 0, stream>>>(q, w, y, M, N);
            else            si_mmvq_q4k_rows_exact_kernel<float, 20, 4, 2, 1><<<g, 4 * 32, 0, stream>>>(q, w, y, M, N);
            return true;
        }
        if (K == 5120 && M <= 6 && orows_env == 4) {
            si_mmvq_q4k_rows_exact_kernel<float, 20, 6, 4, 1><<<(N + 3) / 4, 4 * 32, 0, stream>>>(q, w, y, M, N);
            return true;
        }
        // Muse Glimmer's LM head at the narrow packed widths: same reasoning as the Qwen3.8 4-wide
        // head above -- a 101024-row head on the 6-wide body pays the empty rows 50512 times.
        if (K == 6656 && M >= 2 && M <= 5 && orows_env == 0 && muse_rows_exact_on()) {
            switch (M) {
                case 2: si_mmvq_q4k_rows_exact_kernel<float, 26, 2, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); break;
                case 3: si_mmvq_q4k_rows_exact_kernel<float, 26, 3, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); break;
                case 4: si_mmvq_q4k_rows_exact_kernel<float, 26, 4, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); break;
                default: si_mmvq_q4k_rows_exact_kernel<float, 26, 5, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); break;
            }
            return true;
        }
        #define SI_Q4K_ROWS_F32_DISPATCH(KB) \
            do { \
                if (M <= 6) si_mmvq_q4k_rows_exact_kernel<float, KB, 6, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); \
                else        si_mmvq_q4k_rows_exact_kernel<float, KB, 8, SI_Q4K_OROWS, 1><<<grid, 4 * 32, 0, stream>>>(q, w, y, M, N); \
            } while (0)
        if      (K == 2048) SI_Q4K_ROWS_F32_DISPATCH(8);
        else if (K == 4096) SI_Q4K_ROWS_F32_DISPATCH(16);
        else if (K == 5120) SI_Q4K_ROWS_F32_DISPATCH(20);
        else if (K == 6144) SI_Q4K_ROWS_F32_DISPATCH(24);
        else                SI_Q4K_ROWS_F32_DISPATCH(26);   // 6656: Muse Glimmer's LM head
        #undef SI_Q4K_ROWS_F32_DISPATCH
        return true;
    }
    if (qtype == 14 && (K == 2048 || K == 4096)) {
        if (K == 2048)
            si_mmvq_q6k_rows_exact_kernel<float, 8, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else
            si_mmvq_q6k_rows_exact_kernel<float, 16, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        return true;
    }
    if (qtype == 8 && (K == 512 || K == 2048 || K == 4096)) {
        if (K == 512)
            si_mmvq_q80_rows_exact_kernel<float, 16, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else if (K == 2048)
            si_mmvq_q80_rows_exact_kernel<float, 64, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        else
            si_mmvq_q80_rows_exact_kernel<float, 128, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, M, N);
        return true;
    }
    return false;
}
void launch_mmvq_q80(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048)      si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 64><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 128><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 5120) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 160><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 6144) si_mmvq_q80_kfixed_kernel<__nv_bfloat16, 192><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q80_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}
void launch_mmvq_q80_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q80_kfixed_kernel<float, 64><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q80_kfixed_kernel<float, 128><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q80_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
void launch_mmvq_q6k(const void* q81, const void* W, void* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    __nv_bfloat16* out = reinterpret_cast<__nv_bfloat16*>(y);
    if (K == 2048)      si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 8><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else if (K == 4096) si_mmvq_q6k_kfixed_kernel<__nv_bfloat16, 16><<<N, 4 * 32, 0, stream>>>(q, w, out, N);
    else                si_mmvq_q6k_kernel<__nv_bfloat16><<<N, 4 * 32, 0, stream>>>(q, w, out, N, K);
}
void launch_mmvq_q6k_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    const unsigned char* w = reinterpret_cast<const unsigned char*>(W);
    if (K == 2048)      si_mmvq_q6k_kfixed_kernel<float, 8><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else if (K == 4096) si_mmvq_q6k_kfixed_kernel<float, 16><<<N, 4 * 32, 0, stream>>>(q, w, y, N);
    else                si_mmvq_q6k_kernel<float><<<N, 4 * 32, 0, stream>>>(q, w, y, N, K);
}
// M activation rows against one shared Q6_K weight. q81 is M contiguous llama_q8_1_bytes(K)
// activation rows; y is [M, N] fp32. Returns false when the shape is unsupported (caller loops).
bool launch_gemv_q4k_dp4a_multirow_f32(const void* q81, const void* W, float* y,
                                       int N, int K, int M, cudaStream_t stream) {
    // NSUPER is K/256, the super-block count the kernel strides the weight by. It was
    // instantiated for K=2048 alone, so every draft whose hidden size is not 2048 -- Qwen3.8-27B's
    // DSpark draft is H=5120 -- silently declined here and fell back to the per-row LM-head loop
    // in dflash_draft.cpp, which walks the whole 248k-row head once PER ROW. Same omission, and
    // the same fix, as the K=5120/6144 instantiations launch_mmvq_q4k_rows already carries.
    if (M < 1 || M > 16) return false;
    const int nsuper = (K == 2048) ? 8 : (K == 5120) ? 20 : (K == 6144) ? 24 : 0;
    if (!nsuper) return false;
    static const int cap = []{
        if (const char* e = getenv("SPARKINFER_DFLASH_HEAD_CTAS")) return atoi(e);
        int sm = 0, dev = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&sm, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return 0;
    }();
    int nblk = (N + 15) / 16;
    if (cap > 0 && nblk > cap) nblk = cap;
    dim3 grid(nblk);
    auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    auto* w = reinterpret_cast<const unsigned char*>(W);
    // One exact MFIXED per row count the proposal ladder can actually ask for, not just the two
    // it used to ask for. MMAX sizes acc[MMAX] and bounds the row loop, so the fallback form runs
    // SIXTEEN predicated rows to do five and carries 56 registers against 39-40 for the exact
    // ones -- 2 CTAs of 16 warps against 3, i.e. 66% occupancy against 100%. Measured on the
    // draft head (V=248320, K=5120): 838.6 us at M=5 on the fallback against 457.1 us at M=3 on
    // the exact form. That gap was the largest single term in the cost of drafting a wider block,
    // and it is why depth 6 (exact) was cheaper than depth 5 (fallback) despite proposing more.
    // A/B switch: 0 restores the previous dispatch (exact only at M = 3 and 6).
    static const bool mfixed_all = []{ const char* e = getenv("SPARKINFER_DFLASH_HEAD_MFIXED");
                                       return !(e && e[0] == '0'); }();
    #define SI_MR_BY_M(NS) \
        do { \
            if (!mfixed_all) { \
                if (M == 3)      si_mmvq_q4k_multirow_kernel<float, 16, NS, 3, 3><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); \
                else if (M == 6) si_mmvq_q4k_multirow_kernel<float, 16, NS, 6, 6><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); \
                else             si_mmvq_q4k_multirow_kernel<float, 16, NS, 16><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); \
            } else switch (M) { \
                case 1: si_mmvq_q4k_multirow_kernel<float, 16, NS, 1, 1><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 2: si_mmvq_q4k_multirow_kernel<float, 16, NS, 2, 2><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 3: si_mmvq_q4k_multirow_kernel<float, 16, NS, 3, 3><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 4: si_mmvq_q4k_multirow_kernel<float, 16, NS, 4, 4><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 5: si_mmvq_q4k_multirow_kernel<float, 16, NS, 5, 5><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 6: si_mmvq_q4k_multirow_kernel<float, 16, NS, 6, 6><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 7: si_mmvq_q4k_multirow_kernel<float, 16, NS, 7, 7><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                case 8: si_mmvq_q4k_multirow_kernel<float, 16, NS, 8, 8><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
                default: si_mmvq_q4k_multirow_kernel<float, 16, NS, 16><<<grid, 16 * 32, 0, stream>>>(q, w, y, N, M); break; \
            } \
        } while (0)
    if (nsuper == 8)       SI_MR_BY_M(8);
    else if (nsuper == 20) SI_MR_BY_M(20);
    else                   SI_MR_BY_M(24);
    #undef SI_MR_BY_M
    return true;
}

bool launch_gemv_i8_q81_multirow_f32(const void* q81, const signed char* W,
                                     const float* sw, float* y,
                                     int N, int K, int M, cudaStream_t stream) {
    if (!q81 || !W || !sw || !y || K != 2048 || M < 1 || M > 8) return false;
    dim3 grid((N + 15) / 16);
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (M == 3) gemv_i8_q81_multirow_kernel<3><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 4) gemv_i8_q81_multirow_kernel<4><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 5) gemv_i8_q81_multirow_kernel<5><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 6) gemv_i8_q81_multirow_kernel<6><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 7) gemv_i8_q81_multirow_kernel<7><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 8) gemv_i8_q81_multirow_kernel<8><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else return false;
    return true;
}

void launch_pack_i8_rows_i4(const signed char* W_i8, const float* scale_i8,
                            unsigned char* W_i4, float* scale_i4,
                            int rows, int K, cudaStream_t stream) {
    pack_i8_rows_i4_kernel<<<rows, 256, 0, stream>>>(
        W_i8, scale_i8, W_i4, scale_i4, rows, K);
}

bool launch_gemv_i4_q81_multirow_f32(const void* q81, const unsigned char* W,
                                     const float* sw, float* y,
                                     int N, int K, int M, cudaStream_t stream) {
    // M up to 8: the draft scores kProposalDepth rows, and depth 7 -- the widest window
    // dflash_verify_short_run accepts -- needs 7. Without those instantiations this returned false
    // and the caller fell back to a per-token full-vocab GEMV loop over the whole block_size=16,
    // which measured 3.80 ms against this kernel's 0.20.
    if (!q81 || !W || !sw || !y || K != 2048 || M < 3 || M > 8) return false;
    dim3 grid((N + 15) / 16);
    const auto* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (M == 3) gemv_i4_q81_multirow_kernel<3><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 4) gemv_i4_q81_multirow_kernel<4><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 5) gemv_i4_q81_multirow_kernel<5><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 6) gemv_i4_q81_multirow_kernel<6><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else if (M == 7) gemv_i4_q81_multirow_kernel<7><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    else gemv_i4_q81_multirow_kernel<8><<<grid, 16 * 32, 0, stream>>>(q, W, sw, y, N, K);
    return true;
}

bool launch_gemv_q6k_dp4a_multirow_f32(const void* q81, const void* W, float* y,
                                       int N, int K, int M, cudaStream_t stream) {
    if (K != 2048 || M < 1 || M > 16) return false;   // draft head shape (H=2048, B<=16)
    // Cap the grid so the draft head leaves SM slots for the target verify forward it runs
    // concurrently with (the kernel grid-strides, so a capped grid still covers every row).
    // Default: half the SMs. The kernel grid-strides, so a capped grid still covers every row —
    // it just stops the draft head from occupying the whole GPU while a target verify forward
    // runs concurrently on another stream. Measured peak on an RTX 5090 (170 SMs) is exactly
    // SM/2 = 85; both wider (170/340/full) and narrower (56/40/28) are worse.
    static const int cap = []{
        if (const char* e = getenv("SPARKINFER_DFLASH_HEAD_CTAS")) return atoi(e);
        int sm = 0, dev = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&sm, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return sm > 1 ? sm / 2 : 0;
    }();
    int nblk = (N + 15) / 16;
    if (cap > 0 && nblk > cap) nblk = cap;
    dim3 grid(nblk);
    if (M == 3) {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 3, 3><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    } else if (M == 15) {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 16, 15><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    } else {
        gemv_q6k_dp4a_multirow_kernel<float, 16, 8, 16><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, M);
    }
    return true;
}

void launch_gemv_q6k_dp4a_f32(const void* q81, const void* W, float* y, int N, int K, cudaStream_t stream) {
    static int wpb = -1;
    if (wpb < 0) {
        const char* e = getenv("SPARKINFER_Q6K_WPB");
        wpb = e ? atoi(e) : 16;
        if (!(wpb == 8 || wpb == 16 || wpb == 32)) wpb = 16;
    }
    if (K == 2048 && wpb == 16) {
        dim3 grid((N + 15) / 16);
        gemv_q6k_dp4a_kfixed_kernel<float, 16, 8><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N);
    } else if (K == 2048 && wpb == 8) {
        dim3 grid((N + 7) / 8);
        gemv_q6k_dp4a_kfixed_kernel<float, 8, 8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N);
    } else if (wpb == 32) {
        dim3 grid((N + 31) / 32);
        gemv_q6k_dp4a_kernel<float, 32><<<grid, 32 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else if (wpb == 16) {
        dim3 grid((N + 15) / 16);
        gemv_q6k_dp4a_kernel<float, 16><<<grid, 16 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    } else {
        dim3 grid((N + 7) / 8);
        gemv_q6k_dp4a_kernel<float, 8><<<grid, 8 * 32, 0, stream>>>(
            reinterpret_cast<const si_block_q8_1*>(q81), reinterpret_cast<const unsigned char*>(W), y, N, K);
    }
}
void launch_gdn_quad_mmvq_q4k(const void* q81,
    const void* W0, const void* W1, const void* W2, const void* W3,
    void* y0, void* y1, void* y2, void* y3,
    int N0, int N1, int N2, int N3, int K, cudaStream_t stream) {
    const int total = N0 + N1 + N2 + N3;
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (K == 2048)
        si_gdn_quad_mmvq_q4k_kernel<__nv_bfloat16, 8><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(W0), reinterpret_cast<const unsigned char*>(W1),
            reinterpret_cast<const unsigned char*>(W2), reinterpret_cast<const unsigned char*>(W3),
            reinterpret_cast<__nv_bfloat16*>(y0), reinterpret_cast<__nv_bfloat16*>(y1),
            reinterpret_cast<__nv_bfloat16*>(y2), reinterpret_cast<__nv_bfloat16*>(y3),
            N0, N1, N2, N3);
    else {
        launch_mmvq_q4k(q81, W0, y0, N0, K, stream);
        launch_mmvq_q4k(q81, W1, y1, N1, K, stream);
        launch_mmvq_q4k(q81, W2, y2, N2, K, stream);
        launch_mmvq_q4k(q81, W3, y3, N3, K, stream);
    }
}
void launch_attn_qkv_mmvq_q4k(const void* q81,
    const void* Wq, const void* Wk, const void* Wv,
    void* yq, void* yk, void* yv,
    int Nq, int Nk, int Nv, int K, cudaStream_t stream) {
    const int total = Nq + Nk + Nv;
    const si_block_q8_1* q = reinterpret_cast<const si_block_q8_1*>(q81);
    if (K == 2048)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 8><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else if (K == 4096)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 16><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else if (K == 5120)
        si_attn_qkv_mmvq_q4k_kernel<__nv_bfloat16, 20><<<total, 4 * 32, 0, stream>>>(
            q, reinterpret_cast<const unsigned char*>(Wq), reinterpret_cast<const unsigned char*>(Wk),
            reinterpret_cast<const unsigned char*>(Wv),
            reinterpret_cast<__nv_bfloat16*>(yq), reinterpret_cast<__nv_bfloat16*>(yk),
            reinterpret_cast<__nv_bfloat16*>(yv), Nq, Nk, Nv);
    else {
        launch_mmvq_q4k(q81, Wq, yq, Nq, K, stream);
        launch_mmvq_q4k(q81, Wk, yk, Nk, K, stream);
        launch_mmvq_q4k(q81, Wv, yv, Nv, K, stream);
    }
}
#endif

} // namespace kernels
} // namespace sparkinfer
