{"vcs1":{"timestamp_begin":1700138691.426691854, "rt":8.87, "ut":7.88, "st":0.51}}
{"vcselab":{"timestamp_begin":1700138700.353883944, "rt":1.14, "ut":0.35, "st":0.16}}
{"link":{"timestamp_begin":1700138701.563612856, "rt":0.39, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700138690.974428150}
{"VCS_COMP_START_TIME": 1700138690.974428150}
{"VCS_COMP_END_TIME": 1700138710.363786078}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369540}}
{"stitch_vcselab": {"peak_mem": 240000}}
