

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Thu Apr 17 13:41:47 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    462|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|    759|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln148_10_fu_557_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_11_fu_572_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_12_fu_582_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_13_fu_598_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_14_fu_608_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_1_fu_462_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln148_2_fu_472_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln148_3_fu_482_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_4_fu_492_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_5_fu_502_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_6_fu_512_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_7_fu_522_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_8_fu_532_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_9_fu_547_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_fu_452_p2     |         +|   0|  0|  15|           8|           1|
    |grp_fu_398_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_404_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_410_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_416_p2           |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_11_fu_567_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_13_fu_592_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_15_fu_618_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_9_fu_542_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_fu_446_p2     |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 297|         192|         121|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  87|         18|    1|         18|
    |expandedKey_address0  |  81|         17|    8|        136|
    |reg_378               |   9|          2|    8|         16|
    |reg_383               |   9|          2|    8|         16|
    |reg_388               |   9|          2|    8|         16|
    |reg_393               |   9|          2|    8|         16|
    |state_address0        |  81|         17|    4|         68|
    |state_address1        |  81|         17|    4|         68|
    |state_d0              |  48|          9|    8|         72|
    |state_d1              |  48|          9|    8|         72|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 462|         95|   65|        498|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  17|   0|   17|          0|
    |reg_378                |   8|   0|    8|          0|
    |reg_383                |   8|   0|    8|          0|
    |reg_388                |   8|   0|    8|          0|
    |reg_393                |   8|   0|    8|          0|
    |reg_423                |   8|   0|    8|          0|
    |reg_429                |   8|   0|    8|          0|
    |reg_435                |   8|   0|    8|          0|
    |roundKey_read_reg_624  |   8|   0|    8|          0|
    |state_load_91_reg_738  |   8|   0|    8|          0|
    |state_load_93_reg_758  |   8|   0|    8|          0|
    |state_load_95_reg_783  |   8|   0|    8|          0|
    |state_load_97_reg_810  |   8|   0|    8|          0|
    |xor_ln148_11_reg_835   |   8|   0|    8|          0|
    |xor_ln148_2_reg_693    |   8|   0|    8|          0|
    |xor_ln148_4_reg_728    |   8|   0|    8|          0|
    |xor_ln148_6_reg_773    |   8|   0|    8|          0|
    |xor_ln148_7_reg_800    |   8|   0|    8|          0|
    |xor_ln148_9_reg_820    |   8|   0|    8|          0|
    |xor_ln148_reg_658      |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 169|   0|  169|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|state_address0        |  out|    4|   ap_memory|         state|         array|
|state_ce0             |  out|    1|   ap_memory|         state|         array|
|state_we0             |  out|    1|   ap_memory|         state|         array|
|state_d0              |  out|    8|   ap_memory|         state|         array|
|state_q0              |   in|    8|   ap_memory|         state|         array|
|state_address1        |  out|    4|   ap_memory|         state|         array|
|state_ce1             |  out|    1|   ap_memory|         state|         array|
|state_we1             |  out|    1|   ap_memory|         state|         array|
|state_d1              |  out|    8|   ap_memory|         state|         array|
|state_q1              |   in|    8|   ap_memory|         state|         array|
|expandedKey_address0  |  out|    8|   ap_memory|   expandedKey|         array|
|expandedKey_ce0       |  out|    1|   ap_memory|   expandedKey|         array|
|expandedKey_q0        |   in|    8|   ap_memory|   expandedKey|         array|
|roundKey              |   in|    8|     ap_none|      roundKey|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

