m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation
vUART
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1651157544
!i10b 1
!s100 PW4hgH_9PG<<[LVbHhIaA2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9@`;AcKY2>Gkj3H8Uf@g82
S1
Z2 dC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Simulation
w1651157540
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
!i122 24
L0 19 150
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
!s108 1651157544.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s90 -reportprogress|300|-work|work|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tSvlog 1 CvgOpt 0
n@u@a@r@t
vUART_TB
R0
!s110 1651140638
!i10b 1
!s100 bLi:mVOJd275WABTKX0i82
R1
I0eAmZY`9imAI]O7]@bnUb3
S1
R2
w1651068099
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_TB.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_TB.v
!i122 8
L0 2 110
R3
R4
r1
!s85 0
31
!s108 1651140638.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_TB.v|
!s90 -reportprogress|300|-work|work|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_TB.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@t@b
