#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 29 17:31:19 2024
# Process ID: 13796
# Current directory: D:/vivado/RISCVprocessor/riscVprocessorPipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9576 D:\vivado\RISCVprocessor\riscVprocessorPipeline\riscVprocessor.xpr
# Log file: D:/vivado/RISCVprocessor/riscVprocessorPipeline/vivado.log
# Journal file: D:/vivado/RISCVprocessor/riscVprocessorPipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/RISCVprocessor/riscVprocessorPipeline/riscVprocessor.xpr
update_compile_order -fileset sources_1
close [ open D:/vivado/RISCVprocessor/riscVprocessorPipeline/riscVprocessor.srcs/sources_1/new/instFlush.v w ]
add_files D:/vivado/RISCVprocessor/riscVprocessorPipeline/riscVprocessor.srcs/sources_1/new/instFlush.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_processor.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg
set_property xsim.view D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg
source test_processor.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg
source test_processor.tcl
export_ip_user_files -of_objects  [get_files D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivado/RISCVprocessor/riscVprocessorPipeline/test_processor_behav.wcfg
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
launch_simulation
source test_processor.tcl
close_sim
