;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	MOV @127, 600
	MOV @127, 600
	SUB 7, <-426
	MOV @127, 600
	MOV @127, 600
	SPL 0, <-2
	SUB 7, <-426
	MOV @127, 600
	SLT 130, 9
	SUB 7, <-426
	SUB @121, 103
	SUB @-128, @100
	SUB 7, <-426
	DAT #12, <19
	MOV @127, 600
	ADD 130, 9
	DAT #12, <19
	ADD @13, 0
	ADD @13, 0
	JMN -7, @-20
	CMP @137, 100
	SPL 0, <-2
	ADD 3, @20
	SPL 0, <-2
	ADD 3, @20
	SUB @13, 0
	SUB @127, 106
	SUB @127, 106
	SUB @0, @2
	ADD 3, @20
	SUB @127, 106
	SUB @127, 106
	ADD 3, @20
	ADD 3, @20
	ADD 3, @20
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	MOV -1, <-20
