{"Source Block": ["oh/elink/hdl/etx_arbiter.v@77:88@HdlStmAssign", "   wire [PW-1:0]   etx_mux;\n\n   //#########################################################################\n   //# Insert special control mode in packet (UGLY)\n   //#########################################################################\n   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txrd_packet[6:3];\n     \n   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txwr_packet[6:3];\n\n   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@80:91", "   //# Insert special control mode in packet (UGLY)\n   //#########################################################################\n   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txrd_packet[6:3];\n     \n   assign txwr_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n\t\t\t\t                   txwr_packet[6:3];\n\n   assign txrd_splice_packet[PW-1:0] = {txrd_packet[PW-1:8],   \n\t\t\t\t\t1'b0,\n\t\t\t\t\ttxrd_ctrlmode[3:0], \n\t\t\t\t\ttxrd_packet[2:0]};\n"]], "Diff Content": {"Delete": [[82, "   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n"], [83, "\t\t\t\t                   txrd_packet[6:3];\n"]], "Add": []}}