git clone --depth 1 --no-tags https://github.com/tdaede/td68.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178981080
git clone --depth 1 --no-tags https://github.com/mhco0/Lista-Ihs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177187182
git clone --depth 1 --no-tags https://github.com/mera-desh-mahan/sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175894808
git clone --depth 1 --no-tags https://github.com/groggero95/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175064652
git clone --depth 1 --no-tags https://github.com/miistein/MP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175067598
git clone --depth 1 --no-tags https://github.com/rohan-av/FPGA-Voice-Scope-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175563837
git clone --depth 1 --no-tags https://github.com/jmpdevelopment/DigitalLaboratoryAssignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176910235
git clone --depth 1 --no-tags https://github.com/antonio-raian/TEC499-2019.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177293074
git clone --depth 1 --no-tags https://github.com/LargeSpark/DE1_SoC_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176590455
git clone --depth 1 --no-tags https://github.com/miladHakimi/VLSI_CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178132199
git clone --depth 1 --no-tags https://github.com/ayansky/HBlast_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178658905
git clone --depth 1 --no-tags https://github.com/darwinbeing/iRocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178347650
git clone --depth 1 --no-tags https://github.com/eric-lindau/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176866901
git clone --depth 1 --no-tags https://github.com/kamiyaowl/arty-chisel-brainfxxk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177449006
git clone --depth 1 --no-tags https://github.com/TEAM-PROCESSOR/Arquitectura-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174041315
git clone --depth 1 --no-tags https://github.com/kr239/tf328.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173516264
git clone --depth 1 --no-tags https://github.com/FlyGinger/MIPSfpga-on-SWORD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177736435
git clone --depth 1 --no-tags https://github.com/SSKUltra/MIPSMicroProgramControlUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174396149
git clone --depth 1 --no-tags https://github.com/vemshari27/MIPS-Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176769514
git clone --depth 1 --no-tags https://github.com/nawedume/SuperSpecialAwesomeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175521020
git clone --depth 1 --no-tags https://github.com/Inno97/EE2026_Audio_Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175562632
git clone --depth 1 --no-tags https://github.com/WraBHa/OV5640_HW_Subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179006025
git clone --depth 1 --no-tags https://github.com/Deoxyss/PRESENT_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179121712
git clone --depth 1 --no-tags https://github.com/go4rav/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175049216
git clone --depth 1 --no-tags https://github.com/Michael-Chunman-Lee/Memory-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175916303
git clone --depth 1 --no-tags https://github.com/vladrumyan/VGA-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173003307
git clone --depth 1 --no-tags https://github.com/bitgn/fpga-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174140816
git clone --depth 1 --no-tags https://github.com/yuchen97/FPGA_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173435535
git clone --depth 1 --no-tags https://github.com/acfulker/DCSDI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174404828
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104457
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104155
git clone --depth 1 --no-tags https://github.com/sjl1826/ElevatorSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175113317
git clone --depth 1 --no-tags https://github.com/eldougo/verilog_cylon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175359059
git clone --depth 1 --no-tags https://github.com/ptracton/picorv32_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175132042
git clone --depth 1 --no-tags https://github.com/BradAricW/137-SmallSequenceCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177837062
git clone --depth 1 --no-tags https://github.com/erickespinoza16/Laboratorio-3-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177871801
git clone --depth 1 --no-tags https://github.com/kisssko/arm_vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177600019
git clone --depth 1 --no-tags https://github.com/CChongQ/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178276858
git clone --depth 1 --no-tags https://github.com/4mbilal/FPGA_BirdsEyeView.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178458815
git clone --depth 1 --no-tags https://github.com/Amagicman/Verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178507083
git clone --depth 1 --no-tags https://github.com/Jefferson111/EE2026_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176050092
git clone --depth 1 --no-tags https://github.com/yihaoh/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176148013
git clone --depth 1 --no-tags https://github.com/gr64/ECE350Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177851101
git clone --depth 1 --no-tags https://github.com/marzelinger/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177852197
git clone --depth 1 --no-tags https://github.com/anna-liang/b58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175707663
git clone --depth 1 --no-tags https://github.com/ukjinlee66/Design-of-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175789343
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-rui2333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178614602
git clone --depth 1 --no-tags https://github.com/saberCheng/My_Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172824719
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173415482
git clone --depth 1 --no-tags https://github.com/TsiaprasTilemachos/Modules-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173471333
git clone --depth 1 --no-tags https://github.com/pradyuishere/8-bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173680365
git clone --depth 1 --no-tags https://github.com/RayWHL/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173755341
git clone --depth 1 --no-tags https://github.com/mahdifarhang/CAD_CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173908853
git clone --depth 1 --no-tags https://github.com/MrAndrewLuo/CSE371FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174011846
git clone --depth 1 --no-tags https://github.com/asic1123/rom-for-image-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173706521
git clone --depth 1 --no-tags https://github.com/jelly99709/DSP_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179089983
git clone --depth 1 --no-tags https://github.com/stanl1y/LED-fan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173462460
git clone --depth 1 --no-tags https://github.com/jcardoso13/Calculator-PS2-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175393019
git clone --depth 1 --no-tags https://github.com/BITCynthia/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175732563
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-kballecer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174865109
git clone --depth 1 --no-tags https://github.com/jaywonger/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175857514
git clone --depth 1 --no-tags https://github.com/SymRain/Verilog_Exe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174057246
git clone --depth 1 --no-tags https://github.com/michaelolivas/Single-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175685815
git clone --depth 1 --no-tags https://github.com/naths3/simple-11-bit-RISC-processor-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178917770
git clone --depth 1 --no-tags https://github.com/lyudmida/cups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178782937
git clone --depth 1 --no-tags https://github.com/mazsak/SW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178160312
git clone --depth 1 --no-tags https://github.com/matteozavatteri/zeta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179146773
git clone --depth 1 --no-tags https://github.com/misadrik/EE533Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172832025
git clone --depth 1 --no-tags https://github.com/vladrumyan/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172995952
git clone --depth 1 --no-tags https://github.com/camanoja/B58-Project-Enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173518368
git clone --depth 1 --no-tags https://github.com/green520tea/netv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173232030
git clone --depth 1 --no-tags https://github.com/prakhar-shukla-in/MIPS-microprogrammed-control-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174546493
git clone --depth 1 --no-tags https://github.com/helloworld1983/opencores-mac_layer_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174138495
git clone --depth 1 --no-tags https://github.com/davidqiu1993/D-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174643991
git clone --depth 1 --no-tags https://github.com/yiyuezhuo/clock-designing-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175015509
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104317
git clone --depth 1 --no-tags https://github.com/LINDBURG/slot_machine_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104856
git clone --depth 1 --no-tags https://github.com/sbriones97/MipsCommands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176787899
git clone --depth 1 --no-tags https://github.com/ckckck1373/EE2230_Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176625320
git clone --depth 1 --no-tags https://github.com/hizircanbayram/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175958895
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/PIR-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176072685
git clone --depth 1 --no-tags https://github.com/kandagatlasaikrishna6/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175476142
git clone --depth 1 --no-tags https://github.com/ebrahimAlhaddad/MD5-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177063592
git clone --depth 1 --no-tags https://github.com/ian27diaz/Practica2-ArquitecturaComputacional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176981139
git clone --depth 1 --no-tags https://github.com/eylaing/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179141661
git clone --depth 1 --no-tags https://github.com/AMMaze/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173138066
git clone --depth 1 --no-tags https://github.com/apollolo/TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173241069
git clone --depth 1 --no-tags https://github.com/Dewcly/CPU-design-based-on-MIPS-instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175224747
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104602
git clone --depth 1 --no-tags https://github.com/tcooper719/circuitLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104820
git clone --depth 1 --no-tags https://github.com/pimts/ledshift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174872023
git clone --depth 1 --no-tags https://github.com/wenyi999/fpga_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173762439
git clone --depth 1 --no-tags https://github.com/Zamir95/VeriLog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174455391
git clone --depth 1 --no-tags https://github.com/osamaadam/pimpMyQueue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173498939
git clone --depth 1 --no-tags https://github.com/lsllay/-20190304.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173697975
git clone --depth 1 --no-tags https://github.com/trash4299/Verilog-Sudoku-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173521223
git clone --depth 1 --no-tags https://github.com/efreneau/Verilog-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178482879
