
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035475                       # Number of seconds simulated
sim_ticks                                 35475026502                       # Number of ticks simulated
final_tick                               565039406439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288594                       # Simulator instruction rate (inst/s)
host_op_rate                                   373766                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3170803                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908036                       # Number of bytes of host memory used
host_seconds                                 11188.03                       # Real time elapsed on the host
sim_insts                                  3228795267                       # Number of instructions simulated
sim_ops                                    4181700084                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1762176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1803648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       647680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4218880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1233920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1233920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14091                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5060                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32960                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9640                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9640                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49673705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50842753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18257351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118925352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54123                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             151543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34782779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34782779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34782779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49673705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50842753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18257351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153708130                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85072007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30983978                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25412437                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013412                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13189349                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093432                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162034                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87254                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32012808                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170104752                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30983978                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255466                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36572785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10795326                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6557231                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15664635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807777                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83892054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47319269     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651010      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197095      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439439      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024301      3.60%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577691      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026185      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696979      3.21%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17960085     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83892054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364209                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999538                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33675345                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6141622                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34788972                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543329                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8742777                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077213                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6710                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201765761                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51066                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8742777                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35339868                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2629026                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       829203                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33636983                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2714189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194939573                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12656                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690792                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           39                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270699978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909022108                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909022108                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102440719                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34092                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18070                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7233040                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3237432                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183847438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34078                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147765033                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60925711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186194201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2034                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83892054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761371                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909367                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29697175     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17822169     21.24%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11986026     14.29%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7628590      9.09%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7540264      8.99%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436579      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382189      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744539      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654523      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83892054                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084413     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203787     13.16%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260043     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121563779     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014301      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740975     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8429956      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147765033                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736941                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548283                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381249821                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244808282                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143618515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149313316                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263222                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031962                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1083                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281023                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8742777                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1875318                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161870                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183881516                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244091                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022696                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18056                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1083                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145185628                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797665                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579401                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988330                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585565                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8190665                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706620                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143765581                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143618515                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93700431                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261661056                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688199                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358098                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61462717                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038898                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75149277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29843012     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448072     27.21%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372311     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293824      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685939      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814251      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996529      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009143      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686196      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75149277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686196                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255347718                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376520300                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1179953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850720                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850720                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175475                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175475                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655531030                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196995507                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189225954                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85072007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31049585                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27152665                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963732                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15589148                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14940355                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2230582                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62229                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36612618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172829153                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31049585                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17170937                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35578438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9641685                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4104498                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18049029                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83962340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48383902     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759590      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3228414      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3026639      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4990679      5.94%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5184611      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227622      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921864      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15239019     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83962340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364980                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031563                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37767130                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3967206                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34429420                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137471                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7661112                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3370924                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5657                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193312341                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7661112                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39352067                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1332180                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       455993                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32966667                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2194320                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188229263                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751975                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       882027                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249837594                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856759317                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856759317                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162796116                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87041388                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22170                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10843                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5883615                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28996220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6293793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103963                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2175352                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178180998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150437055                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199152                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53324300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146544216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83962340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791721                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28933849     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15675139     18.67%     53.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13735689     16.36%     69.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8378969      9.98%     79.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8770169     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5176002      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2271640      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       603959      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416924      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83962340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591217     66.40%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189271     21.26%     87.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109886     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117976785     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184050      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10827      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25924691     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5340702      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150437055                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768350                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890374                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385925974                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231527451                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145552613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151327429                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367787                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8252562                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          485                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539277                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7661112                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         702529                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62608                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178202671                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28996220                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6293793                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10843                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          485                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202368                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147643140                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24923382                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793913                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30134925                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22320296                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5211543                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735508                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145714111                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145552613                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89429368                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218161407                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710934                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409923                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109401526                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124254281                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53949051                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968935                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76301228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34979017     45.84%     45.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16214733     21.25%     67.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9074941     11.89%     78.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3069515      4.02%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2946380      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1230824      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3295039      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954985      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4535794      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76301228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109401526                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124254281                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25498161                       # Number of memory references committed
system.switch_cpus1.commit.loads             20743649                       # Number of loads committed
system.switch_cpus1.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19460121                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108460083                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677616                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4535794                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249968766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364074341                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1109667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109401526                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124254281                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109401526                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777613                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777613                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285987                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285987                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683057585                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190738093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199349472                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85072007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32046123                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26146809                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2139429                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13598490                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12627048                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3317002                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94081                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33211744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174098332                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32046123                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15944050                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37741841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11158958                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4808014                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16172926                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84763460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47021619     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3100622      3.66%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4626238      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3221093      3.80%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2246765      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2195207      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1335887      1.58%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2843073      3.35%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18172956     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84763460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376694                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046482                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34151234                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5042234                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36041761                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       526657                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9001568                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5396610                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208536422                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9001568                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36063201                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         508869                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1767865                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34617571                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2804381                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202351017                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1169681                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283860040                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    941929714                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    941929714                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174771854                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109088159                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36416                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17425                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8320944                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18552151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9495523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113783                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3143135                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188582464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150666463                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299608                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62844965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192304686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84763460                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915492                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30194880     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16884297     19.92%     55.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12456765     14.70%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8157858      9.62%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8163033      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3948781      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3504517      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654709      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798620      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84763460                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         821455     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162775     14.13%     85.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167916     14.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126041009     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902520      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17361      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14807785      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7897788      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150666463                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771046                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1152146                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387548140                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251462600                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146499864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151818609                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       473161                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7195723                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2273897                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9001568                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267727                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49630                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188617251                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       651203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18552151                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9495523                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17423                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1303683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1163633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2467316                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147897964                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13838033                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2768499                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21547737                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21017606                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7709704                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738503                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146562490                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146499864                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94927740                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269708921                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722069                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351964                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101616949                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125257181                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63360250                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2156571                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75761892                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653301                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28882231     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21738445     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8210078     10.84%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4599339      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3906650      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1747680      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1673096      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1137997      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3866376      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75761892                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101616949                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125257181                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18578054                       # Number of memory references committed
system.switch_cpus2.commit.loads             11356428                       # Number of loads committed
system.switch_cpus2.commit.membars              17362                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18173411                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112763744                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2590665                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3866376                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260512947                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386242127                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 308547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101616949                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125257181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101616949                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837183                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837183                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194482                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194482                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664243091                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203818793                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191650065                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34724                       # number of misc regfile writes
system.l2.replacements                          32960                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1036267                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65728                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.765990                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           695.618689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.345395                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6431.527517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.425669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6399.146872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.359117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2277.137022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7391.271702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6284.779971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3258.388045                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000194                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.196275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.195286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.069493                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.225564                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.191796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.099438                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81579                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39957                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28472                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  150008                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37233                       # number of Writeback hits
system.l2.Writeback_hits::total                 37233                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81579                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28472                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150008                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81579                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39957                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28472                       # number of overall hits
system.l2.overall_hits::total                  150008                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14091                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5060                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32960                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14091                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5060                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32960                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13767                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14091                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5060                       # number of overall misses
system.l2.overall_misses::total                 32960                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       425019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    756154855                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       688258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    755391792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       736428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    284339119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1797735471                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       425019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    756154855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       688258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    755391792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       736428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    284339119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1797735471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       425019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    756154855                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       688258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    755391792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       736428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    284339119                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1797735471                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182968                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37233                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37233                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182968                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182968                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.144390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.260713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180141                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.260713                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180141                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.260713                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180141                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42501.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54925.172877                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45883.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53608.103896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43319.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56193.501779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54542.945115                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42501.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54925.172877                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45883.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53608.103896                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43319.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56193.501779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54542.945115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42501.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54925.172877                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45883.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53608.103896                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43319.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56193.501779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54542.945115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9640                       # number of writebacks
system.l2.writebacks::total                      9640                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5060                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32960                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32960                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       366518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    677085847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       600783                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    673611863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       638001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    255119554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1607422566                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       366518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    677085847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       600783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    673611863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       638001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    255119554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1607422566                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       366518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    677085847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       600783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    673611863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       638001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    255119554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1607422566                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.144390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180141                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.260713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.260713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180141                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36651.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49181.800465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40052.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47804.404443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37529.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50418.884190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48768.888532                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36651.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49181.800465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40052.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47804.404443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37529.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50418.884190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48768.888532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36651.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49181.800465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40052.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47804.404443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37529.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50418.884190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48768.888532                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015672285                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846676.881818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15664624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15664624                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15664624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15664624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15664624                       # number of overall hits
system.cpu0.icache.overall_hits::total       15664624                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       509664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       509664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       509664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       509664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       509664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       509664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15664635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15664635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15664635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15664635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15664635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15664635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46333.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46333.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46333.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46333.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46333.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46333.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       435019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       435019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       435019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       435019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       435019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       435019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43501.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43501.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43501.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43501.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43501.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43501.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95346                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899931                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95602                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2007.279461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.474040                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.525960                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915914                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084086                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17194                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344893                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344893                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344893                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354588                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354633                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354633                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10012920154                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10012920154                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1621054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1621054                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10014541208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10014541208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10014541208                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10014541208                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699526                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699526                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699526                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699526                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029574                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28238.181083                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28238.181083                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36023.422222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36023.422222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28239.168966                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28239.168966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28239.168966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28239.168966                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17248                       # number of writebacks
system.cpu0.dcache.writebacks::total            17248                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259242                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259242                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259287                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95346                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95346                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1527290605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1527290605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1527290605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1527290605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1527290605                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1527290605                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004840                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004840                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004840                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004840                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16018.402502                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16018.402502                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16018.402502                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16018.402502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16018.402502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16018.402502                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993919                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929515003                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714972.330258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993919                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18049013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18049013                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18049013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18049013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18049013                       # number of overall hits
system.cpu1.icache.overall_hits::total       18049013                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       795994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       795994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       795994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       795994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       795994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       795994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18049029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18049029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18049029                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18049029                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18049029                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18049029                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49749.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49749.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49749.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49749.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49749.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49749.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       712282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       712282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       712282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       712282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       712282                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       712282                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47485.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47485.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47485.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47485.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47485.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47485.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54048                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232360726                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54304                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.887854                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.499411                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.500589                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830076                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169924                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22637013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22637013                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4732841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4732841                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10842                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27369854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27369854                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27369854                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27369854                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168049                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168049                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168049                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168049                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168049                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6686396074                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6686396074                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6686396074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6686396074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6686396074                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6686396074                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22805062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22805062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4732841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4732841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27537903                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27537903                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27537903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27537903                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007369                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006102                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39788.371689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39788.371689                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39788.371689                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39788.371689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39788.371689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39788.371689                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12059                       # number of writebacks
system.cpu1.dcache.writebacks::total            12059                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114001                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114001                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114001                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114001                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54048                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54048                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54048                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1091918121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1091918121                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1091918121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1091918121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1091918121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1091918121                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20202.747946                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20202.747946                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20202.747946                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20202.747946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20202.747946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20202.747946                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.011136                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022523472                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208474.021598                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.011136                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025659                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740402                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16172907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16172907                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16172907                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16172907                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16172907                       # number of overall hits
system.cpu2.icache.overall_hits::total       16172907                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       898262                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       898262                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       898262                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       898262                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       898262                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       898262                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16172926                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16172926                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16172926                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16172926                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16172926                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16172926                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47276.947368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47276.947368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47276.947368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47276.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47276.947368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47276.947368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       771429                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       771429                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       771429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       771429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       771429                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       771429                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45378.176471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45378.176471                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45378.176471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45378.176471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45378.176471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45378.176471                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33532                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164893968                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33788                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4880.252397                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.009786                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.990214                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902382                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097618                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10531607                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10531607                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7186903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7186903                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17394                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17394                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17362                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17362                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17718510                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17718510                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17718510                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17718510                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68522                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68522                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68522                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68522                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68522                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68522                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1865828245                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1865828245                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1865828245                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1865828245                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1865828245                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1865828245                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10600129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10600129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7186903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7186903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17787032                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17787032                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17787032                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17787032                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006464                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003852                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27229.623260                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27229.623260                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27229.623260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27229.623260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27229.623260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27229.623260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7926                       # number of writebacks
system.cpu2.dcache.writebacks::total             7926                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34990                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34990                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34990                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34990                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34990                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34990                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33532                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33532                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33532                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33532                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    539532842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    539532842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    539532842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    539532842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    539532842                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    539532842                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16090.088334                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16090.088334                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16090.088334                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16090.088334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16090.088334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16090.088334                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
