// Seed: 1424270169
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4
);
  assign id_0 = id_3;
  logic id_5 = 1;
  type_0 id_6 (
      .id_0(1 == id_5),
      .id_1(id_5)
  );
endmodule
