///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_ss_seq_hwiobase.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_SS_SEQ_BASE_H__
#define __DDR_SS_SEQ_BASE_H__

#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block ddr_ss
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_DDR_SS_LLCC0_LLCC_OFFSET                                 0x01100000
#define SEQ_DDR_SS_LLCC0_LLCC_TRP_OFFSET                             0x01100000
#define SEQ_DDR_SS_LLCC0_LLCC_COMMON_OFFSET                          0x01130000
#define SEQ_DDR_SS_LLCC0_LLCC_PERFMON_OFFSET                         0x01131000
#define SEQ_DDR_SS_LLCC0_LLCC_FEWC_OFFSET                            0x01132000
#define SEQ_DDR_SS_LLCC0_LLCC_FEAC_OFFSET                            0x01134000
#define SEQ_DDR_SS_LLCC0_LLCC_BERC_OFFSET                            0x01138000
#define SEQ_DDR_SS_LLCC0_LLCC_FERC_OFFSET                            0x0113a000
#define SEQ_DDR_SS_LLCC0_LLCC_BIST_OFFSET                            0x0113c000
#define SEQ_DDR_SS_LLCC0_LLCC_AMON_OFFSET                            0x0113d000
#define SEQ_DDR_SS_LLCC0_LLCC_PMGR_OFFSET                            0x0113e000
#define SEQ_DDR_SS_LLCC0_LLCC_DRP_OFFSET                             0x01140000
#define SEQ_DDR_SS_LLCC0_LLCC_BEAC_OFFSET                            0x01148000
#define SEQ_DDR_SS_LLCC0_LLCC_MPU_OFFSET                             0x0114e000
#define SEQ_DDR_SS_LLCC1_LLCC_OFFSET                                 0x01180000
#define SEQ_DDR_SS_LLCC1_LLCC_TRP_OFFSET                             0x01180000
#define SEQ_DDR_SS_LLCC1_LLCC_COMMON_OFFSET                          0x011b0000
#define SEQ_DDR_SS_LLCC1_LLCC_PERFMON_OFFSET                         0x011b1000
#define SEQ_DDR_SS_LLCC1_LLCC_FEWC_OFFSET                            0x011b2000
#define SEQ_DDR_SS_LLCC1_LLCC_FEAC_OFFSET                            0x011b4000
#define SEQ_DDR_SS_LLCC1_LLCC_BERC_OFFSET                            0x011b8000
#define SEQ_DDR_SS_LLCC1_LLCC_FERC_OFFSET                            0x011ba000
#define SEQ_DDR_SS_LLCC1_LLCC_BIST_OFFSET                            0x011bc000
#define SEQ_DDR_SS_LLCC1_LLCC_AMON_OFFSET                            0x011bd000
#define SEQ_DDR_SS_LLCC1_LLCC_PMGR_OFFSET                            0x011be000
#define SEQ_DDR_SS_LLCC1_LLCC_DRP_OFFSET                             0x011c0000
#define SEQ_DDR_SS_LLCC1_LLCC_BEAC_OFFSET                            0x011c8000
#define SEQ_DDR_SS_LLCC1_LLCC_MPU_OFFSET                             0x011ce000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_OFFSET                        0x01300000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_TRP_OFFSET                    0x01300000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_COMMON_OFFSET                 0x01330000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_PERFMON_OFFSET                0x01331000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_FEWC_OFFSET                   0x01332000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_FEAC_OFFSET                   0x01334000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_BERC_OFFSET                   0x01338000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_FERC_OFFSET                   0x0133a000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_BIST_OFFSET                   0x0133c000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_AMON_OFFSET                   0x0133d000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_PMGR_OFFSET                   0x0133e000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_DRP_OFFSET                    0x01340000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_BEAC_OFFSET                   0x01348000
#define SEQ_DDR_SS_LLCC_BROADCAST_LLCC_MPU_OFFSET                    0x0134e000
#define SEQ_DDR_SS_CABO0_CABO_OFFSET                                 0x01160000
#define SEQ_DDR_SS_CABO0_CABO_GLOBAL_OFFSET                          0x01160000
#define SEQ_DDR_SS_CABO0_CABO_ISU_OFFSET                             0x01161000
#define SEQ_DDR_SS_CABO0_CABO_CBU_TOP_OFFSET                         0x01162000
#define SEQ_DDR_SS_CABO0_CABO_MPE_OFFSET                             0x01163000
#define SEQ_DDR_SS_CABO0_CABO_DTC_OFFSET                             0x01164000
#define SEQ_DDR_SS_CABO0_CABO_SHKE_OFFSET                            0x01165000
#define SEQ_DDR_SS_CABO0_CABO_OSU_OFFSET                             0x01166000
#define SEQ_DDR_SS_CABO0_CABO_PXI_OFFSET                             0x01168000
#define SEQ_DDR_SS_CABO0_CABO_INTERRUPT_OFFSET                       0x01169000
#define SEQ_DDR_SS_CABO0_CABO_PERFMON_OFFSET                         0x0116b000
#define SEQ_DDR_SS_CABO0_CABO_GLOBAL_SEC_OFFSET                      0x0116d000
#define SEQ_DDR_SS_CABO0_CABO_PXI_SECURE_OFFSET                      0x0116e000
#define SEQ_DDR_SS_CABO1_CABO_OFFSET                                 0x011e0000
#define SEQ_DDR_SS_CABO1_CABO_GLOBAL_OFFSET                          0x011e0000
#define SEQ_DDR_SS_CABO1_CABO_ISU_OFFSET                             0x011e1000
#define SEQ_DDR_SS_CABO1_CABO_CBU_TOP_OFFSET                         0x011e2000
#define SEQ_DDR_SS_CABO1_CABO_MPE_OFFSET                             0x011e3000
#define SEQ_DDR_SS_CABO1_CABO_DTC_OFFSET                             0x011e4000
#define SEQ_DDR_SS_CABO1_CABO_SHKE_OFFSET                            0x011e5000
#define SEQ_DDR_SS_CABO1_CABO_OSU_OFFSET                             0x011e6000
#define SEQ_DDR_SS_CABO1_CABO_PXI_OFFSET                             0x011e8000
#define SEQ_DDR_SS_CABO1_CABO_INTERRUPT_OFFSET                       0x011e9000
#define SEQ_DDR_SS_CABO1_CABO_PERFMON_OFFSET                         0x011eb000
#define SEQ_DDR_SS_CABO1_CABO_GLOBAL_SEC_OFFSET                      0x011ed000
#define SEQ_DDR_SS_CABO1_CABO_PXI_SECURE_OFFSET                      0x011ee000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_OFFSET                        0x01360000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_GLOBAL_OFFSET                 0x01360000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_ISU_OFFSET                    0x01361000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_CBU_TOP_OFFSET                0x01362000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_MPE_OFFSET                    0x01363000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_DTC_OFFSET                    0x01364000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_SHKE_OFFSET                   0x01365000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_OSU_OFFSET                    0x01366000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_PXI_OFFSET                    0x01368000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_INTERRUPT_OFFSET              0x01369000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_PERFMON_OFFSET                0x0136b000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_GLOBAL_SEC_OFFSET             0x0136d000
#define SEQ_DDR_SS_CABO_BROADCAST_CABO_PXI_SECURE_OFFSET             0x0136e000
#define SEQ_DDR_SS_MEMNOC_MEM_NOC_HM_OFFSET                          0x01380000
#define SEQ_DDR_SS_MEMNOC_MEM_NOC_HM_MEM_NOC_OFFSET                  0x01380000
#define SEQ_DDR_SS_MEMNOC_MEM_NOC_HM_MPU32Q2N7S1V0_16_CL36M35L12_AHB_OFFSET 0x013b0000
#define SEQ_DDR_SS_MCCC_MCCC_MSTR_OFFSET                             0x01430000
#define SEQ_DDR_SS_MCCC_CH0_MCCC_SLV_OFFSET                          0x01150000
#define SEQ_DDR_SS_MCCC_CH1_MCCC_SLV_OFFSET                          0x011d0000
#define SEQ_DDR_SS_MCCC_CH2_MCCC_SLV_OFFSET                          0x01250000
#define SEQ_DDR_SS_MCCC_CH3_MCCC_SLV_OFFSET                          0x012d0000
#define SEQ_DDR_SS_MCCC_BROADCAST_MCCC_SLV_OFFSET                    0x01350000
#define SEQ_DDR_SS_SHRM_CSR_SHRM_CSR_OFFSET                          0x013d0000
#define SEQ_DDR_SS_SHRM_MEM_SHRM_OFFSET                              0x013e0000
#define SEQ_DDR_SS_DDRPHY_CH0_CA_DDR_PHY_OFFSET                      0x01400000
#define SEQ_DDR_SS_DDRPHY_CH0_DQ0_DDR_PHY_OFFSET                     0x01401000
#define SEQ_DDR_SS_DDRPHY_CH0_DQ1_DDR_PHY_OFFSET                     0x01402000
#define SEQ_DDR_SS_DDRPHY_CH1_CA_DDR_PHY_OFFSET                      0x01403000
#define SEQ_DDR_SS_DDRPHY_CH1_DQ0_DDR_PHY_OFFSET                     0x01404000
#define SEQ_DDR_SS_DDRPHY_CH1_DQ1_DDR_PHY_OFFSET                     0x01405000
#define SEQ_DDR_SS_DDRCC_CH01_DDR_CC_OFFSET                          0x01406000
#define SEQ_DDR_SS_DDR_REG_DDR_SS_REGS_OFFSET                        0x01440000
#define SEQ_DDR_SS_DDR_TG0_TG_OFFSET                                 0x01442000
#define SEQ_DDR_SS_DDR_TG1_TG_OFFSET                                 0x01444000
#define SEQ_DDR_SS_DDR_TG2_TG_OFFSET                                 0x01446000
#define SEQ_DDR_SS_DPC_REG_DPCC_OFFSET                               0x01448000
#define SEQ_DDR_SS_DPC_REG_DPCC_DPCC_DPCC_REG_OFFSET                 0x01448000
#define SEQ_DDR_SS_DDR_TZ_DDR_SS_TZ_OFFSET                           0x0144a000
#define SEQ_DDR_SS_DDRSS_AHB2PHY0_AHB2PHY_SWMAN_OFFSET               0x0140e000
#define SEQ_DDR_SS_DDRSS_AHB2PHY_BROADCAST_AHB2PHY_BROADCAST_SWMAN1_OFFSET 0x0142f000
#define SEQ_DDR_SS_APP_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_OFFSET 0x01436000
#define SEQ_DDR_SS_APP_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_0_THROTTLE_OFFSET 0x01436000
#define SEQ_DDR_SS_APP_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_1_THROTTLE_OFFSET 0x01436200
#define SEQ_DDR_SS_APP_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_BWMON_BWMON_1_2_OFFSET 0x01436300
#define SEQ_DDR_SS_GPU_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_OFFSET 0x01437000
#define SEQ_DDR_SS_GPU_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_0_THROTTLE_OFFSET 0x01437000
#define SEQ_DDR_SS_GPU_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_1_THROTTLE_OFFSET 0x01437200
#define SEQ_DDR_SS_GPU_BWMON_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_BWMON_BWMON_1_2_OFFSET 0x01437300
#define SEQ_DDR_SS_CDSP_BWMON_THROTTLE_BWMON_WRAPPER_CDSP_OFFSET     0x01438000
#define SEQ_DDR_SS_CDSP_BWMON_THROTTLE_BWMON_WRAPPER_CDSP_THROTTLE_0_THROTTLE_OFFSET 0x01438000
#define SEQ_DDR_SS_CDSP_BWMON_THROTTLE_BWMON_WRAPPER_CDSP_BWMON_BWMON_1_2_OFFSET 0x01438100
#define SEQ_DDR_SS_DC_NOC_BROADCAST_MPU_MPU32Q2N7S1V0_40_CL36M24L12_AHB_OFFSET 0x01460000
#define SEQ_DDR_SS_DC_NOC_NON_BROADCAST_MPU_MPU32Q2N7S1V0_16_CL36M24L12_AHB_OFFSET 0x01434000
#define SEQ_DDR_SS_DC_NOC_DC_NOC_OFFSET                              0x014e0000


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block llcc
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_LLCC_TRP_OFFSET                                          0x00000000
#define SEQ_LLCC_COMMON_OFFSET                                       0x00030000
#define SEQ_LLCC_PERFMON_OFFSET                                      0x00031000
#define SEQ_LLCC_FEWC_OFFSET                                         0x00032000
#define SEQ_LLCC_FEAC_OFFSET                                         0x00034000
#define SEQ_LLCC_BERC_OFFSET                                         0x00038000
#define SEQ_LLCC_FERC_OFFSET                                         0x0003a000
#define SEQ_LLCC_BIST_OFFSET                                         0x0003c000
#define SEQ_LLCC_AMON_OFFSET                                         0x0003d000
#define SEQ_LLCC_PMGR_OFFSET                                         0x0003e000
#define SEQ_LLCC_DRP_OFFSET                                          0x00040000
#define SEQ_LLCC_BEAC_OFFSET                                         0x00048000
#define SEQ_LLCC_MPU_OFFSET                                          0x0004e000


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block cabo
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_CABO_GLOBAL_OFFSET                                       0x00000000
#define SEQ_CABO_ISU_OFFSET                                          0x00001000
#define SEQ_CABO_CBU_TOP_OFFSET                                      0x00002000
#define SEQ_CABO_MPE_OFFSET                                          0x00003000
#define SEQ_CABO_DTC_OFFSET                                          0x00004000
#define SEQ_CABO_SHKE_OFFSET                                         0x00005000
#define SEQ_CABO_OSU_OFFSET                                          0x00006000
#define SEQ_CABO_PXI_OFFSET                                          0x00008000
#define SEQ_CABO_INTERRUPT_OFFSET                                    0x00009000
#define SEQ_CABO_PERFMON_OFFSET                                      0x0000b000
#define SEQ_CABO_GLOBAL_SEC_OFFSET                                   0x0000d000
#define SEQ_CABO_PXI_SECURE_OFFSET                                   0x0000e000


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block mem_noc_hm
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_MEM_NOC_HM_MEM_NOC_OFFSET                                0x00000000
#define SEQ_MEM_NOC_HM_MPU32Q2N7S1V0_16_CL36M35L12_AHB_OFFSET        0x00030000


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block dpcc
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_DPCC_DPCC_DPCC_REG_OFFSET                                0x00000000


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block throttle_bwmon_wrapper_2_cpu_gpu
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_0_THROTTLE_OFFSET 0x00000000
#define SEQ_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_THROTTLE_1_THROTTLE_OFFSET 0x00000200
#define SEQ_THROTTLE_BWMON_WRAPPER_2_CPU_GPU_BWMON_BWMON_1_2_OFFSET  0x00000300


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block throttle_bwmon_wrapper_cdsp
///////////////////////////////////////////////////////////////////////////////////////////////

#define SEQ_THROTTLE_BWMON_WRAPPER_CDSP_THROTTLE_0_THROTTLE_OFFSET   0x00000000
#define SEQ_THROTTLE_BWMON_WRAPPER_CDSP_BWMON_BWMON_1_2_OFFSET       0x00000100


#endif

