module Transition_Calc (clk, load, clear, data, count);
  input clk, load, clear;
  input [9:0] data;
  output reg [4:0] count;
  integer i;
  always @(negedge clear, posedge clk) begin
    if(!clear)
      count<=0;
 
    else if(load) begin
      count=0;
      for(i=0;i<9;i++)
        if(data[i]!=data[i+1])
          count++;
    end
  end
endmodule