# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../AXIS2VGA_Potapov/AXIS2VGA_Potapov.srcs/sources_1/new/AXIS2VGA_IP.vhd" \
"../../../../DOG2AXIS.srcs/sources_1/new/DOG2AXIS.vhd" \
"../../../../DOG2AXIS.srcs/sim_1/new/TB_DOG2AXIS.vhd" \

# Do not sort compile order
nosort
