5 1 * 5 0 0 0 0
3 0 main main port1.v 1 26
1 i1 0 1 0 2
1 i2 0 2 0 a
1 io1 0 1 0 2
1 o1 0 1 0 2
1 io2 0 2 0 a
1 o2 0 2 0 a
3 0 foo main.bar port1.v 29 42
2 11 38 c000d 1 1 4 0 0 i1
2 10 38 70008 0 1 400 0 0 o1
2 12 38 7000d 1 35 f006 11 10 
2 14 40 f0010 1 1 8 0 0 i2
2 13 40 a000b 0 1 400 0 0 o2
2 15 40 a0010 1 37 600a 14 13 
2 16 0 0 1 1 8 0 0 i2
2 17 0 0 0 2a 0 0 0 3 0 2a
2 18 0 0 1 29 8 16 17 1 0 2
2 19 40 70008 3 45 100a 18 0 1 0 2
1 i1 0 1 8 2
1 i2 0 2 8 a
1 o1 0 1 0 2
1 o2 0 2 16 a
1 io1 0 1 8 2
1 io2 0 2 8 a
4 12 12 12
4 15 19 19
4 19 15 0
