Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 22 13:41:34 2023
| Host         : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             298 |           39 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------+-----------------------------------------------+------------------+----------------+
|                 Clock Signal                |  Enable Signal  |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------+-----------------------------------------------+------------------+----------------+
|  seg_display/my_1KHz_clk/an_selector_reg[0] |                 |                                               |                2 |              8 |
|  clock_IBUF_BUFG                            |                 |                                               |                6 |             16 |
|  ld_display/my_20KHz_clk/my_clk             |                 |                                               |                3 |             18 |
|  seg_display/my_20KHz_clk/CLK               | seg_display/an0 |                                               |                4 |             20 |
| ~my_audio_input/J_MIC3_Pin4_OBUF            |                 |                                               |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                      |                 | count[11]_i_1_n_0                             |                4 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                      | peak_intensity0 | peak_intensity[11]_i_1_n_0                    |                2 |             24 |
|  clock_IBUF_BUFG                            |                 | J_MIC3_Pin1_OBUF_BUFG                         |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                      |                 |                                               |               10 |             62 |
|  clock_IBUF_BUFG                            |                 | ld_display/my_20KHz_clk/count[31]_i_1__0_n_0  |                8 |             62 |
|  clock_IBUF_BUFG                            |                 | seg_display/my_20KHz_clk/count[31]_i_1__1_n_0 |                8 |             62 |
|  clock_IBUF_BUFG                            |                 | my_20KHz_clk/count[31]_i_1_n_0                |                8 |             62 |
|  clock_IBUF_BUFG                            |                 | seg_display/my_1KHz_clk/clear                 |                8 |             64 |
+---------------------------------------------+-----------------+-----------------------------------------------+------------------+----------------+


