Marek Tudruj , Lukasz Masko, Dynamic SMP clusters in soc technology – towards massively parallel fine grain numerics, Proceedings of the 6th international conference on Parallel Processing and Applied Mathematics, September 11-14, 2005, Poznań, Poland
Marek Tudruj , Lukasz Masko, Parallel matrix multiplication based on dynamic SMP clusters in SoC technology, Proceedings of the 2007 international conference on Frontiers of High Performance Computing and Networking, August 29-31, 2007, Niagara Falls, Canada
John Mellor-Crummey , David Whalley , Ken Kennedy, Improving Memory Hierarchy Performance for Irregular Applications Using Data and Computation Reorderings, International Journal of Parallel Programming, v.29 n.3, p.217-247, June 2001
Marek Tudruj , Lukasz Masko, Task Scheduling for Dynamically Configurable Multiple SMP Clusters Based on Extended DSC Approach, Proceedings of the th International Conference on Parallel Processing and Applied Mathematics-Revised Papers, p.115-124, September 09-12, 2001
Aleksandar Milenkovic , Veljko M. Milutinovic, Cache Injection: A Novel Technique for Tolerating Memory Latency in Bus-Based SMPs, Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.558-566, August 29-September 01, 2000
Marek Tudruj , Lukasz Masko, An Architecture and Task Scheduling Algorithm for Systems Based on Dynamically Reconfigurable Shared Memory Clusters, Proceedings of the NATO Advanced Research Workshop on Advanced Environments, Tools, and Applications for Cluster Computing-Revised Papers, p.197-206, September 01-06, 2001
Aleksandar Milenkovic, Achieving High Performance in Bus-Based Shared-Memory Multiprocessors, IEEE Concurrency, v.8 n.3, p.36-44, July 2000
Marek Tudruj , Lukasz Masko, Dynamic SMP clusters with communication on the fly, Proceedings of the Second international conference on Parallel and distributed computing, p.250-257, October 13-14, 2003, Ljubljana, Slovenia
Marek Tudruj , Lukasz Masko, A Parallel System Architecture Based on Dynamically Configurable Shared Memory Clusters, Proceedings of the th International Conference on Parallel Processing and Applied Mathematics-Revised Papers, p.51-64, September 09-12, 2001
Pablo Ibáñez , Víctor Viñals , José L. Briz , María J. Garzarán, Characterization and improvement of load/store cache-based prefetching, Proceedings of the 12th international conference on Supercomputing, p.369-376, July 1998, Melbourne, Australia
John Mellor-Crummey , David Whalley , Ken Kennedy, Improving memory hierarchy performance for irregular applications, Proceedings of the 13th international conference on Supercomputing, p.425-433, June 20-25, 1999, Rhodes, Greece
Yonghong Song , Spiros Kalogeropulos , Partha Tirumalai, Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.99-109, September 17-21, 2005
Parthasarathy Ranganathan , Vijay S. Pai , Hazim Abdel-Shafi , Sarita V. Adve, The interaction of software prefetching with ILP processors in shared-memory systems, ACM SIGARCH Computer Architecture News, v.25 n.2, p.144-156, May 1997
