// Seed: 1499395263
module module_0 (
    input tri1 id_0,
    input tri0 id_1
    , id_4,
    input tri0 id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9
    , id_11
);
  if (id_1) begin : LABEL_0
    wire id_12;
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = id_6;
  assign id_2 = 1;
  assign id_0 = 1;
endmodule
