Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:37:02 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_48_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.935ns (27.819%)  route 2.426ns (72.181%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.758 - 4.000 ) 
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.366ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.011ns (routing 1.239ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=14935, routed)       2.392     3.433    Delay1No31_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y191       FDCE                                         r  Delay1No31_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y191       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.512 r  Delay1No31_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.773     4.285    Delay1No30_instance/Y_reg[33]_0[2]
    SLICE_X140Y206       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.409 r  Delay1No30_instance/geqOp_carry_i_15__8/O
                         net (fo=1, routed)           0.009     4.418    Sum10_9_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X140Y206       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.604 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.630    Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y207       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.645 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.671    Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y208       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.723 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.314     5.037    Delay1No30_instance/CO[0]
    SLICE_X138Y213       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.161 f  Delay1No30_instance/shiftedFracY_d1[49]_i_10__8/O
                         net (fo=2, routed)           0.149     5.310    Delay1No30_instance/shiftedFracY_d1[49]_i_10__8_n_0
    SLICE_X140Y212       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.407 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__8/O
                         net (fo=3, routed)           0.098     5.505    Delay1No30_instance/shiftedFracY_d1[32]_i_9__8_n_0
    SLICE_X140Y213       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.629 r  Delay1No30_instance/shiftedFracY_d1[49]_i_7__8/O
                         net (fo=32, routed)          0.306     5.935    Delay1No31_instance/Y_reg[23]_0
    SLICE_X141Y207       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     5.972 r  Delay1No31_instance/shiftedFracY_d1[15]_i_2__8/O
                         net (fo=4, routed)           0.330     6.302    Delay1No31_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X143Y210       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     6.399 r  Delay1No31_instance/shiftedFracY_d1[7]_i_1__8/O
                         net (fo=2, routed)           0.395     6.794    Sum10_9_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X140Y209       FDRE                                         r  Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=14935, routed)       2.011     6.758    Sum10_9_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X140Y209       FDRE                                         r  Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.464     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X140Y209       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.212    Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  0.417    




