FIRRTL version 1.2.0
circuit ParityNegotiationSubmodule :
  module ParityNegotiationSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input io_start_negotiation : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_negotiation_complete : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_tx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_rx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_rx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_tx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_cycles_1us : UInt<32> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]

    reg parity_rsp_snt_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 28:42]
    reg parity_req_snt_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_req_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 29:42]
    reg parity_req_rcv_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 30:42]
    reg parity_rsp_rcv_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 31:42]
    reg parity_rx_enable_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 32:39]
    reg parity_tx_enable_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 33:39]
    reg parity_req_timeout_counter_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), parity_req_timeout_counter_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 35:49]
    node timeout = shl(io_cycles_1us, 2) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 37:33]
    node _reqcomplete_T = eq(io_parity_tx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 45:27]
    node reqcomplete = or(_reqcomplete_T, parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 45:47]
    node _rspcomplete_T = eq(parity_req_timeout_counter_reg, timeout) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 46:58]
    node rspcomplete = or(_rspcomplete_T, parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 46:70]
    node _io_negotiation_complete_T = and(reqcomplete, rspcomplete) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 47:49]
    node _T = eq(parity_req_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:36]
    node _T_1 = and(io_parity_tx_sw_en, _T) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:33]
    node _T_2 = and(io_parity_rx_sw_en, parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:39]
    node _T_3 = eq(parity_rsp_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:69]
    node _T_4 = and(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:66]
    node _T_5 = eq(io_parity_rx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:20]
    node _T_6 = and(_T_5, parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:40]
    node _T_7 = eq(parity_rsp_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:70]
    node _T_8 = and(_T_6, _T_7) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:67]
    node _GEN_0 = mux(_T_8, UInt<6>("h32"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:95 54:30 56:31]
    node _GEN_1 = mux(_T_4, UInt<6>("h31"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:94 52:30]
    node _GEN_2 = mux(_T_1, UInt<6>("h21"), _GEN_1) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:61 50:30]
    node _T_9 = eq(parity_req_rcv_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 59:14]
    node _parity_req_timeout_counter_reg_T = add(parity_req_timeout_counter_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 60:78]
    node _parity_req_timeout_counter_reg_T_1 = tail(_parity_req_timeout_counter_reg_T, 1) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 60:78]
    node _T_10 = eq(parity_req_timeout_counter_reg, timeout) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 61:51]
    node _GEN_3 = mux(_T_10, parity_req_timeout_counter_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 61:63 62:44 64:44]
    node _GEN_4 = mux(_T_9, _parity_req_timeout_counter_reg_T_1, _GEN_3) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 59:39 60:44]
    node _T_11 = eq(io_parity_sb_snd, UInt<6>("h21")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:31]
    node _T_12 = and(_T_11, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:70]
    node _GEN_5 = mux(_T_12, UInt<1>("h1"), parity_req_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:90 68:37 70:37]
    node _T_13 = eq(io_parity_sb_snd, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:32]
    node _T_14 = eq(io_parity_sb_snd, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:91]
    node _T_15 = or(_T_13, _T_14) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:71]
    node _T_16 = and(_T_15, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:131]
    node _GEN_6 = mux(_T_16, UInt<1>("h1"), parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:151 74:37 76:37]
    node _T_17 = eq(io_parity_sb_rcv, UInt<6>("h21")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 79:31]
    node _GEN_7 = mux(_T_17, UInt<1>("h1"), parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 79:70 80:37 82:37]
    node _T_18 = eq(io_parity_sb_rcv, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:31]
    node _T_19 = eq(io_parity_sb_rcv, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:90]
    node _T_20 = or(_T_18, _T_19) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:70]
    node _GEN_8 = mux(_T_20, UInt<1>("h1"), parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:129 86:37 88:37]
    node _T_21 = eq(io_parity_sb_snd, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:31]
    node _T_22 = and(_T_21, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:70]
    node _T_23 = eq(io_parity_sb_snd, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:37]
    node _T_24 = and(_T_23, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:76]
    node _GEN_9 = mux(_T_24, UInt<1>("h0"), parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:96 95:34 32:39]
    node _GEN_10 = mux(_T_24, _GEN_6, parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:96 97:37]
    node _GEN_11 = mux(_T_22, UInt<1>("h1"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:90 93:34]
    node _GEN_12 = mux(_T_22, _GEN_6, _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:90]
    node _T_25 = eq(io_parity_sb_rcv, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 100:31]
    node _T_26 = eq(io_parity_sb_rcv, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:37]
    node _T_27 = eq(io_parity_tx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:79]
    node _T_28 = or(_T_26, _T_27) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:76]
    node _GEN_13 = mux(_T_28, UInt<1>("h0"), parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:99 103:34 105:34]
    node _GEN_14 = mux(_T_25, UInt<1>("h1"), _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 100:70 101:34]
    node _GEN_15 = mux(io_start_negotiation, _io_negotiation_complete_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 110:33 47:33]
    node _GEN_16 = mux(io_start_negotiation, _GEN_2, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 109:27 43:31]
    node _GEN_17 = mux(io_start_negotiation, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 112:40]
    node _GEN_18 = mux(io_start_negotiation, _GEN_5, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 114:33]
    node _GEN_19 = mux(io_start_negotiation, _GEN_12, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 113:33]
    node _GEN_20 = mux(io_start_negotiation, _GEN_7, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 115:33]
    node _GEN_21 = mux(io_start_negotiation, _GEN_8, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 116:33]
    node _GEN_22 = mux(io_start_negotiation, _GEN_11, parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 117:30 43:31]
    node _GEN_23 = mux(io_start_negotiation, _GEN_14, parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 118:30 43:31]
    io_negotiation_complete <= _GEN_15
    io_parity_sb_snd <= _GEN_16
    io_parity_rx_enable <= parity_rx_enable_reg @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 39:25]
    io_parity_tx_enable <= parity_tx_enable_reg @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 40:25]
    parity_rsp_snt_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_19) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 28:{42,42}]
    parity_req_snt_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 29:{42,42}]
    parity_req_rcv_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_20) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 30:{42,42}]
    parity_rsp_rcv_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 31:{42,42}]
    parity_rx_enable_reg <= mux(reset, UInt<1>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 32:{39,39}]
    parity_tx_enable_reg <= mux(reset, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 33:{39,39}]
    parity_req_timeout_counter_reg <= mux(reset, UInt<32>("h0"), _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 35:{49,49}]
