INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Traffic_Light_Controller/Lab5_111060013_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Traffic_Light_Controller/Lab5_111060013_Traffic_Light_Controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_111060013_Traffic_Light_Controller_t
