{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_MEMBER_OF Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Assignment LL_MEMBER_OF with value Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_STATE FLOATING " "Assignment LL_STATE with value FLOATING has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_WIDTH 1 " "Assignment LL_WIDTH with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_HEIGHT 1 " "Assignment LL_HEIGHT with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ORIGIN X1_Y1 " "Assignment LL_ORIGIN with value X1_Y1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_RESERVED OFF " "Assignment LL_RESERVED with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_CORE_ONLY OFF " "Assignment LL_CORE_ONLY with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_AUTO_SIZE ON " "Assignment LL_AUTO_SIZE with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ENABLED ON " "Assignment LL_ENABLED with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_SECURITY_ROUTING_INTERFACE OFF " "Assignment LL_SECURITY_ROUTING_INTERFACE with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF " "Assignment LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_PR_REGION OFF " "Assignment LL_PR_REGION with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 " "Assignment LL_ROUTING_REGION_EXPANSION_SIZE with value 2147483647 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046595919 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1431046595919 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_MEMBER_OF Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Assignment LL_MEMBER_OF with value Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_STATE FLOATING " "Assignment LL_STATE with value FLOATING has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_WIDTH 1 " "Assignment LL_WIDTH with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_HEIGHT 1 " "Assignment LL_HEIGHT with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ORIGIN X1_Y1 " "Assignment LL_ORIGIN with value X1_Y1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_RESERVED OFF " "Assignment LL_RESERVED with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_CORE_ONLY OFF " "Assignment LL_CORE_ONLY with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_AUTO_SIZE ON " "Assignment LL_AUTO_SIZE with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ENABLED ON " "Assignment LL_ENABLED with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_SECURITY_ROUTING_INTERFACE OFF " "Assignment LL_SECURITY_ROUTING_INTERFACE with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF " "Assignment LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_PR_REGION OFF " "Assignment LL_PR_REGION with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 " "Assignment LL_ROUTING_REGION_EXPANSION_SIZE with value 2147483647 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596004 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1431046596004 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_MEMBER_OF Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Assignment LL_MEMBER_OF with value Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_STATE FLOATING " "Assignment LL_STATE with value FLOATING has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_WIDTH 1 " "Assignment LL_WIDTH with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_HEIGHT 1 " "Assignment LL_HEIGHT with value 1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ORIGIN X1_Y1 " "Assignment LL_ORIGIN with value X1_Y1 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_RESERVED OFF " "Assignment LL_RESERVED with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_CORE_ONLY OFF " "Assignment LL_CORE_ONLY with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_AUTO_SIZE ON " "Assignment LL_AUTO_SIZE with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ENABLED ON " "Assignment LL_ENABLED with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_SECURITY_ROUTING_INTERFACE OFF " "Assignment LL_SECURITY_ROUTING_INTERFACE with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF " "Assignment LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_PR_REGION OFF " "Assignment LL_PR_REGION with value OFF has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 " "Assignment LL_ROUTING_REGION_EXPANSION_SIZE with value 2147483647 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1431046596088 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1431046596088 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1431046596124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431046598805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431046598810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  7 21:56:38 2015 " "Processing started: Thu May  7 21:56:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431046598810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1431046598810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Apollo_7 -c Apollo_7 " "Command: quartus_fit --read_settings_files=on --write_settings_files=off Apollo_7 -c Apollo_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1431046598810 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1431046598883 ""}
{ "Info" "0" "" "Project  = Apollo_7" {  } {  } 0 0 "Project  = Apollo_7" 0 0 "Fitter" 0 0 1431046598884 ""}
{ "Info" "0" "" "Revision = Apollo_7" {  } {  } 0 0 "Revision = Apollo_7" 0 0 "Fitter" 0 0 1431046598884 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Apollo_7 " "Ignored assignments for entity \"Apollo_7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name LL_MEMBER_OF \"Instrument_Unit_hps_0:hps_0\" -to \"Instrument_Unit_hps_0:hps_0\" -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_instance_assignment -name LL_MEMBER_OF \"Instrument_Unit_hps_0:hps_0\" -to \"Instrument_Unit_hps_0:hps_0\" -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_STATE FLOATING -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_STATE FLOATING -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_WIDTH 1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_WIDTH 1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_HEIGHT 1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_HEIGHT 1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ORIGIN X1_Y1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_ORIGIN X1_Y1 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_RESERVED OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_RESERVED OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_CORE_ONLY OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_CORE_ONLY OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_AUTO_SIZE ON -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_AUTO_SIZE ON -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ENABLED ON -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_ENABLED ON -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_PR_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_PR_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -entity Apollo_7 -section_id \"Instrument_Unit_hps_0:hps_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name LL_MEMBER_OF \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" -to \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_instance_assignment -name LL_MEMBER_OF \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" -to \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_STATE FLOATING -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_STATE FLOATING -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_WIDTH 1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_WIDTH 1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_HEIGHT 1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_HEIGHT 1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ORIGIN X1_Y1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_ORIGIN X1_Y1 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_RESERVED OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_RESERVED OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_CORE_ONLY OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_CORE_ONLY OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_AUTO_SIZE ON -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_AUTO_SIZE ON -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ENABLED ON -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_ENABLED ON -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_PR_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_PR_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -entity Apollo_7 -section_id \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1431046599724 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1431046599724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1431046599871 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_7 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431046599966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431046600038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431046600038 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431046601071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431046601911 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431046602305 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[1\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[1\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[2\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[2\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[3\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[3\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[4\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[4\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[5\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[5\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[6\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[6\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602951 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[7\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[7\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[8\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[8\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[8\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 328 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[9\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[9\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[9\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 329 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[10\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[10\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[10\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 330 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[11\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[11\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[11\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 331 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[12\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[12\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[12\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 332 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[13\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[13\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[13\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 333 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_a\[14\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_a\[14\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_a[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_a\[14\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 334 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_ba\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_ba\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_ba[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_ba\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 335 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_ba\[1\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_ba\[1\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_ba[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_ba\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 336 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_ba\[2\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_ba\[2\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_ba[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_ba\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 337 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_cke\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_cke\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_cke[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_cke\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 340 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_cs_n\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_cs_n\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_cs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_cs_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 341 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_ras_n\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_ras_n\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_ras_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_ras_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 346 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_cas_n\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_cas_n\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_cas_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_cas_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 347 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602952 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_we_n\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_we_n\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_we_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_we_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 348 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602953 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_reset_n " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_reset_n\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_reset_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_reset_n" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602953 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_WITH_TERMINATION_NOT_ALLOWED" "Maximum Current booster_mem_odt\[0\] " "Current Strength logic option is set to Maximum Current for pin \"booster_mem_odt\[0\]\", but setting is not allowed with a Termination assignment" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_odt[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_odt\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169054 "Current Strength logic option is set to %1!s! for pin \"%2!s!\", but setting is not allowed with a Termination assignment" 0 0 "Fitter" 0 -1 1431046602953 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431046602955 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431046612494 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "11 " "Following 11 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led_led\[3\] GND " "Pin led_led\[3\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { led_led[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_led\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 393 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_r\[0\] GND " "Pin vga_r\[0\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_r[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 422 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_r\[1\] GND " "Pin vga_r\[1\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_r[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 423 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_r\[2\] GND " "Pin vga_r\[2\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_r[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 424 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_g\[0\] GND " "Pin vga_g\[0\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_g[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 430 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_g\[1\] GND " "Pin vga_g\[1\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_g[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 431 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_b\[0\] GND " "Pin vga_b\[0\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_b[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 438 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_b\[1\] GND " "Pin vga_b\[1\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_b[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_b\[2\] GND " "Pin vga_b\[2\] has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_b[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_sync GND " "Pin vga_sync has GND driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_sync } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_sync" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_blank VCC " "Pin vga_blank has VCC driving its datain port" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { vga_blank } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_blank" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1431046612700 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1431046612700 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 417 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 416 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[21] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[21\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[20] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[20\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[19] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[19\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 368 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[18] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[18\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 367 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[17] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[17\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 366 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[16] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[16\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[15] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[15\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[14\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[13\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[12\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[11\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[10\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 349 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 350 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 351 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 352 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 353 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 354 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 355 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[8\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[9\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[22] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[22\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[23] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[23\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 372 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[24] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[24\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 373 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[25] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[25\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[26] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[26\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 375 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[27] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[27\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 376 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[28] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[28\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 377 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[29] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[29\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[30] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[30\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 379 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin booster_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[31] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[31\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 380 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 381 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 383 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin booster_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 410 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 411 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 412 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 413 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 414 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_7/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_7/" { { 0 { 0 ""} 0 415 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431046612703 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431046612703 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1431046612722 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 26 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 26 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1203 " "Peak virtual memory: 1203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431046613999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  7 21:56:53 2015 " "Processing ended: Thu May  7 21:56:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431046613999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431046613999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431046613999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431046613999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 28 s 32 s " "Quartus II Full Compilation was unsuccessful. 28 errors, 32 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431046615004 ""}
