# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ctrl_phy_sim.tcl
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:09:03 on Mar 23,2025
# vlog -reportprogress 300 -sv -work work -mfcu -incr -suppress 2902 -f sim_file_list.f 
# -- Compiling module axi_master_sim
# -- Compiling module axi_slave_sim
# -- Compiling module axi_master_slave_sim_tb
# 
# Top level modules:
# 	axi_master_slave_sim_tb
# End time: 14:09:04 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva axi_master_slave_sim_tb 
# Start time: 14:09:04 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.axi_master_slave_sim_tb(fast)
# Loading work.axi_master_sim(fast)
# Loading work.axi_slave_sim(fast)
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'WR_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'WR_BACK_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'RD_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (32) for port 'RD_BACK_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (32) does not match connection size (1) for port 'RD_DATA'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (1) does not match connection size (2) for port 'RD_DATA_LAST'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 1  Hostname: DESKTOP-FLDUJ87  ProcessID: 32892
#           Attempting to use alternate WLF file "./wlftzhejfq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhejfq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/clk
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/rst
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_ADDR
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_LEN
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_ID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_ADDR_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_ADDR_READY
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_DATA
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_STRB
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_BACK_ID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_DATA_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_DATA_READY
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/WR_DATA_LAST
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_ADDR
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_LEN
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_ID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_ADDR_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_ADDR_READY
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_DATA
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_DATA_LAST
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_BACK_ID
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_DATA_READY
add wave -position end  sim:/axi_master_slave_sim_tb/master_inst/RD_DATA_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/addr_b
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/addr_e
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/clk
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/rstn
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/BUS_CLK
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/BUS_RST
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_ADDR
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_LEN
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_ID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_ADDR_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_ADDR_READY
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_DATA
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_STRB
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_BACK_ID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_DATA_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_DATA_READY
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/WR_DATA_LAST
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_ADDR
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_LEN
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_ID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_ADDR_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_ADDR_READY
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_BACK_ID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_DATA
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_DATA_LAST
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_DATA_READY
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_DATA_VALID
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/wr_addr_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/wr_len_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/wr_data_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/rd_addr_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/rd_len_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/RD_ID_reg
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/rd_req_num
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/rd_req_en
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/task_on
add wave -position end  sim:/axi_master_slave_sim_tb/slave_inst/wr_data_ready_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.axi_master_slave_sim_tb(fast)
# Loading work.axi_master_sim(fast)
# Loading work.axi_slave_sim(fast)
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'WR_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'WR_BACK_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (2) for port 'RD_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (4) does not match connection size (32) for port 'RD_BACK_ID'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (32) does not match connection size (1) for port 'RD_DATA'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
# ** Warning: (vsim-3015) ../axi_master_slave_sim_tb.v(61): [PCDPC] - Port size (1) does not match connection size (2) for port 'RD_DATA_LAST'. The port definition is at: ../../../AXI4/sim_file/axi_slave_sim.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /axi_master_slave_sim_tb/slave_inst File: ../../../AXI4/sim_file/axi_slave_sim.sv
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
