<?xml version="1.0" encoding="UTF-8"?>
<profile>
  <RTLDesignHierarchy>
    <TopModule>
      <ModuleName>sobel</ModuleName>
      <InstancesList>
        <Instance>
          <InstName>grp_sobel_Pipeline_1_fu_91</InstName>
          <ModuleName>sobel_Pipeline_1</ModuleName>
          <ID>91</ID>
        </Instance>
        <Instance>
          <InstName>grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97</InstName>
          <ModuleName>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</ModuleName>
          <ID>97</ID>
        </Instance>
      </InstancesList>
    </TopModule>
  </RTLDesignHierarchy>
  <ModuleInformation>
    <Module>
      <Name>sobel_Pipeline_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>3.33</TargetClockPeriod>
          <ClockUncertainty>0.9</ClockUncertainty>
          <EstimatedClockPeriod>1.813</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>1538</Best-caseLatency>
          <Average-caseLatency>1538</Average-caseLatency>
          <Worst-caseLatency>1538</Worst-caseLatency>
          <Best-caseRealTimeLatency>5.126 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>5.126 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>5.126 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>1538</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>13</FF>
          <LUT>72</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>sobel_Pipeline_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_address0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>9</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_ce0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_we0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_d0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>3.33</TargetClockPeriod>
          <ClockUncertainty>0.9</ClockUncertainty>
          <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>262241</Best-caseLatency>
          <Average-caseLatency>262241</Average-caseLatency>
          <Worst-caseLatency>262241</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.874 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.874 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.874 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>262241</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3975</FF>
          <LUT>2957</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>512</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>512</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RFIFONUM</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>16</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>10</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln45</name>
          <Object>sext_ln45</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>58</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>out_r</name>
          <Object>out_r</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_address0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>9</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_ce0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_we0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_d0</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_address1</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>9</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_ce1</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>line_buf_q1</name>
          <Object>line_buf</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>sobel</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>3.33</TargetClockPeriod>
          <ClockUncertainty>0.9</ClockUncertainty>
          <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>263851</Best-caseLatency>
          <Average-caseLatency>263851</Average-caseLatency>
          <Worst-caseLatency>263851</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.879 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.879 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.879 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>263852</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>1</BRAM_18K>
          <FF>9621</FF>
          <LUT>12808</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>s_axi_control_AWVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WSTRB</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>sobel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst_n</name>
          <Object>sobel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>interrupt</name>
          <Object>sobel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>512</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>512</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
  </ModuleInformation>
</profile>
