<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XAxiVdma_Config Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XAxiVdma_Config Struct Reference</h1><!-- doxytag: class="XAxiVdma_Config" --><code>#include &lt;xaxivdma.h&gt;</code>
<p>
<a href="struct_x_axi_vdma___config-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains the hardware configuration information for a VDMA device. Each VDMA device should have a configuration structure associated with it. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#d0263c6cf0769cabc86cfe88226d204b">DeviceId</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#2fac08c24c8373333b9f2a62008c62f3">BaseAddress</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#e561cfce8ab8c835375fd19e383437fa">MaxFrameStoreNum</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#1322d1a630110934b129c5ba94d15967">HasMm2S</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#60cf9e2f953cb818df16fe11aa2fb5a1">HasMm2SDRE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#0af6799f538425cf5b38816e0d4924eb">Mm2SWordLen</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#de4f2789d8f93f74f7c4cdbc58068a9f">HasS2Mm</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#2d5070f3b32dfa9bb23f482732870dc4">HasS2MmDRE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#fd214e5edc25cead73f3f488aaf9f4aa">S2MmWordLen</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#ce29aba13fc02a1bddba55c06676af49">HasSG</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#e6049151d83b7867b19179eae7a94031">EnableVIDParamRead</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#c87dadba209a117f469927c29c3e327f">UseFsync</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#0d94a76da4cf586c69b9c9a72cad8340">FlushonFsync</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#07e51b7aa1e4af894437e982605053eb">Mm2SBufDepth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a339eb8e502ff177c87c320f838c5f83">S2MmBufDepth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#e5fba937b4b2b545f0d5f2f044e07463">Mm2SGenLock</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#161188d2da03a33bb530708a4487105a">S2MmGenLock</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#086a3553af80fe2b1f0fe19542b7f243">InternalGenLock</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#8da7213755e9cd3c5b298e2c347fca31">S2MmSOF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#d88db93c7dafcbbbacff8f7ecbb378d9">Mm2SStreamWidth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#38ad87e21c3c38e210ca02fb36cd989f">S2MmStreamWidth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#6149c64ee59d0b42bd5473a400fd647d">Mm2SThresRegEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#a895e4c58a93d7b7e011df9e15264204">Mm2SFrmStoreRegEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#adc0b56fc6aa9d703878f90dfd19d626">Mm2SDlyCntrEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#1200192cd509e3ef6f736a0ff1445c32">Mm2SFrmCntrEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#c5fca66151b5e79ca32112fd07e18717">S2MmThresRegEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#4713d19dc6fbb3f4e1bc88a4fd60ce85">S2MmFrmStoreRegEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#05d952899cf9501ac4ab11ee583afdd7">S2MmDlyCntrEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#4e8a8c1eee432f9de6ca49641340d75e">S2MmFrmCntrEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma___config.html#15d8b01e7dc97e4937917b6ae53a7f10">EnableAllDbgFeatures</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="2fac08c24c8373333b9f2a62008c62f3"></a><!-- doxytag: member="XAxiVdma_Config::BaseAddress" ref="2fac08c24c8373333b9f2a62008c62f3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_axi_vdma___config.html#2fac08c24c8373333b9f2a62008c62f3">XAxiVdma_Config::BaseAddress</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BaseAddress is the physical base address of the device's registers     </td>
  </tr>
</table>
<a class="anchor" name="d0263c6cf0769cabc86cfe88226d204b"></a><!-- doxytag: member="XAxiVdma_Config::DeviceId" ref="d0263c6cf0769cabc86cfe88226d204b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u16 <a class="el" href="struct_x_axi_vdma___config.html#d0263c6cf0769cabc86cfe88226d204b">XAxiVdma_Config::DeviceId</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DeviceId is the unique ID of the device     </td>
  </tr>
</table>
<a class="anchor" name="15d8b01e7dc97e4937917b6ae53a7f10"></a><!-- doxytag: member="XAxiVdma_Config::EnableAllDbgFeatures" ref="15d8b01e7dc97e4937917b6ae53a7f10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#15d8b01e7dc97e4937917b6ae53a7f10">XAxiVdma_Config::EnableAllDbgFeatures</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable all Debug features This corresponds to C_ENABLE_DEBUG_ALL configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="e6049151d83b7867b19179eae7a94031"></a><!-- doxytag: member="XAxiVdma_Config::EnableVIDParamRead" ref="e6049151d83b7867b19179eae7a94031" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#e6049151d83b7867b19179eae7a94031">XAxiVdma_Config::EnableVIDParamRead</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Enable for video parameters in direct register mode     </td>
  </tr>
</table>
<a class="anchor" name="0d94a76da4cf586c69b9c9a72cad8340"></a><!-- doxytag: member="XAxiVdma_Config::FlushonFsync" ref="0d94a76da4cf586c69b9c9a72cad8340" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#0d94a76da4cf586c69b9c9a72cad8340">XAxiVdma_Config::FlushonFsync</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
VDMA Transactions are flushed &amp; channel states reset on Frame Sync     </td>
  </tr>
</table>
<a class="anchor" name="1322d1a630110934b129c5ba94d15967"></a><!-- doxytag: member="XAxiVdma_Config::HasMm2S" ref="1322d1a630110934b129c5ba94d15967" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#1322d1a630110934b129c5ba94d15967">XAxiVdma_Config::HasMm2S</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hw build has read channel     </td>
  </tr>
</table>
<a class="anchor" name="60cf9e2f953cb818df16fe11aa2fb5a1"></a><!-- doxytag: member="XAxiVdma_Config::HasMm2SDRE" ref="60cf9e2f953cb818df16fe11aa2fb5a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#60cf9e2f953cb818df16fe11aa2fb5a1">XAxiVdma_Config::HasMm2SDRE</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read channel supports unaligned transfer     </td>
  </tr>
</table>
<a class="anchor" name="de4f2789d8f93f74f7c4cdbc58068a9f"></a><!-- doxytag: member="XAxiVdma_Config::HasS2Mm" ref="de4f2789d8f93f74f7c4cdbc58068a9f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#de4f2789d8f93f74f7c4cdbc58068a9f">XAxiVdma_Config::HasS2Mm</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hw build has write channel     </td>
  </tr>
</table>
<a class="anchor" name="2d5070f3b32dfa9bb23f482732870dc4"></a><!-- doxytag: member="XAxiVdma_Config::HasS2MmDRE" ref="2d5070f3b32dfa9bb23f482732870dc4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#2d5070f3b32dfa9bb23f482732870dc4">XAxiVdma_Config::HasS2MmDRE</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write channel supports unaligned transfer     </td>
  </tr>
</table>
<a class="anchor" name="ce29aba13fc02a1bddba55c06676af49"></a><!-- doxytag: member="XAxiVdma_Config::HasSG" ref="ce29aba13fc02a1bddba55c06676af49" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#ce29aba13fc02a1bddba55c06676af49">XAxiVdma_Config::HasSG</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hardware has SG engine     </td>
  </tr>
</table>
<a class="anchor" name="086a3553af80fe2b1f0fe19542b7f243"></a><!-- doxytag: member="XAxiVdma_Config::InternalGenLock" ref="086a3553af80fe2b1f0fe19542b7f243" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#086a3553af80fe2b1f0fe19542b7f243">XAxiVdma_Config::InternalGenLock</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Internal Gen Lock     </td>
  </tr>
</table>
<a class="anchor" name="e561cfce8ab8c835375fd19e383437fa"></a><!-- doxytag: member="XAxiVdma_Config::MaxFrameStoreNum" ref="e561cfce8ab8c835375fd19e383437fa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u16 <a class="el" href="struct_x_axi_vdma___config.html#e561cfce8ab8c835375fd19e383437fa">XAxiVdma_Config::MaxFrameStoreNum</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The maximum number of Frame Stores     </td>
  </tr>
</table>
<a class="anchor" name="07e51b7aa1e4af894437e982605053eb"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SBufDepth" ref="07e51b7aa1e4af894437e982605053eb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#07e51b7aa1e4af894437e982605053eb">XAxiVdma_Config::Mm2SBufDepth</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Depth of Read Channel Line Buffer FIFO     </td>
  </tr>
</table>
<a class="anchor" name="adc0b56fc6aa9d703878f90dfd19d626"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SDlyCntrEn" ref="adc0b56fc6aa9d703878f90dfd19d626" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#adc0b56fc6aa9d703878f90dfd19d626">XAxiVdma_Config::Mm2SDlyCntrEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_6 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="1200192cd509e3ef6f736a0ff1445c32"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SFrmCntrEn" ref="1200192cd509e3ef6f736a0ff1445c32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#1200192cd509e3ef6f736a0ff1445c32">XAxiVdma_Config::Mm2SFrmCntrEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_7 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="a895e4c58a93d7b7e011df9e15264204"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SFrmStoreRegEn" ref="a895e4c58a93d7b7e011df9e15264204" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#a895e4c58a93d7b7e011df9e15264204">XAxiVdma_Config::Mm2SFrmStoreRegEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_5 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="e5fba937b4b2b545f0d5f2f044e07463"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SGenLock" ref="e5fba937b4b2b545f0d5f2f044e07463" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#e5fba937b4b2b545f0d5f2f044e07463">XAxiVdma_Config::Mm2SGenLock</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mm2s Gen Lock Mode     </td>
  </tr>
</table>
<a class="anchor" name="d88db93c7dafcbbbacff8f7ecbb378d9"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SStreamWidth" ref="d88db93c7dafcbbbacff8f7ecbb378d9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#d88db93c7dafcbbbacff8f7ecbb378d9">XAxiVdma_Config::Mm2SStreamWidth</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S TData Width     </td>
  </tr>
</table>
<a class="anchor" name="6149c64ee59d0b42bd5473a400fd647d"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SThresRegEn" ref="6149c64ee59d0b42bd5473a400fd647d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#6149c64ee59d0b42bd5473a400fd647d">XAxiVdma_Config::Mm2SThresRegEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_1 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="0af6799f538425cf5b38816e0d4924eb"></a><!-- doxytag: member="XAxiVdma_Config::Mm2SWordLen" ref="0af6799f538425cf5b38816e0d4924eb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#0af6799f538425cf5b38816e0d4924eb">XAxiVdma_Config::Mm2SWordLen</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read channel word length     </td>
  </tr>
</table>
<a class="anchor" name="a339eb8e502ff177c87c320f838c5f83"></a><!-- doxytag: member="XAxiVdma_Config::S2MmBufDepth" ref="a339eb8e502ff177c87c320f838c5f83" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#a339eb8e502ff177c87c320f838c5f83">XAxiVdma_Config::S2MmBufDepth</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Depth of Write Channel Line Buffer FIFO     </td>
  </tr>
</table>
<a class="anchor" name="05d952899cf9501ac4ab11ee583afdd7"></a><!-- doxytag: member="XAxiVdma_Config::S2MmDlyCntrEn" ref="05d952899cf9501ac4ab11ee583afdd7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#05d952899cf9501ac4ab11ee583afdd7">XAxiVdma_Config::S2MmDlyCntrEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_14 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="4e8a8c1eee432f9de6ca49641340d75e"></a><!-- doxytag: member="XAxiVdma_Config::S2MmFrmCntrEn" ref="4e8a8c1eee432f9de6ca49641340d75e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#4e8a8c1eee432f9de6ca49641340d75e">XAxiVdma_Config::S2MmFrmCntrEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_15 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="4713d19dc6fbb3f4e1bc88a4fd60ce85"></a><!-- doxytag: member="XAxiVdma_Config::S2MmFrmStoreRegEn" ref="4713d19dc6fbb3f4e1bc88a4fd60ce85" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#4713d19dc6fbb3f4e1bc88a4fd60ce85">XAxiVdma_Config::S2MmFrmStoreRegEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_13 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="161188d2da03a33bb530708a4487105a"></a><!-- doxytag: member="XAxiVdma_Config::S2MmGenLock" ref="161188d2da03a33bb530708a4487105a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#161188d2da03a33bb530708a4487105a">XAxiVdma_Config::S2MmGenLock</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2Mm Gen Lock Mode     </td>
  </tr>
</table>
<a class="anchor" name="8da7213755e9cd3c5b298e2c347fca31"></a><!-- doxytag: member="XAxiVdma_Config::S2MmSOF" ref="8da7213755e9cd3c5b298e2c347fca31" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#8da7213755e9cd3c5b298e2c347fca31">XAxiVdma_Config::S2MmSOF</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Start of Flag Enable     </td>
  </tr>
</table>
<a class="anchor" name="38ad87e21c3c38e210ca02fb36cd989f"></a><!-- doxytag: member="XAxiVdma_Config::S2MmStreamWidth" ref="38ad87e21c3c38e210ca02fb36cd989f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#38ad87e21c3c38e210ca02fb36cd989f">XAxiVdma_Config::S2MmStreamWidth</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM TData Width     </td>
  </tr>
</table>
<a class="anchor" name="c5fca66151b5e79ca32112fd07e18717"></a><!-- doxytag: member="XAxiVdma_Config::S2MmThresRegEn" ref="c5fca66151b5e79ca32112fd07e18717" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#c5fca66151b5e79ca32112fd07e18717">XAxiVdma_Config::S2MmThresRegEn</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_9 configuration parameter     </td>
  </tr>
</table>
<a class="anchor" name="fd214e5edc25cead73f3f488aaf9f4aa"></a><!-- doxytag: member="XAxiVdma_Config::S2MmWordLen" ref="fd214e5edc25cead73f3f488aaf9f4aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#fd214e5edc25cead73f3f488aaf9f4aa">XAxiVdma_Config::S2MmWordLen</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write channel word length     </td>
  </tr>
</table>
<a class="anchor" name="c87dadba209a117f469927c29c3e327f"></a><!-- doxytag: member="XAxiVdma_Config::UseFsync" ref="c87dadba209a117f469927c29c3e327f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma___config.html#c87dadba209a117f469927c29c3e327f">XAxiVdma_Config::UseFsync</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA operations synchronized to Frame Sync     </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xaxivdma.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
