{"Source Block": ["oh/common/hdl/oh_dsync.v@20:34@HdlStmProcess", "\t\t\t  .nreset(nreset),\n\t\t\t  .din(din),\n\t\t\t  .dout(dout));\n`else\n   reg [PS:0] sync_pipe; \n   always @ (posedge clk or negedge nreset)\t\t \n     if(!nreset)\n       sync_pipe[PS:0] <= 1'b0;\n     else\n       sync_pipe[PS:0] <= {sync_pipe[PS-1:0],din};\t      \t      \n   // drive randomize delay from testbench\n   assign dout = (DELAY & sync_pipe[PS]) |  //extra cycle\n\t\t (~DELAY & sync_pipe[PS-1]); //default\n`endif // !`ifdef CFG_ASIC\n   \n"], "Clone Blocks": [["oh/common/hdl/oh_dsync.v@19:29", "   asic_dsync asic_dsync (.clk(clk),\n\t\t\t  .nreset(nreset),\n\t\t\t  .din(din),\n\t\t\t  .dout(dout));\n`else\n   reg [PS:0] sync_pipe; \n   always @ (posedge clk or negedge nreset)\t\t \n     if(!nreset)\n       sync_pipe[PS:0] <= 1'b0;\n     else\n       sync_pipe[PS:0] <= {sync_pipe[PS-1:0],din};\t      \t      \n"]], "Diff Content": {"Delete": [[27, "       sync_pipe[PS:0] <= 1'b0;\n"]], "Add": [[27, "       sync_pipe[PS:0] <= 'b0;\n"]]}}