
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Apr  7 02:48:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 367.227 ; gain = 64.352
Command: read_checkpoint -auto_incremental -incremental {C:/GitRepos/GBoilerC/Vivado Projects/GBoilerC/GBoilerC.srcs/utils_1/imports/synth_1/CPU.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/GitRepos/GBoilerC/Vivado Projects/GBoilerC/GBoilerC.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22120
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 849.188 ; gain = 471.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/CPU.v:32]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register_File.v:24]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized0' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized0' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register_File.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/ALU.v:28]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized1' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized1' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Main_ALU' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Main_ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'Adder8' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Adder8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder8' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Adder8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_ALU' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Main_ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'Incrementer_8Bit' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Incrementer_8Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Incrementer_8Bit' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Incrementer_8Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Logic_Unit' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Logic_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Logic_Unit' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Logic_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Misc_ALU' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Misc_ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'DAA' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/DAA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DAA' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/DAA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Misc_ALU' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/Misc_ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ALUs/ALU.v:28]
INFO: [Synth 8-6157] synthesizing module 'Add16_r8' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Add16_r8.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Add16_r8' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Add16_r8.v:27]
INFO: [Synth 8-6157] synthesizing module 'Incrementer_16bit' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Incrementer_16bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Incrementer_16bit' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Incrementer_16bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder16' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Adder16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder16' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/Bit16/Adder16.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/ControlUnit.v:34]
INFO: [Synth 8-6157] synthesizing module 'CU_Clock' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/CU_Clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CU_Clock' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/CU_Clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder__parameterized0' [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Decoder__parameterized0' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'NOP_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/NOP_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NOP_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/NOP_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder__parameterized1' [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Decoder__parameterized1' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'X0' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X0.v:31]
INFO: [Synth 8-6157] synthesizing module 'LDa16SP_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDa16SP_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDa16SP_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDa16SP_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDrpd16_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDrpd16_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDrpd16_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDrpd16_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'JRs8_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/JRs8_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JRs8_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/JRs8_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDHLrp_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ADDHLrp_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDHLrp_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ADDHLrp_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDrp3pA_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDrp3pA_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDrp3pA_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDrp3pA_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'INCDECrpp_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/INCDECrpp_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INCDECrpp_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/INCDECrpp_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'INCDECry_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/INCDECry_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INCDECry_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/INCDECry_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDryd8_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDryd8_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDryd8_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDryd8_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'MiscALU_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/MiscALU_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MiscALU_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/MiscALU_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'X0' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X0.v:31]
INFO: [Synth 8-6157] synthesizing module 'X1' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'X1' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'X2' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'X2' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X2.v:23]
INFO: [Synth 8-6157] synthesizing module 'X3' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X3.v:34]
INFO: [Synth 8-6157] synthesizing module 'RET_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/RET_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RET_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/RET_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDca8A_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDca8A_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDca8A_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDca8A_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDSPs8_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ADDSPs8_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDSPs8_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ADDSPs8_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'POP_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/POP_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'POP_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/POP_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDPCSP_HL_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDPCSP_HL_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDPCSP_HL_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDPCSP_HL_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'JP_a16_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/JP_a16_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JP_a16_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/JP_a16_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'LDa16A_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDa16A_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LDa16A_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/LDa16A_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'CALL_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/CALL_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CALL_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/CALL_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'PUSH_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/PUSH_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PUSH_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/PUSH_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_d8_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ALU_d8_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_d8_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/ALU_d8_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'X3' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/X3.v:34]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Address' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Interrupt_Address.v:25]
INFO: [Synth 8-6157] synthesizing module 'LowestSetBit' [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/LowestSetBit.v:23]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LowestSetBit' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/Generics/LowestSetBit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Address' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Interrupt_Address.v:25]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/Interrupt_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/Interrupt_Microcode.v:23]
INFO: [Synth 8-6157] synthesizing module 'CB_Microcode' [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/CB_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CB_Microcode' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/Microcode/CB_Microcode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/ControlUnit/ControlUnit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/GitRepos/GBoilerC/Verilog_Sources/CPU/CPU.v:32]
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module CB_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module CB_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module CB_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module CB_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module CB_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module Interrupt_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module Interrupt_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module Interrupt_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module Interrupt_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module Interrupt_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[2] in module ALU_d8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module PUSH_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module PUSH_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module PUSH_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module PUSH_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module PUSH_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module CALL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module CALL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module CALL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module CALL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Always in module CALL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module LDa16A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module JP_a16_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[0] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[2] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[0] in module LDPCSP_HL_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module POP_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module ADDSPs8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module LDca8A_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module RET_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module RET_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module RET_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module RET_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y[5] in module X3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Y[4] in module X3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Z[7] in module X3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[2] in module X2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[2] in module X1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module MiscALU_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[1] in module MiscALU_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[0] in module MiscALU_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[2] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[6] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[5] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[4] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[3] in module LDryd8_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Step[3] in module INCDECry_Microcode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Cycle_Count[7] in module INCDECry_Microcode is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 969.234 ; gain = 591.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 969.234 ; gain = 591.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
INFO: [Device 21-403] Loading part xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 969.234 ; gain = 591.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 969.234 ; gain = 591.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 5     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1224.512 ; gain = 847.133
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1233.367 ; gain = 855.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1233.367 ; gain = 855.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    72|
|5     |LUT3   |    73|
|6     |LUT4   |    73|
|7     |LUT5   |   179|
|8     |LUT6   |   266|
|9     |FDCE   |   125|
|10    |FDPE   |     1|
|11    |IBUF   |    16|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------+------+
|      |Instance               |Module                     |Cells |
+------+-----------------------+---------------------------+------+
|1     |top                    |                           |   842|
|2     |  alu                  |ALU                        |    32|
|3     |    Reg_A              |Register_9                 |    19|
|4     |    Reg_F              |Register__parameterized1   |    10|
|5     |    misc               |Misc_ALU                   |     3|
|6     |      daa              |DAA                        |     3|
|7     |  cu                   |ControlUnit                |   156|
|8     |    cu_clock           |CU_Clock                   |   149|
|9     |  inc16                |Incrementer_16bit          |     4|
|10    |  instruction_register |Register                   |   447|
|11    |  registers            |Register_File              |   158|
|12    |    Reg_B              |Register_0                 |    12|
|13    |    Reg_C              |Register_1                 |    25|
|14    |    Reg_D              |Register_2                 |    12|
|15    |    Reg_E              |Register_3                 |    12|
|16    |    Reg_H              |Register_4                 |    21|
|17    |    Reg_L              |Register_5                 |    27|
|18    |    Reg_PC             |Register__parameterized0   |    16|
|19    |    Reg_SP             |Register__parameterized0_6 |    17|
|20    |    Reg_W              |Register_7                 |     8|
|21    |    Reg_Z              |Register_8                 |     8|
+------+-----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 175 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1325.852 ; gain = 948.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1338.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f8b29224
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.590 ; gain = 1074.398
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1444.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitRepos/GBoilerC/Vivado Projects/GBoilerC/GBoilerC.runs/synth_1/CPU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 02:49:59 2025...
