
IF !DEFINED_startup
	defc	DEFINED_startup = 1
	defc startup = 1
	IFNDEF startup
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_CODE 
	defc	DEFINED_CRT_ORG_CODE  = 1
	defc CRT_ORG_CODE  = 0
	IFNDEF CRT_ORG_CODE 
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_CODE 
	defc	DEFINED_CRT_ORG_CODE  = 1
	defc CRT_ORG_CODE  = 0x401d7b
	IFNDEF CRT_ORG_CODE 
	ENDIF
ENDIF


IF !DEFINED_CRT_INCLUDE_PREAMBLE 
	defc	DEFINED_CRT_INCLUDE_PREAMBLE  = 1
	defc CRT_INCLUDE_PREAMBLE  = 0
	IFNDEF CRT_INCLUDE_PREAMBLE 
	ENDIF
ENDIF


IF !DEFINED_CRT_INCLUDE_PREAMBLE 
	defc	DEFINED_CRT_INCLUDE_PREAMBLE  = 1
	defc CRT_INCLUDE_PREAMBLE  = 0x401d7b
	IFNDEF CRT_INCLUDE_PREAMBLE 
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_DATA 
	defc	DEFINED_CRT_ORG_DATA  = 1
	defc CRT_ORG_DATA  = 0x2000
	IFNDEF CRT_ORG_DATA 
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_DATA 
	defc	DEFINED_CRT_ORG_DATA  = 1
	defc CRT_ORG_DATA  = 0x401d7b
	IFNDEF CRT_ORG_DATA 
	ENDIF
ENDIF


IF !DEFINED_CRT_MODEL 
	defc	DEFINED_CRT_MODEL  = 1
	defc CRT_MODEL  = 0x1
	IFNDEF CRT_MODEL 
	ENDIF
ENDIF


IF !DEFINED_CRT_MODEL 
	defc	DEFINED_CRT_MODEL  = 1
	defc CRT_MODEL  = 0x401d7b
	IFNDEF CRT_MODEL 
	ENDIF
ENDIF


IF !DEFINED_REGISTER_SP 
	defc	DEFINED_REGISTER_SP  = 1
	defc REGISTER_SP  = 0x4000
	IFNDEF REGISTER_SP 
	ENDIF
ENDIF


IF !DEFINED_REGISTER_SP 
	defc	DEFINED_REGISTER_SP  = 1
	defc REGISTER_SP  = 0x401d7b
	IFNDEF REGISTER_SP 
	ENDIF
ENDIF


IF !DEFINED_CRT_STACK_SIZE 
	defc	DEFINED_CRT_STACK_SIZE  = 1
	defc CRT_STACK_SIZE  = 0x100
	IFNDEF CRT_STACK_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CRT_STACK_SIZE 
	defc	DEFINED_CRT_STACK_SIZE  = 1
	defc CRT_STACK_SIZE  = 0x401d7b
	IFNDEF CRT_STACK_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CLIB_MALLOC_HEAP_SIZE 
	defc	DEFINED_CLIB_MALLOC_HEAP_SIZE  = 1
	defc CLIB_MALLOC_HEAP_SIZE  = 0
	IFNDEF CLIB_MALLOC_HEAP_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CLIB_MALLOC_HEAP_SIZE 
	defc	DEFINED_CLIB_MALLOC_HEAP_SIZE  = 1
	defc CLIB_MALLOC_HEAP_SIZE  = 0x401d7b
	IFNDEF CLIB_MALLOC_HEAP_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CLIB_STDIO_HEAP_SIZE 
	defc	DEFINED_CLIB_STDIO_HEAP_SIZE  = 1
	defc CLIB_STDIO_HEAP_SIZE  = 0
	IFNDEF CLIB_STDIO_HEAP_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CLIB_STDIO_HEAP_SIZE 
	defc	DEFINED_CLIB_STDIO_HEAP_SIZE  = 1
	defc CLIB_STDIO_HEAP_SIZE  = 0x401d7b
	IFNDEF CLIB_STDIO_HEAP_SIZE 
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_VECTOR_TABLE 
	defc	DEFINED_CRT_ORG_VECTOR_TABLE  = 1
	defc CRT_ORG_VECTOR_TABLE  = 0
	IFNDEF CRT_ORG_VECTOR_TABLE 
	ENDIF
ENDIF


IF !DEFINED_CRT_ORG_VECTOR_TABLE 
	defc	DEFINED_CRT_ORG_VECTOR_TABLE  = 1
	defc CRT_ORG_VECTOR_TABLE  = 0x401d7b
	IFNDEF CRT_ORG_VECTOR_TABLE 
	ENDIF
ENDIF


IF !DEFINED_CRT_ENABLE_RST 
	defc	DEFINED_CRT_ENABLE_RST  = 1
	defc CRT_ENABLE_RST  = 0
	IFNDEF CRT_ENABLE_RST 
	ENDIF
ENDIF


IF !DEFINED_CRT_ENABLE_RST 
	defc	DEFINED_CRT_ENABLE_RST  = 1
	defc CRT_ENABLE_RST  = 0x401d7b
	IFNDEF CRT_ENABLE_RST 
	ENDIF
ENDIF


IF !DEFINED_CRT_ENABLE_EIDI 
	defc	DEFINED_CRT_ENABLE_EIDI  = 1
	defc CRT_ENABLE_EIDI  = 0
	IFNDEF CRT_ENABLE_EIDI 
	ENDIF
ENDIF


IF !DEFINED_CRT_ENABLE_EIDI 
	defc	DEFINED_CRT_ENABLE_EIDI  = 1
	defc CRT_ENABLE_EIDI  = 0x401d7b
	IFNDEF CRT_ENABLE_EIDI 
	ENDIF
ENDIF


IF !DEFINED_CRT_INTERRUPT_MODE 
	defc	DEFINED_CRT_INTERRUPT_MODE  = 1
	defc CRT_INTERRUPT_MODE  = 0
	IFNDEF CRT_INTERRUPT_MODE 
	ENDIF
ENDIF


IF !DEFINED_CRT_INTERRUPT_MODE 
	defc	DEFINED_CRT_INTERRUPT_MODE  = 1
	defc CRT_INTERRUPT_MODE  = 0x401d7b
	IFNDEF CRT_INTERRUPT_MODE 
	ENDIF
ENDIF


IF !DEFINED_CRT_INCLUDE_DRIVER_INSTANTIATION 
	defc	DEFINED_CRT_INCLUDE_DRIVER_INSTANTIATION  = 1
	defc CRT_INCLUDE_DRIVER_INSTANTIATION  = 0x1
	IFNDEF CRT_INCLUDE_DRIVER_INSTANTIATION 
	ENDIF
ENDIF


IF !DEFINED_CRT_INCLUDE_DRIVER_INSTANTIATION 
	defc	DEFINED_CRT_INCLUDE_DRIVER_INSTANTIATION  = 1
	defc CRT_INCLUDE_DRIVER_INSTANTIATION  = 0x401d7b
	IFNDEF CRT_INCLUDE_DRIVER_INSTANTIATION 
	ENDIF
ENDIF

