From b9305d5ac65c90d0ae16154787b44ace10b97daf Mon Sep 17 00:00:00 2001
From: Ding Yunliang <yunliang.ding@intel.com>
Date: Wed, 26 Nov 2014 15:29:48 +0800
Subject: [PATCH] update PMIC v1p8/v2p8 address

For CRC+:
	v1p8sx --> 0x57
	v2p8sx --> 0x5d

Change-Id: I412fe0272f1919d8d74a5bbd6bed9ff6c80f217e
Tracked-On: https://jira01.devtools.intel.com/browse/IMINAN-10533
Signed-off-by: Ding Yunliang <yunliang.ding@intel.com>
---
 .../x86/platform/intel-mid/atomisp_gmin_platform.c |    4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/x86/platform/intel-mid/atomisp_gmin_platform.c b/arch/x86/platform/intel-mid/atomisp_gmin_platform.c
index 67409c7..a7637bd 100644
--- a/arch/x86/platform/intel-mid/atomisp_gmin_platform.c
+++ b/arch/x86/platform/intel-mid/atomisp_gmin_platform.c
@@ -62,8 +62,8 @@ EXPORT_SYMBOL(spid);
 #define LDO_1P8V_OFF	0x58 /* ... bottom bit is "enabled" */
 
 /* CRYSTAL COVE PMIC register hackery */
-#define CRYSTAL_1P8V_REG        0x5d
-#define CRYSTAL_2P8V_REG        0x66
+#define CRYSTAL_1P8V_REG        0x57
+#define CRYSTAL_2P8V_REG        0x5d
 #define CRYSTAL_ON      0x63
 #define CRYSTAL_OFF     0x62
 
-- 
1.7.9.5

